
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2 <build 117120>)
| Date         : Fri Jul  7 19:38:37 2023
| Design       : DDR_HDMI_Loop_Demo
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                          
*********************************************************************************************************************************************************************************************************
                                                                                                                     Clock   Non-clock                                                                   
 Clock                                                        Period       Waveform       Type                       Loads       Loads  Sources                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 System_Clock                                                 20.000       {0 10}         Declared                     117           7  {i_clk}                                                          
   ioclk0                                                     2.500        {0 1.25}       Generated (System_Clock)       2           0  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                                     2.500        {0 1.25}       Generated (System_Clock)      18           1  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                                                     2.500        {0 1.25}       Generated (System_Clock)       2           0  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk                                             10.000       {0 5}          Generated (System_Clock)       1           0  {DDR3_Interface_Inst/DDR3_Inst/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   ddrphy_clkin                                               10.000       {0 5}          Generated (System_Clock)    3708           1  {DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
     ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (ddrphy_clkin)     239           0  {Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0}                       
   clk_25M                                                    40.000       {0 20}         Generated (System_Clock)       0           0  {u_pll/u_pll_e3/goppll/CLKOUT3}                                  
   System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred               40.000       {0 20}         Generated (System_Clock)       7           0  {u_pll/u_pll_e3/goppll/CLKOUT0}                                  
 pixel_clock1                                                 6.737        {0 3.369}      Declared                     287           1  {i_hdmi1_clk}                                                    
 cmos1_pclk                                                   11.900       {0 5.95}       Declared                      42           1  {cmos1_pclk}                                                     
   cmos1_pclk_16bit                                           23.800       {0 11.9}       Generated (cmos1_pclk)       238           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV}                  
 cmos2_pclk                                                   11.900       {0 5.95}       Declared                       0           0  {cmos2_pclk}                                                     
   cmos2_pclk_16bit                                           23.800       {0 11.9}       Generated (cmos2_pclk)         0           0  {}                                                               
=========================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos1_pclk_16bit              asynchronous               cmos1_pclk_16bit                          
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 cmos2_pclk_16bit              asynchronous               cmos2_pclk_16bit                          
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 System_Clock                50.000 MHz     183.993 MHz         20.000          5.435         14.565
 pixel_clock1               148.434 MHz      98.049 MHz          6.737         10.199         -3.462
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ddrphy_clkin               100.000 MHz      95.776 MHz         10.000         10.441         -0.441
 cmos1_pclk                  84.034 MHz     322.685 MHz         11.900          3.099          8.801
 cmos1_pclk_16bit            42.017 MHz     149.813 MHz         23.800          6.675         17.125
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     184.980 MHz        100.000          5.406         94.594
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                             25.000 MHz     279.955 MHz         40.000          3.572         36.428
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                14.565       0.000              0            363
 ddrphy_clkin           System_Clock                 1.431       0.000              0             44
 pixel_clock1           pixel_clock1                -3.462     -57.168             33           1185
 ddrphy_clkin           pixel_clock1               -10.038    -354.709             36             36
 System_Clock           pixel_clock1                -8.318    -311.266            100            100
 ioclk1                 ioclk1                       1.692       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                -0.441      -1.678             10          13511
 System_Clock           ddrphy_clkin                 9.961       0.000              0            705
 pixel_clock1           ddrphy_clkin                 6.184       0.000              0             38
 cmos1_pclk             cmos1_pclk                   8.801       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit            17.125       0.000              0            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.594       0.000              0           1105
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    36.428       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    17.197       0.000              0              7
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.233       0.000              0            363
 ddrphy_clkin           System_Clock                 4.807       0.000              0             44
 pixel_clock1           pixel_clock1                 0.269       0.000              0           1185
 ddrphy_clkin           pixel_clock1                 8.003       0.000              0             36
 System_Clock           pixel_clock1                -1.304     -52.168             95            100
 ioclk1                 ioclk1                       0.450       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                -4.105    -841.624            802          13511
 System_Clock           ddrphy_clkin                -9.471   -3922.760            705            705
 pixel_clock1           ddrphy_clkin                -8.962    -334.271             38             38
 cmos1_pclk             cmos1_pclk                   0.111       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.057       0.000              0            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.192       0.000              0           1105
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.428       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.488      -0.488              1              7
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                15.117       0.000              0             64
 pixel_clock1           pixel_clock1                 2.741       0.000              0            183
 System_Clock           ddrphy_clkin                 8.901       0.000              0           1430
 ddrphy_clkin           ddrphy_clkin                 4.150       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.735       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    98.052       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.752       0.000              0             64
 pixel_clock1           pixel_clock1                 1.030       0.000              0            183
 System_Clock           ddrphy_clkin                -4.877   -4176.411           1430           1430
 ddrphy_clkin           ddrphy_clkin                 0.274       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.795       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.109       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock                                        9.380       0.000              0            117
 pixel_clock1                                        1.851       0.000              0            287
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.397       0.000              0             18
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 ddrphy_clkin                                        3.100       0.000              0           3708
 cmos1_pclk                                          5.330       0.000              0             42
 cmos1_pclk_16bit                                   11.002       0.000              0            238
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            239
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred       19.580       0.000              0              7
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                16.138       0.000              0            363
 ddrphy_clkin           System_Clock                 4.295       0.000              0             44
 pixel_clock1           pixel_clock1                -0.317      -0.317              1           1185
 ddrphy_clkin           pixel_clock1                -6.340    -223.646             36             36
 System_Clock           pixel_clock1                -5.965    -242.972            100            100
 ioclk1                 ioclk1                       1.834       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                 2.819       0.000              0          13511
 System_Clock           ddrphy_clkin                 9.347       0.000              0            705
 pixel_clock1           ddrphy_clkin                 3.720       0.000              0             38
 cmos1_pclk             cmos1_pclk                   9.628       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.008       0.000              0            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    96.201       0.000              0           1105
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    37.467       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    17.834       0.000              0              7
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.220       0.000              0            363
 ddrphy_clkin           System_Clock                 3.120       0.000              0             44
 pixel_clock1           pixel_clock1                 0.205       0.000              0           1185
 ddrphy_clkin           pixel_clock1                 5.080       0.000              0             36
 System_Clock           pixel_clock1                -0.466      -6.279             28            100
 ioclk1                 ioclk1                       0.383       0.000              0             48
 ddrphy_clkin           ddrphy_clkin                -2.530    -440.819            656          13511
 System_Clock           ddrphy_clkin                -5.650   -2290.941            705            705
 pixel_clock1           ddrphy_clkin                -5.665    -211.389             38             38
 cmos1_pclk             cmos1_pclk                   0.039       0.000              0             65
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.000       0.000              0            832
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.137       0.000              0           1105
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                        System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.335       0.000              0             31
 System_Clock           System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.111      -0.111              1              7
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                16.452       0.000              0             64
 pixel_clock1           pixel_clock1                 3.916       0.000              0            183
 System_Clock           ddrphy_clkin                 8.726       0.000              0           1430
 ddrphy_clkin           ddrphy_clkin                 5.901       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit            20.836       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    98.551       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock           System_Clock                 0.552       0.000              0             64
 pixel_clock1           pixel_clock1                 0.752       0.000              0            183
 System_Clock           ddrphy_clkin                -3.120   -2475.851           1430           1430
 ddrphy_clkin           ddrphy_clkin                 0.196       0.000              0           1660
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.550       0.000              0            122
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.775       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 System_Clock                                        9.504       0.000              0            117
 pixel_clock1                                        2.155       0.000              0            287
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.568       0.000              0             18
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 ddrphy_clkin                                        3.480       0.000              0           3708
 cmos1_pclk                                          5.454       0.000              0             42
 cmos1_pclk_16bit                                   11.182       0.000              0            238
 ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            239
 System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred       19.664       0.000              0              7
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_176/Q3                    tco                   0.288       5.715 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.412       6.127         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_38_181/Y1                    td                    0.468       6.595 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.756       7.351         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
 CLMS_38_173/Y2                    td                    0.286       7.637 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.498       8.135         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
 CLMA_46_180/Y3                    td                    0.459       8.594 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.127       8.721         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_46_180/Y2                    td                    0.322       9.043 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop/Z
                                   net (fanout=7)        0.459       9.502         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_42_168/CECO                  td                    0.184       9.686 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.686         ntR743           
 CLMA_42_172/CECO                  td                    0.184       9.870 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.870         ntR742           
 CLMA_42_176/CECO                  td                    0.184      10.054 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.054         ntR741           
 CLMA_42_180/CECI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.054         Logic Levels: 7  
                                                                                   Logic: 2.375ns(51.329%), Route: 2.252ns(48.671%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                  10.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.565                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_176/Q3                    tco                   0.288       5.715 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.412       6.127         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_38_181/Y1                    td                    0.468       6.595 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.756       7.351         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
 CLMS_38_173/Y2                    td                    0.286       7.637 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.498       8.135         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
 CLMA_46_180/Y3                    td                    0.459       8.594 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.127       8.721         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_46_180/Y2                    td                    0.322       9.043 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop/Z
                                   net (fanout=7)        0.459       9.502         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_42_168/CECO                  td                    0.184       9.686 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.686         ntR743           
 CLMA_42_172/CECO                  td                    0.184       9.870 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.870         ntR742           
 CLMA_42_176/CECO                  td                    0.184      10.054 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.054         ntR741           
 CLMA_42_180/CECI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.054         Logic Levels: 7  
                                                                                   Logic: 2.375ns(51.329%), Route: 2.252ns(48.671%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                  10.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.565                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_176/Q3                    tco                   0.288       5.715 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.412       6.127         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_38_181/Y1                    td                    0.468       6.595 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.756       7.351         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
 CLMS_38_173/Y2                    td                    0.286       7.637 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.498       8.135         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
 CLMA_46_180/Y3                    td                    0.459       8.594 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.127       8.721         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_46_180/Y2                    td                    0.322       9.043 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop/Z
                                   net (fanout=7)        0.459       9.502         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_42_168/CECO                  td                    0.184       9.686 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.686         ntR743           
 CLMA_42_172/CECO                  td                    0.184       9.870 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.870         ntR742           
 CLMA_42_176/CECO                  td                    0.184      10.054 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.054         ntR741           
 CLMA_42_180/CECI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.054         Logic Levels: 7  
                                                                                   Logic: 2.375ns(51.329%), Route: 2.252ns(48.671%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.303      25.398                          
 clock uncertainty                                      -0.050      25.348                          

 Setup time                                             -0.729      24.619                          

 Data required time                                                 24.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.619                          
 Data arrival time                                                  10.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.565                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_dut1/btn_deb_1d/opit_0/D
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.220  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.217
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.014       3.217         nt_i_clk         
 CLMA_190_136/CLK                                                          r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_190_136/Q0                   tco                   0.226       3.443 r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.213       3.656         key_ctl_dut1/btn_deb
 CLMA_194_136/M2                                                           r       key_ctl_dut1/btn_deb_1d/opit_0/D

 Data arrival time                                                   3.656         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.468       3.922         nt_i_clk         
 CLMA_194_136/CLK                                                          r       key_ctl_dut1/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.485       3.437                          
 clock uncertainty                                       0.000       3.437                          

 Hold time                                              -0.014       3.423                          

 Data required time                                                  3.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.423                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_46_197/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK

 CLMS_46_197/Q0                    tco                   0.222       5.317 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/Q
                                   net (fanout=3)        0.088       5.405         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [1]
 CLMA_46_196/B4                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.405         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/u_btn_deb/btn_in_reg[0]/opit_0/CLK
Endpoint    : key_ctl_dut2/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.868
  Launch Clock Delay      :  2.359
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.156       2.359         nt_i_clk         
 CLMA_246_216/CLK                                                          r       key_ctl_dut2/u_btn_deb/btn_in_reg[0]/opit_0/CLK

 CLMA_246_216/Q2                   tco                   0.224       2.583 f       key_ctl_dut2/u_btn_deb/btn_in_reg[0]/opit_0/Q
                                   net (fanout=1)        0.084       2.667         key_ctl_dut2/u_btn_deb/btn_in_reg [0]
 CLMA_246_216/A4                                                           f       key_ctl_dut2/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.667         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.414       2.868         nt_i_clk         
 CLMA_246_216/CLK                                                          r       key_ctl_dut2/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.484       2.384                          
 clock uncertainty                                       0.000       2.384                          

 Hold time                                              -0.035       2.349                          

 Data required time                                                  2.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.349                          
 Data arrival time                                                   2.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  10.671
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      11.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      13.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      15.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      17.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      17.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720      17.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922      18.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149      18.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.702      20.671         ntR1725          
 CLMA_38_160/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_38_160/Q1                    tco                   0.291      20.962 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.590      21.552         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_42_184/Y2                    td                    0.286      21.838 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.584      22.422         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_50_192/Y1                    td                    0.288      22.710 r       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.440      23.150         _N6595           
                                   td                    0.477      23.627 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.627         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
 CLMS_50_185/COUT                  td                    0.058      23.685 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.685         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5208
                                   td                    0.058      23.743 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.743         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5210
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  23.743         Logic Levels: 3  
                                                                                   Logic: 1.458ns(47.461%), Route: 1.614ns(52.539%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  23.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.431                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  10.671
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      11.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      13.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      15.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      17.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      17.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720      17.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922      18.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149      18.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.702      20.671         ntR1725          
 CLMA_38_160/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_38_160/Q1                    tco                   0.291      20.962 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.590      21.552         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_42_184/Y2                    td                    0.286      21.838 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.584      22.422         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_50_192/Y1                    td                    0.288      22.710 r       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.440      23.150         _N6595           
                                   td                    0.477      23.627 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.627         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
 CLMS_50_185/COUT                  td                    0.058      23.685 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.685         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5208
 CLMS_50_193/CIN                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  23.685         Logic Levels: 3  
                                                                                   Logic: 1.400ns(46.450%), Route: 1.614ns(53.550%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  23.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.486                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.280  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  10.671
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      11.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      11.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      13.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738      15.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      17.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      17.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      17.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720      17.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922      18.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149      18.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.702      20.671         ntR1725          
 CLMA_38_160/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_38_160/Q1                    tco                   0.291      20.962 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.590      21.552         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_42_184/Y2                    td                    0.286      21.838 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.584      22.422         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_50_192/Y1                    td                    0.288      22.710 r       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.440      23.150         _N6595           
                                   td                    0.477      23.627 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.627         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  23.627         Logic Levels: 2  
                                                                                   Logic: 1.342ns(45.399%), Route: 1.614ns(54.601%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.150      25.191                          

 Data required time                                                 25.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.191                          
 Data arrival time                                                  23.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.564                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  9.374
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      25.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      25.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      27.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      27.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      28.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      28.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.059      29.374         ntR1725          
 CLMS_18_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMS_18_193/Q3                    tco                   0.221      29.595 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.358      29.953         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMA_22_180/A4                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.953         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.169%), Route: 0.358ns(61.831%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      21.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      23.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585      25.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_22_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296      25.131                          
 clock uncertainty                                       0.050      25.181                          

 Hold time                                              -0.035      25.146                          

 Data required time                                                 25.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.146                          
 Data arrival time                                                  29.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.807                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  9.556
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      25.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      25.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      27.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      27.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      28.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      28.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.241      29.556         ntR1725          
 CLMA_34_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q1                    tco                   0.224      29.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.242      30.022         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_42_185/D1                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  30.022         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.069%), Route: 0.242ns(51.931%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      21.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      23.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585      25.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296      25.131                          
 clock uncertainty                                       0.050      25.181                          

 Hold time                                              -0.106      25.075                          

 Data required time                                                 25.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.075                          
 Data arrival time                                                  30.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.947                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L0
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  9.556
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      25.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      25.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      27.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      27.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      28.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      28.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.241      29.556         ntR1725          
 CLMA_34_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q1                    tco                   0.224      29.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.382      30.162         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_46_192/C0                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.162         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.964%), Route: 0.382ns(63.036%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      21.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438      23.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585      25.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296      25.131                          
 clock uncertainty                                       0.050      25.181                          

 Hold time                                              -0.093      25.088                          

 Data required time                                                 25.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.088                          
 Data arrival time                                                  30.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.074                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_134_184/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMA_134_184/Q0                   tco                   0.287       5.810 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       1.072       6.882         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_165/Y0                   td                    0.320       7.202 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        5.453      12.655         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.288      12.943 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.943         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.058      13.001 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.001         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.058      13.059 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.059         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.058      13.117 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.117         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.058      13.175 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.175         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.058      13.233 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.233         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.498      13.731 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.409      14.140         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_186_180/Y0                   td                    0.210      14.350 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.416      14.766         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_182_173/Y2                   td                    0.459      15.225 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop/Y
                                   net (fanout=1)        0.270      15.495         _N6              
 CLMA_186_172/C4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.495         Logic Levels: 7  
                                                                                   Logic: 2.352ns(23.586%), Route: 7.620ns(76.414%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      11.927         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.206                          
 clock uncertainty                                      -0.050      12.156                          

 Setup time                                             -0.123      12.033                          

 Data required time                                                 12.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.033                          
 Data arrival time                                                  15.495                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.462                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_134_184/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMA_134_184/Q0                   tco                   0.287       5.810 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       1.072       6.882         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_165/Y0                   td                    0.320       7.202 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        5.453      12.655         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.288      12.943 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.943         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.058      13.001 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.001         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.058      13.059 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.059         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.058      13.117 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.117         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.058      13.175 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.175         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.058      13.233 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.233         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
                                   td                    0.058      13.291 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.291         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4731
 CLMA_182_180/Y2                   td                    0.271      13.562 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[14]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.558      14.120         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [14]
 CLMA_186_172/C1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  14.120         Logic Levels: 5  
                                                                                   Logic: 1.514ns(17.611%), Route: 7.083ns(82.389%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      11.927         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.206                          
 clock uncertainty                                      -0.050      12.156                          

 Setup time                                             -0.234      11.922                          

 Data required time                                                 11.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.922                          
 Data arrival time                                                  14.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.198                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_134_184/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMA_134_184/Q0                   tco                   0.287       5.810 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       1.072       6.882         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_165/Y0                   td                    0.320       7.202 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        5.453      12.655         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.288      12.943 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.943         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.058      13.001 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.001         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.058      13.059 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.059         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.058      13.117 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.117         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.058      13.175 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.175         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.058      13.233 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.233         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.498      13.731 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.406      14.137         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_182_185/A4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                  14.137         Logic Levels: 5  
                                                                                   Logic: 1.683ns(19.538%), Route: 6.931ns(80.462%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531      11.927         hdmi3_clk        
 CLMA_182_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.279      12.206                          
 clock uncertainty                                      -0.050      12.156                          

 Setup time                                             -0.121      12.035                          

 Data required time                                                 12.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.035                          
 Data arrival time                                                  14.137                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.102                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMA_182_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_176/Q1                   tco                   0.224       5.414 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.242       5.656         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [9]
 DRM_178_168/ADA0[9]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.656         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.069%), Route: 0.242ns(51.931%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Hold time                                               0.161       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   5.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[1]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMA_210_80/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[0]/opit_0/CLK

 CLMA_210_80/Q0                    tco                   0.222       5.412 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[0]/opit_0/Q
                                   net (fanout=1)        0.185       5.597         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff [0]
 CLMA_210_80/CD                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[1]/opit_0/D

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.545%), Route: 0.185ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_210_80/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[1]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMA_46_216/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK

 CLMA_46_216/Q1                    tco                   0.224       5.414 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.185       5.599         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMA_46_216/AD                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   5.599         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.768%), Route: 0.185ns(45.232%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_46_216/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                               0.053       5.243                          

 Data required time                                                  5.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.243                          
 Data arrival time                                                   5.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -9.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  14.248
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076     641.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438     643.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     643.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     645.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     645.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     646.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     647.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     647.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     647.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     647.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     647.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922     648.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149     648.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694     652.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000     652.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585     654.248         axi_clk          
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_166_161/Q0                   tco                   0.287     654.535 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.570     655.105         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_174_172/M2                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 655.105         Logic Levels: 0  
                                                                                   Logic: 0.287ns(33.489%), Route: 0.570ns(66.511%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMA_174_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.088     645.067                          

 Data required time                                                645.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.067                          
 Data arrival time                                                 655.105                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -10.038                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -9.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  14.248
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076     641.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438     643.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     643.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     645.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     645.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     646.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     647.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     647.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     647.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     647.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     647.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922     648.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149     648.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694     652.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000     652.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585     654.248         axi_clk          
 CLMS_170_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMS_170_185/Q3                   tco                   0.286     654.534 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.566     655.100         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_174_176/M0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 655.100         Logic Levels: 0  
                                                                                   Logic: 0.286ns(33.568%), Route: 0.566ns(66.432%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMA_174_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.088     645.067                          

 Data required time                                                645.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.067                          
 Data arrival time                                                 655.100                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -10.033                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -9.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  14.248
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076     641.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438     643.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     643.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738     645.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129     645.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121     646.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348     647.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     647.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     647.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720     647.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     647.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922     648.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149     648.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694     652.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000     652.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585     654.248         axi_clk          
 CLMA_190_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_190_176/Q3                   tco                   0.288     654.536 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.565     655.101         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [11]
 CLMA_186_176/M0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 655.101         Logic Levels: 0  
                                                                                   Logic: 0.288ns(33.763%), Route: 0.565ns(66.237%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMA_186_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.079     645.076                          

 Data required time                                                645.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.076                          
 Data arrival time                                                 655.101                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -10.025                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -7.600  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  13.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.277      11.592         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      11.592 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531      13.123         axi_clk          
 CLMS_46_225/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_225/Q0                    tco                   0.226      13.349 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213      13.562         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [6]
 CLMS_50_221/M0                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  13.562         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_50_221/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.014       5.559                          

 Data required time                                                  5.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.559                          
 Data arrival time                                                  13.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.003                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -7.600  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  13.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.277      11.592         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      11.592 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531      13.123         axi_clk          
 CLMA_50_228/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMA_50_228/Q2                    tco                   0.228      13.351 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      13.562         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [11]
 CLMS_46_233/M1                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                  13.562         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.936%), Route: 0.211ns(48.064%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_46_233/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.014       5.559                          

 Data required time                                                  5.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.559                          
 Data arrival time                                                  13.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.003                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -7.600  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  13.123
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.277      11.592         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      11.592 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531      13.123         axi_clk          
 CLMA_170_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_170_160/Q2                   tco                   0.228      13.351 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.211      13.562         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_174_160/M3                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  13.562         Logic Levels: 0  
                                                                                   Logic: 0.228ns(51.936%), Route: 0.211ns(48.064%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_174_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.014       5.559                          

 Data required time                                                  5.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.559                          
 Data arrival time                                                  13.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.003                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126     641.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.625     644.079         nt_i_clk         
 CLMA_182_160/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_160/Q3                   tco                   0.288     644.367 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.405     644.772         nt_ctrl_led[1]   
 CLMA_182_165/Y0                   td                    0.285     645.057 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        5.453     650.510         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.288     650.798 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.798         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.058     650.856 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.856         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.058     650.914 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.914         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.058     650.972 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.972         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.058     651.030 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     651.030         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.058     651.088 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     651.088         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.498     651.586 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.409     651.995         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_186_180/Y0                   td                    0.210     652.205 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.416     652.621         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_182_173/Y2                   td                    0.459     653.080 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop/Y
                                   net (fanout=1)        0.270     653.350         _N6              
 CLMA_186_172/C4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                 653.350         Logic Levels: 7  
                                                                                   Logic: 2.318ns(25.003%), Route: 6.953ns(74.997%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.123     645.032                          

 Data required time                                                645.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.032                          
 Data arrival time                                                 653.350                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.318                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126     641.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.625     644.079         nt_i_clk         
 CLMA_182_160/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_160/Q3                   tco                   0.288     644.367 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.405     644.772         nt_ctrl_led[1]   
 CLMA_182_165/Y0                   td                    0.285     645.057 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        5.453     650.510         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.288     650.798 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.798         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.058     650.856 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.856         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.058     650.914 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.914         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.058     650.972 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.972         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.058     651.030 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     651.030         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.058     651.088 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     651.088         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
                                   td                    0.058     651.146 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     651.146         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4731
 CLMA_182_180/Y2                   td                    0.271     651.417 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[14]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.558     651.975         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [14]
 CLMA_186_172/C1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                 651.975         Logic Levels: 5  
                                                                                   Logic: 1.480ns(18.744%), Route: 6.416ns(81.256%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.234     644.921                          

 Data required time                                                644.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                644.921                          
 Data arrival time                                                 651.975                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.054                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  4.079
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254     641.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126     641.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.625     644.079         nt_i_clk         
 CLMA_182_160/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_160/Q3                   tco                   0.288     644.367 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.405     644.772         nt_ctrl_led[1]   
 CLMA_182_165/Y0                   td                    0.285     645.057 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        5.453     650.510         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.288     650.798 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.798         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.058     650.856 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.856         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.058     650.914 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.914         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.058     650.972 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     650.972         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.058     651.030 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     651.030         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.058     651.088 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     651.088         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.498     651.586 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.406     651.992         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_182_185/A4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                 651.992         Logic Levels: 5  
                                                                                   Logic: 1.649ns(20.839%), Route: 6.264ns(79.161%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047     641.140 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     641.140         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048     641.188 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486     643.674         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     643.674 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531     645.205         hdmi3_clk        
 CLMA_182_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000     645.205                          
 clock uncertainty                                      -0.050     645.155                          

 Setup time                                             -0.121     645.034                          

 Data required time                                                645.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                645.034                          
 Data arrival time                                                 651.992                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.958                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.175       3.378         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.602 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.089       3.691         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.162       3.853 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.323       4.176         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMA_182_168/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.176         Logic Levels: 1  
                                                                                   Logic: 0.386ns(48.371%), Route: 0.412ns(51.629%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMA_182_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.093       5.480                          

 Data required time                                                  5.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.480                          
 Data arrival time                                                   4.176                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.304                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.175       3.378         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.602 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.089       3.691         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.155       3.846 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.364       4.210         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMS_174_169/A0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   4.210         Logic Levels: 1  
                                                                                   Logic: 0.379ns(45.553%), Route: 0.453ns(54.447%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_174_169/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.094       5.479                          

 Data required time                                                  5.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.479                          
 Data arrival time                                                   4.210                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.269                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.175       3.378         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.602 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.089       3.691         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.155       3.846 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.388       4.234         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMS_174_169/B0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   4.234         Logic Levels: 1  
                                                                                   Logic: 0.379ns(44.276%), Route: 0.477ns(55.724%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_174_169/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       5.523                          
 clock uncertainty                                       0.050       5.573                          

 Hold time                                              -0.080       5.493                          

 Data required time                                                  5.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.493                          
 Data arrival time                                                   4.234                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.259                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       3.669 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       3.669 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       7.252         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       3.669 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.080       9.283         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       6.762         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.094       7.272         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[68]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.459
  Launch Clock Delay      :  14.371
  Clock Pessimism Removal :  0.714

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.708      14.371         axi_clk          
 DRM_234_252/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_252/QB0[4]                tco                   2.307      16.678 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        2.476      19.154         ddr_mbus_wdata1[68]
 CLMA_78_260/Y1                    td                    0.304      19.458 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[68]/gateop_perm/Z
                                   net (fanout=1)        0.609      20.067         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9541
 CLMA_90_268/D0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[68]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  20.067         Logic Levels: 1  
                                                                                   Logic: 2.611ns(45.839%), Route: 3.085ns(54.161%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.144      19.459         ntR1725          
 CLMA_90_268/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[68]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.714      20.173                          
 clock uncertainty                                      -0.350      19.823                          

 Setup time                                             -0.197      19.626                          

 Data required time                                                 19.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.626                          
 Data arrival time                                                  20.067                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.441                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[93]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.075  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.459
  Launch Clock Delay      :  14.248
  Clock Pessimism Removal :  0.714

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.248         axi_clk          
 DRM_234_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_232/QB0[5]                tco                   2.286      16.534 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        2.462      18.996         ddr_mbus_wdata1[93]
 CLMA_78_260/Y3                    td                    0.303      19.299 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[93]/gateop_perm/Z
                                   net (fanout=1)        0.616      19.915         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9566
 CLMA_90_268/B0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[93]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  19.915         Logic Levels: 1  
                                                                                   Logic: 2.589ns(45.686%), Route: 3.078ns(54.314%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.144      19.459         ntR1725          
 CLMA_90_268/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[93]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.714      20.173                          
 clock uncertainty                                      -0.350      19.823                          

 Setup time                                             -0.198      19.625                          

 Data required time                                                 19.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.625                          
 Data arrival time                                                  19.915                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.290                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[45]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.474
  Launch Clock Delay      :  14.248
  Clock Pessimism Removal :  0.683

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.248         axi_clk          
 DRM_234_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_232/QB0[2]                tco                   2.307      16.555 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        2.352      18.907         ddr_mbus_wdata1[45]
 CLMA_78_260/Y2                    td                    0.322      19.229 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[45]/gateop_perm/Z
                                   net (fanout=1)        0.613      19.842         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9518
 CLMA_90_264/A0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[45]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  19.842         Logic Levels: 1  
                                                                                   Logic: 2.629ns(46.997%), Route: 2.965ns(53.003%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.159      19.474         ntR1725          
 CLMA_90_264/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[45]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.683      20.157                          
 clock uncertainty                                      -0.350      19.807                          

 Setup time                                             -0.194      19.613                          

 Data required time                                                 19.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.613                          
 Data arrival time                                                  19.842                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.229                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[30]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.488  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.371
  Launch Clock Delay      :  9.229
  Clock Pessimism Removal :  -0.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.914       9.229         ntR1725          
 CLMA_22_220/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[30]/opit_0_L5Q_perm/CLK

 CLMA_22_220/Q0                    tco                   0.226       9.455 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[30]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.490       9.945         ddr_mbus_rdata[30]
 DRM_26_252/DA0[1]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   9.945         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.564%), Route: 0.490ns(68.436%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.708      14.371         axi_clk          
 DRM_26_252/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.654      13.717                          
 clock uncertainty                                       0.200      13.917                          

 Hold time                                               0.133      14.050                          

 Data required time                                                 14.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.050                          
 Data arrival time                                                   9.945                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.105                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[126]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.525  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.371
  Launch Clock Delay      :  9.192
  Clock Pessimism Removal :  -0.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.877       9.192         ntR1725          
 CLMA_22_224/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[126]/opit_0_L5Q_perm/CLK

 CLMA_22_224/Q0                    tco                   0.226       9.418 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[126]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.590      10.008         ddr_mbus_rdata[126]
 DRM_26_252/DA0[7]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                  10.008         Logic Levels: 0  
                                                                                   Logic: 0.226ns(27.696%), Route: 0.590ns(72.304%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.708      14.371         axi_clk          
 DRM_26_252/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.654      13.717                          
 clock uncertainty                                       0.200      13.917                          

 Hold time                                               0.133      14.050                          

 Data required time                                                 14.050                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.050                          
 Data arrival time                                                  10.008                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.042                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[25]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.355  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.248
  Launch Clock Delay      :  9.239
  Clock Pessimism Removal :  -0.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.924       9.239         ntR1725          
 CLMA_22_212/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[25]/opit_0_L5Q_perm/CLK

 CLMA_22_212/Q1                    tco                   0.224       9.463 f       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[25]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.472       9.935         ddr_mbus_rdata[25]
 DRM_26_232/DA0[1]                                                         f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   9.935         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.184%), Route: 0.472ns(67.816%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.248         axi_clk          
 DRM_26_232/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.654      13.594                          
 clock uncertainty                                       0.200      13.794                          

 Hold time                                               0.156      13.950                          

 Data required time                                                 13.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.950                          
 Data arrival time                                                   9.935                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.015                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[79]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.337
  Launch Clock Delay      :  3.993
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.539       3.993         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.290       4.283 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.843       5.126         nt_ctrl_led[0]   
 CLMA_150_176/Y2                   td                    0.322       5.448 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.416       5.864         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMS_150_173/Y2                   td                    0.494       6.358 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.948       8.306         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_78_280/Y1                    td                    0.212       8.518 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[79]/gateop_perm/Z
                                   net (fanout=1)        0.518       9.036         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9552
 CLMA_90_280/D0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[79]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.036         Logic Levels: 3  
                                                                                   Logic: 1.318ns(26.135%), Route: 3.725ns(73.865%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.022      19.337         ntR1725          
 CLMA_90_280/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[79]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.207      19.544                          
 clock uncertainty                                      -0.350      19.194                          

 Setup time                                             -0.197      18.997                          

 Data required time                                                 18.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.997                          
 Data arrival time                                                   9.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.961                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[31]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.337
  Launch Clock Delay      :  3.993
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.539       3.993         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.290       4.283 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.843       5.126         nt_ctrl_led[0]   
 CLMA_150_176/Y2                   td                    0.322       5.448 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.416       5.864         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMS_150_173/Y2                   td                    0.494       6.358 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.949       8.307         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMS_78_281/Y2                    td                    0.210       8.517 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[31]/gateop_perm/Z
                                   net (fanout=1)        0.510       9.027         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9504
 CLMA_90_280/B0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[31]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.027         Logic Levels: 3  
                                                                                   Logic: 1.316ns(26.142%), Route: 3.718ns(73.858%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.022      19.337         ntR1725          
 CLMA_90_280/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[31]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.207      19.544                          
 clock uncertainty                                      -0.350      19.194                          

 Setup time                                             -0.198      18.996                          

 Data required time                                                 18.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.996                          
 Data arrival time                                                   9.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.969                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[127]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.337
  Launch Clock Delay      :  3.993
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.539       3.993         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.290       4.283 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.843       5.126         nt_ctrl_led[0]   
 CLMA_150_176/Y2                   td                    0.322       5.448 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.416       5.864         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMS_150_173/Y2                   td                    0.494       6.358 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.952       8.310         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMS_78_281/Y3                    td                    0.210       8.520 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[127]/gateop_perm/Z
                                   net (fanout=1)        0.508       9.028         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9600
 CLMA_90_280/A0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[127]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   9.028         Logic Levels: 3  
                                                                                   Logic: 1.316ns(26.137%), Route: 3.719ns(73.863%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.022      19.337         ntR1725          
 CLMA_90_280/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[127]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.207      19.544                          
 clock uncertainty                                      -0.350      19.194                          

 Setup time                                             -0.194      19.000                          

 Data required time                                                 19.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.000                          
 Data arrival time                                                   9.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.972                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    10.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.248
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.175       3.378         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.602 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.569       4.171         nt_ctrl_led[0]   
 CLMS_150_173/Y1                   td                    0.198       4.369 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50_5/gateop_perm/Z
                                   net (fanout=21)       0.505       4.874         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50
 CLMS_146_149/B4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.874         Logic Levels: 1  
                                                                                   Logic: 0.422ns(28.209%), Route: 1.074ns(71.791%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.248         axi_clk          
 CLMS_146_149/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207      14.041                          
 clock uncertainty                                       0.350      14.391                          

 Hold time                                              -0.046      14.345                          

 Data required time                                                 14.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.345                          
 Data arrival time                                                   4.874                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.471                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    10.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.248
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.175       3.378         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.602 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.667       4.269         nt_ctrl_led[0]   
 CLMS_158_169/Y3                   td                    0.197       4.466 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50_3/gateop_perm/Z
                                   net (fanout=21)       0.490       4.956         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50
 CLMS_150_149/D2                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.956         Logic Levels: 1  
                                                                                   Logic: 0.421ns(26.679%), Route: 1.157ns(73.321%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.248         axi_clk          
 CLMS_150_149/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207      14.041                          
 clock uncertainty                                       0.350      14.391                          

 Hold time                                              -0.221      14.170                          

 Data required time                                                 14.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.170                          
 Data arrival time                                                   4.956                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.214                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[24]/opit_0_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    10.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.248
  Launch Clock Delay      :  3.378
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.175       3.378         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.224       3.602 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.667       4.269         nt_ctrl_led[0]   
 CLMS_158_169/Y3                   td                    0.194       4.463 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50_3/gateop_perm/Z
                                   net (fanout=21)       0.353       4.816         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50
 CLMS_150_169/Y0                   td                    0.339       5.155 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N67_1_17/gateop_A2/Y0
                                   net (fanout=1)        0.098       5.253         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/_N7024
 CLMA_150_168/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[24]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.253         Logic Levels: 2  
                                                                                   Logic: 0.757ns(40.373%), Route: 1.118ns(59.627%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694      12.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000      12.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585      14.248         axi_clk          
 CLMA_150_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207      14.041                          
 clock uncertainty                                       0.350      14.391                          

 Hold time                                              -0.093      14.298                          

 Data required time                                                 14.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.298                          
 Data arrival time                                                   5.253                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.045                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    7.600  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.123
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254    3511.309 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.309         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076    3511.385 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530    3513.915         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3513.915 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585    3515.500         hdmi3_clk        
 CLMA_174_184/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_174_184/Q1                   tco                   0.289    3515.789 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.712    3516.501         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [10]
 CLMA_170_176/M3                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                3516.501         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.871%), Route: 0.712ns(71.129%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047    3511.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048    3511.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    3513.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3513.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    3515.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    3515.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    3516.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    3516.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3516.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3516.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707    3517.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3517.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789    3518.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116    3518.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.277    3521.592         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    3521.592 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531    3523.123         axi_clk          
 CLMA_170_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000    3523.123                          
 clock uncertainty                                      -0.350    3522.773                          

 Setup time                                             -0.088    3522.685                          

 Data required time                                               3522.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3522.685                          
 Data arrival time                                                3516.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.184                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    7.600  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.123
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254    3511.309 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.309         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076    3511.385 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530    3513.915         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3513.915 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585    3515.500         hdmi3_clk        
 CLMA_58_221/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_58_221/Q1                    tco                   0.291    3515.791 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.638    3516.429         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [4]
 CLMS_46_225/M2                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                3516.429         Logic Levels: 0  
                                                                                   Logic: 0.291ns(31.324%), Route: 0.638ns(68.676%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047    3511.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048    3511.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    3513.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3513.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    3515.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    3515.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    3516.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    3516.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3516.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3516.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707    3517.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3517.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789    3518.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116    3518.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.277    3521.592         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    3521.592 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531    3523.123         axi_clk          
 CLMS_46_225/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000    3523.123                          
 clock uncertainty                                      -0.350    3522.773                          

 Setup time                                             -0.079    3522.694                          

 Data required time                                               3522.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3522.694                          
 Data arrival time                                                3516.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.265                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    7.600  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.123
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254    3511.309 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.309         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076    3511.385 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530    3513.915         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3513.915 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585    3515.500         hdmi3_clk        
 CLMA_58_216/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_216/Q0                    tco                   0.287    3515.787 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.625    3516.412         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [3]
 CLMS_46_221/M3                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                3516.412         Logic Levels: 0  
                                                                                   Logic: 0.287ns(31.469%), Route: 0.625ns(68.531%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047    3511.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3511.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048    3511.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    3513.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3513.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    3515.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    3515.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    3516.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    3516.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3516.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3516.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707    3517.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3517.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789    3518.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116    3518.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.277    3521.592         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    3521.592 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.531    3523.123         axi_clk          
 CLMS_46_221/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000    3523.123                          
 clock uncertainty                                      -0.350    3522.773                          

 Setup time                                             -0.088    3522.685                          

 Data required time                                               3522.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3522.685                          
 Data arrival time                                                3516.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.273                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    9.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.248
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047    4151.117 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.117         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    4151.165 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    4153.651         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4153.651 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    4155.182         hdmi3_clk        
 CLMA_174_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_174_168/Q3                   tco                   0.226    4155.408 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.214    4155.622         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_170_172/M3                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                4155.622         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.364%), Route: 0.214ns(48.636%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254    4151.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076    4151.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4153.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4153.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4155.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4155.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4156.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4157.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4157.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4157.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720    4157.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4157.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922    4158.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149    4158.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694    4162.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    4162.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585    4164.248         axi_clk          
 CLMA_170_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000    4164.248                          
 clock uncertainty                                       0.350    4164.598                          

 Hold time                                              -0.014    4164.584                          

 Data required time                                               4164.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4164.584                          
 Data arrival time                                                4155.622                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.962                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[14]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[14]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    9.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.248
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047    4151.117 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.117         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    4151.165 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    4153.651         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4153.651 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    4155.182         hdmi3_clk        
 CLMA_174_180/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[14]/opit_0_L5Q_perm/CLK

 CLMA_174_180/Q0                   tco                   0.226    4155.408 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[14]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.214    4155.622         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [14]
 CLMA_170_184/M2                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[14]/opit_0/D

 Data arrival time                                                4155.622         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.364%), Route: 0.214ns(48.636%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254    4151.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076    4151.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4153.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4153.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4155.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4155.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4156.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4157.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4157.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4157.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720    4157.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4157.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922    4158.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149    4158.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694    4162.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    4162.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585    4164.248         axi_clk          
 CLMA_170_184/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[14]/opit_0/CLK
 clock pessimism                                         0.000    4164.248                          
 clock uncertainty                                       0.350    4164.598                          

 Hold time                                              -0.014    4164.584                          

 Data required time                                               4164.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4164.584                          
 Data arrival time                                                4155.622                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.962                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    9.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.248
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047    4151.117 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.117         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048    4151.165 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    4153.651         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4153.651 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531    4155.182         hdmi3_clk        
 CLMA_174_164/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_174_164/Q2                   tco                   0.228    4155.410 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228    4155.638         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [3]
 CLMS_170_165/M3                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                4155.638         Logic Levels: 0  
                                                                                   Logic: 0.228ns(50.000%), Route: 0.228ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254    4151.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4151.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076    4151.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4153.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4153.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4155.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4155.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4156.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4157.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4157.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4157.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720    4157.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4157.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922    4158.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149    4158.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     3.694    4162.663         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    4162.663 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.585    4164.248         axi_clk          
 CLMS_170_165/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000    4164.248                          
 clock uncertainty                                       0.350    4164.598                          

 Hold time                                              -0.014    4164.584                          

 Data required time                                               4164.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4164.584                          
 Data arrival time                                                4155.638                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.946                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_150_68/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_68/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.791       6.601         cmos1_href_d0    
 CLMA_138_89/Y1                    td                    0.316       6.917 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.800       7.717         cmos1_8_16bit/N11
 CLMS_118_117/CE                                                           f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   7.717         Logic Levels: 1  
                                                                                   Logic: 0.605ns(27.550%), Route: 1.591ns(72.450%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      17.088         ntclkbufg_2      
 CLMS_118_117/CLK                                                          r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.801                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_150_68/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_68/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.791       6.601         cmos1_href_d0    
 CLMA_138_89/Y1                    td                    0.316       6.917 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.800       7.717         cmos1_8_16bit/N11
 CLMS_118_117/CE                                                           f       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   7.717         Logic Levels: 1  
                                                                                   Logic: 0.605ns(27.550%), Route: 1.591ns(72.450%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      17.088         ntclkbufg_2      
 CLMS_118_117/CLK                                                          r       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.801                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_150_68/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_68/Q0                    tco                   0.289       5.810 r       cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.791       6.601         cmos1_href_d0    
 CLMA_138_89/Y1                    td                    0.316       6.917 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.800       7.717         cmos1_8_16bit/N11
 CLMS_118_117/CE                                                           f       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CE

 Data arrival time                                                   7.717         Logic Levels: 1  
                                                                                   Logic: 0.605ns(27.550%), Route: 1.591ns(72.450%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531      17.088         ntclkbufg_2      
 CLMS_118_117/CLK                                                          r       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                         0.297      17.385                          
 clock uncertainty                                      -0.250      17.135                          

 Setup time                                             -0.617      16.518                          

 Data required time                                                 16.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.518                          
 Data arrival time                                                   7.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.801                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       5.188         ntclkbufg_2      
 CLMA_138_81/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK

 CLMA_138_81/Q0                    tco                   0.226       5.414 r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.100       5.514         cmos1_8_16bit/pdata_i_reg [3]
 CLMA_138_80/M0                                                            r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D

 Data arrival time                                                   5.514         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_138_80/CLK                                                           r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       5.188         ntclkbufg_2      
 CLMS_118_89/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMS_118_89/Q0                    tco                   0.226       5.414 r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.100       5.514         cmos1_8_16bit/pdata_i_reg [4]
 CLMA_118_88/M0                                                            r       cmos1_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   5.514         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_118_88/CLK                                                           r       cmos1_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[2]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.531       5.188         ntclkbufg_2      
 CLMS_122_117/CLK                                                          r       cmos1_d_d0[2]/opit_0/CLK

 CLMS_122_117/Q0                   tco                   0.226       5.414 r       cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.101       5.515         cmos1_d_d0[2]    
 CLMA_122_116/M0                                                           r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.113%), Route: 0.101ns(30.887%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       1.585       5.521         ntclkbufg_2      
 CLMA_122_116/CLK                                                          r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.304       5.217                          
 clock uncertainty                                       0.200       5.417                          

 Hold time                                              -0.014       5.403                          

 Data required time                                                  5.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.403                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.112                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_150_173/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_150_173/Q1                   tco                   0.291       6.290 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.402       6.692         Image_Process_Interface_Inst/video2_vde0
 CLMA_154_173/Y3                   td                    0.303       6.995 r       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       1.199       8.194         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.288       8.482 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.482         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4793
 CLMS_114_185/COUT                 td                    0.058       8.540 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.540         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4795
 CLMS_114_193/Y1                   td                    0.498       9.038 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.450       9.488         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [5]
 CLMA_118_184/Y2                   td                    0.478       9.966 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.913      10.879         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_114_192/COUT                 td                    0.502      11.381 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.381         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.co [6]
                                   td                    0.058      11.439 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.439         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.co [10]
 CLMA_114_196/Y2                   td                    0.158      11.597 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.403      12.000         _N10             
 CLMA_114_200/A2                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                  12.000         Logic Levels: 6  
                                                                                   Logic: 2.634ns(43.893%), Route: 3.367ns(56.107%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531      29.364         ntclkbufg_1      
 CLMA_114_200/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                             -0.388      29.125                          

 Data required time                                                 29.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.125                          
 Data arrival time                                                  12.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.125                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_150_173/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_150_173/Q1                   tco                   0.291       6.290 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.402       6.692         Image_Process_Interface_Inst/video2_vde0
 CLMA_154_173/Y3                   td                    0.303       6.995 r       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.470       7.465         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.288       7.753 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.753         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4748
 CLMA_138_173/COUT                 td                    0.058       7.811 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.811         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4750
                                   td                    0.058       7.869 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.869         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4752
 CLMA_138_177/COUT                 td                    0.058       7.927 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.927         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4754
                                   td                    0.058       7.985 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.985         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4756
 CLMA_138_181/COUT                 td                    0.058       8.043 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.043         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4758
 CLMA_138_185/Y1                   td                    0.498       8.541 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.261       8.802         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_138_184/Y0                   td                    0.210       9.012 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.570       9.582         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMS_130_177/Y2                   td                    0.616      10.198 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop/Y
                                   net (fanout=1)        0.408      10.606         _N8              
 CLMA_134_180/A4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.606         Logic Levels: 7  
                                                                                   Logic: 2.496ns(54.178%), Route: 2.111ns(45.822%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531      29.364         ntclkbufg_1      
 CLMA_134_180/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                             -0.121      29.392                          

 Data required time                                                 29.392                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.392                          
 Data arrival time                                                  10.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.786                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_150_173/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_150_173/Q1                   tco                   0.291       6.290 r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.402       6.692         Image_Process_Interface_Inst/video2_vde0
 CLMA_154_173/Y3                   td                    0.303       6.995 r       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       1.199       8.194         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.288       8.482 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.482         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4793
 CLMS_114_185/COUT                 td                    0.058       8.540 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.540         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4795
 CLMS_114_193/Y1                   td                    0.498       9.038 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.990      10.028         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [5]
 CLMA_114_184/B2                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.028         Logic Levels: 3  
                                                                                   Logic: 1.438ns(35.691%), Route: 2.591ns(64.309%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531      29.364         ntclkbufg_1      
 CLMA_114_184/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.250      29.513                          

 Setup time                                             -0.369      29.144                          

 Data required time                                                 29.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.144                          
 Data arrival time                                                  10.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.116                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMS_134_181/Q2                   tco                   0.224       5.788 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.086       5.874         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMS_134_181/CD                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   5.874         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.200       5.764                          

 Hold time                                               0.053       5.817                          

 Data required time                                                  5.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.817                          
 Data arrival time                                                   5.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.057                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[5]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMS_118_105/CLK                                                          r       cmos1_8_16bit/pdata_o[5]/opit_0/CLK

 CLMS_118_105/Q0                   tco                   0.226       5.790 r       cmos1_8_16bit/pdata_o[5]/opit_0/Q
                                   net (fanout=1)        0.100       5.890         cmos1_d_16bit[5] 
 CLMA_118_104/M0                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0/D

 Data arrival time                                                   5.890         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_118_104/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.014       5.779                          

 Data required time                                                  5.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.779                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[1]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_o[1]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_114_80/CLK                                                           r       cmos1_8_16bit/pdata_out3[1]/opit_0/CLK

 CLMA_114_80/Q0                    tco                   0.226       5.790 r       cmos1_8_16bit/pdata_out3[1]/opit_0/Q
                                   net (fanout=1)        0.100       5.890         cmos1_8_16bit/pdata_out3 [1]
 CLMS_114_81/M0                                                            r       cmos1_8_16bit/pdata_o[1]/opit_0/D

 Data arrival time                                                   5.890         Logic Levels: 0  
                                                                                   Logic: 0.226ns(69.325%), Route: 0.100ns(30.675%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMS_114_81/CLK                                                           r       cmos1_8_16bit/pdata_o[1]/opit_0/CLK
 clock pessimism                                        -0.406       5.593                          
 clock uncertainty                                       0.200       5.793                          

 Hold time                                              -0.014       5.779                          

 Data required time                                                  5.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.779                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.370
  Launch Clock Delay      :  14.470
  Clock Pessimism Removal :  1.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q1                    tco                   0.291      14.761 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.400      15.161         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_93/Y0                    td                    0.320      15.481 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.119      15.600         ms72xx_ctl/ms7200_ctl/_N43756
 CLMS_270_93/Y1                    td                    0.212      15.812 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.494      16.306         ms72xx_ctl/ms7200_ctl/_N43761
 CLMA_282_88/Y3                    td                    0.303      16.609 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.644      17.253         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_81/Y3                    td                    0.210      17.463 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.530      17.993         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_88/Y0                    td                    0.210      18.203 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.274      18.477         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_282_84/Y3                    td                    0.197      18.674 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.399      19.073         ms72xx_ctl/ms7200_ctl/N8
 CLMA_282_84/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  19.073         Logic Levels: 6  
                                                                                   Logic: 1.743ns(37.867%), Route: 2.860ns(62.133%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789     108.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116     108.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853     110.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100     110.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.370         ntclkbufg_0      
 CLMA_282_84/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         1.064     114.434                          
 clock uncertainty                                      -0.150     114.284                          

 Setup time                                             -0.617     113.667                          

 Data required time                                                113.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                113.667                          
 Data arrival time                                                  19.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.594                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.370
  Launch Clock Delay      :  14.470
  Clock Pessimism Removal :  1.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q1                    tco                   0.291      14.761 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.400      15.161         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_93/Y0                    td                    0.320      15.481 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.119      15.600         ms72xx_ctl/ms7200_ctl/_N43756
 CLMS_270_93/Y1                    td                    0.212      15.812 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.494      16.306         ms72xx_ctl/ms7200_ctl/_N43761
 CLMA_282_88/Y3                    td                    0.303      16.609 r       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.644      17.253         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_81/Y3                    td                    0.210      17.463 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.530      17.993         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_88/Y0                    td                    0.210      18.203 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.274      18.477         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_282_84/Y3                    td                    0.197      18.674 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.399      19.073         ms72xx_ctl/ms7200_ctl/N8
 CLMA_282_84/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  19.073         Logic Levels: 6  
                                                                                   Logic: 1.743ns(37.867%), Route: 2.860ns(62.133%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789     108.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116     108.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853     110.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100     110.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.370         ntclkbufg_0      
 CLMA_282_84/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         1.064     114.434                          
 clock uncertainty                                      -0.150     114.284                          

 Setup time                                             -0.617     113.667                          

 Data required time                                                113.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                113.667                          
 Data arrival time                                                  19.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.594                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.370
  Launch Clock Delay      :  14.470
  Clock Pessimism Removal :  1.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q1                    tco                   0.291      14.761 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.400      15.161         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_93/Y0                    td                    0.320      15.481 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.119      15.600         ms72xx_ctl/ms7200_ctl/_N43756
 CLMS_270_93/Y1                    td                    0.212      15.812 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.622      16.434         ms72xx_ctl/ms7200_ctl/_N43761
 CLMA_282_88/Y2                    td                    0.286      16.720 r       ms72xx_ctl/ms7200_ctl/N1388/gateop_perm/Z
                                   net (fanout=4)        0.494      17.214         ms72xx_ctl/ms7200_ctl/N1388
 CLMA_274_84/Y2                    td                    0.210      17.424 r       ms72xx_ctl/ms7200_ctl/N1877/gateop_perm/Z
                                   net (fanout=4)        0.408      17.832         ms72xx_ctl/ms7200_ctl/N1321
 CLMS_270_85/Y2                    td                    0.210      18.042 r       ms72xx_ctl/ms7210_ctl/N589_1/gateop_perm/Z
                                   net (fanout=5)        0.271      18.313         ms72xx_ctl/_N43771
 CLMS_274_85/Y2                    td                    0.210      18.523 r       ms72xx_ctl/ms7200_ctl/state_reg[3]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.583      19.106         ms72xx_ctl/ms7200_ctl/state_n [4]
 CLMA_282_84/Y0                    td                    0.210      19.316 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.120      19.436         ms72xx_ctl/ms7200_ctl/N1797
 CLMS_282_85/A0                                                            r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L0

 Data arrival time                                                  19.436         Logic Levels: 7  
                                                                                   Logic: 1.949ns(39.247%), Route: 3.017ns(60.753%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789     108.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116     108.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853     110.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100     110.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.370         ntclkbufg_0      
 CLMS_282_85/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.064     114.434                          
 clock uncertainty                                      -0.150     114.284                          

 Setup time                                             -0.194     114.090                          

 Data required time                                                114.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                114.090                          
 Data arrival time                                                  19.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.654                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.470
  Launch Clock Delay      :  13.370
  Clock Pessimism Removal :  -1.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853      10.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100      10.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.370         ntclkbufg_0      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q3                    tco                   0.221      13.591 f       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.217      13.808         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_44/ADA0[8]                                                        f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                  13.808         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.457%), Route: 0.217ns(49.543%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 DRM_278_44/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -1.064      13.406                          
 clock uncertainty                                       0.000      13.406                          

 Hold time                                               0.210      13.616                          

 Data required time                                                 13.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.616                          
 Data arrival time                                                  13.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.470
  Launch Clock Delay      :  13.370
  Clock Pessimism Removal :  -1.100

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853      10.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100      10.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.370         ntclkbufg_0      
 CLMA_286_77/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/CLK

 CLMA_286_77/Q2                    tco                   0.224      13.594 f       ms72xx_ctl/iic_dri_rx/receiv_data[2]/opit_0_inv/Q
                                   net (fanout=2)        0.085      13.679         ms72xx_ctl/iic_dri_rx/receiv_data [2]
 CLMA_286_77/CD                                                            f       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/D

 Data arrival time                                                  13.679         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMA_286_77/CLK                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[3]/opit_0_inv/CLK
 clock pessimism                                        -1.100      13.370                          
 clock uncertainty                                       0.000      13.370                          

 Hold time                                               0.053      13.423                          

 Data required time                                                 13.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.423                          
 Data arrival time                                                  13.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.470
  Launch Clock Delay      :  13.370
  Clock Pessimism Removal :  -1.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853      10.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100      10.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.370         ntclkbufg_0      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q3                    tco                   0.226      13.596 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.222      13.818         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_44/ADB0[8]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                  13.818         Logic Levels: 0  
                                                                                   Logic: 0.226ns(50.446%), Route: 0.222ns(49.554%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 DRM_278_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -1.064      13.406                          
 clock uncertainty                                       0.000      13.406                          

 Hold time                                               0.140      13.546                          

 Data required time                                                 13.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.546                          
 Data arrival time                                                  13.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_25/Q0                    tco                   0.289       5.250 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.576       5.826         coms1_reg_config/clock_20k_cnt [0]
 CLMA_242_20/Y0                    td                    0.285       6.111 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.577       6.688         coms1_reg_config/_N970
 CLMA_230_29/Y0                    td                    0.210       6.898 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.628       7.526         coms1_reg_config/N8
                                   td                    0.477       8.003 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.003         coms1_reg_config/_N4834
 CLMA_242_24/COUT                  td                    0.058       8.061 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.061         coms1_reg_config/_N4836
                                   td                    0.058       8.119 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.119         coms1_reg_config/_N4838
 CLMA_242_28/COUT                  td                    0.058       8.177 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.177         coms1_reg_config/_N4840
 CLMA_242_32/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.177         Logic Levels: 4  
                                                                                   Logic: 1.435ns(44.621%), Route: 1.781ns(55.379%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      44.925                          
 clock uncertainty                                      -0.150      44.775                          

 Setup time                                             -0.170      44.605                          

 Data required time                                                 44.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.605                          
 Data arrival time                                                   8.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_25/Q0                    tco                   0.289       5.250 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.576       5.826         coms1_reg_config/clock_20k_cnt [0]
 CLMA_242_20/Y0                    td                    0.285       6.111 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.577       6.688         coms1_reg_config/_N970
 CLMA_230_29/Y0                    td                    0.210       6.898 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.628       7.526         coms1_reg_config/N8
                                   td                    0.477       8.003 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.003         coms1_reg_config/_N4834
 CLMA_242_24/COUT                  td                    0.058       8.061 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.061         coms1_reg_config/_N4836
                                   td                    0.058       8.119 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.119         coms1_reg_config/_N4838
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.119         Logic Levels: 3  
                                                                                   Logic: 1.377ns(43.604%), Route: 1.781ns(56.396%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      44.925                          
 clock uncertainty                                      -0.150      44.775                          

 Setup time                                             -0.167      44.608                          

 Data required time                                                 44.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.608                          
 Data arrival time                                                   8.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.489                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_25/Q0                    tco                   0.289       5.250 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.576       5.826         coms1_reg_config/clock_20k_cnt [0]
 CLMA_242_20/Y0                    td                    0.285       6.111 r       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.577       6.688         coms1_reg_config/_N970
 CLMA_230_29/Y0                    td                    0.210       6.898 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.628       7.526         coms1_reg_config/N8
                                   td                    0.477       8.003 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.003         coms1_reg_config/_N4834
 CLMA_242_24/COUT                  td                    0.058       8.061 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.061         coms1_reg_config/_N4836
 CLMA_242_28/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.061         Logic Levels: 3  
                                                                                   Logic: 1.319ns(42.548%), Route: 1.781ns(57.452%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.308      44.925                          
 clock uncertainty                                      -0.150      44.775                          

 Setup time                                             -0.170      44.605                          

 Data required time                                                 44.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.605                          
 Data arrival time                                                   8.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.544                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.617         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_242_28/Q0                    tco                   0.222       4.839 f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.924         coms1_reg_config/clock_20k_cnt [5]
 CLMA_242_28/A1                                                            f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.121       4.496                          

 Data required time                                                  4.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.496                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.617         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMA_242_32/Q0                    tco                   0.222       4.839 f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.924         coms1_reg_config/clock_20k_cnt [9]
 CLMA_242_32/A1                                                            f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.121       4.496                          

 Data required time                                                  4.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.496                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531       4.617         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_242_24/Q0                    tco                   0.222       4.839 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.925         coms1_reg_config/clock_20k_cnt [1]
 CLMA_242_24/A1                                                            f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585       4.961         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.121       4.496                          

 Data required time                                                  4.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.496                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.836  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  3.988
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126      21.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.534      23.988         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.289      24.277 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       2.512      26.789         nt_cmos2_reset   
 CLMA_242_24/RSCO                  td                    0.147      26.936 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      26.936         ntR724           
 CLMA_242_28/RSCO                  td                    0.147      27.083 f       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      27.083         ntR723           
 CLMA_242_32/RSCI                                                          f       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  27.083         Logic Levels: 2  
                                                                                   Logic: 0.583ns(18.837%), Route: 2.512ns(81.163%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.207      44.824                          
 clock uncertainty                                      -0.150      44.674                          

 Setup time                                             -0.394      44.280                          

 Data required time                                                 44.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.280                          
 Data arrival time                                                  27.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.197                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.836  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  3.988
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126      21.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.534      23.988         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.289      24.277 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       2.512      26.789         nt_cmos2_reset   
 CLMA_242_24/RSCO                  td                    0.147      26.936 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      26.936         ntR724           
 CLMA_242_28/RSCO                  td                    0.147      27.083 f       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      27.083         ntR723           
 CLMA_242_32/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  27.083         Logic Levels: 2  
                                                                                   Logic: 0.583ns(18.837%), Route: 2.512ns(81.163%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.207      44.824                          
 clock uncertainty                                      -0.150      44.674                          

 Setup time                                             -0.394      44.280                          

 Data required time                                                 44.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.280                          
 Data arrival time                                                  27.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.197                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.836  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  3.988
  Clock Pessimism Removal :  0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      21.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.328         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.126      21.454 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.534      23.988         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.289      24.277 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       2.512      26.789         nt_cmos2_reset   
 CLMA_242_24/RSCO                  td                    0.147      26.936 f       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      26.936         ntR724           
 CLMA_242_28/RSCI                                                          f       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  26.936         Logic Levels: 1  
                                                                                   Logic: 0.436ns(14.790%), Route: 2.512ns(85.210%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      41.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N5              
 PLL_158_55/CLK_OUT0               td                    0.100      42.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      43.086         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.086 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.531      44.617         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.207      44.824                          
 clock uncertainty                                      -0.150      44.674                          

 Setup time                                             -0.394      44.280                          

 Data required time                                                 44.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.280                          
 Data arrival time                                                  26.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.344                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082      41.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.194      43.397         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.226      43.623 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.536      44.159         nt_cmos2_reset   
 CLMA_230_25/RS                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  44.159         Logic Levels: 0  
                                                                                   Logic: 0.226ns(29.659%), Route: 0.536ns(70.341%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      41.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787      42.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107      42.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585      44.961         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207      44.754                          
 clock uncertainty                                       0.150      44.904                          

 Hold time                                              -0.257      44.647                          

 Data required time                                                 44.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.647                          
 Data arrival time                                                  44.159                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.488                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082      41.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.194      43.397         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.226      43.623 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       2.069      45.692         nt_cmos2_reset   
 CLMA_242_24/RS                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  45.692         Logic Levels: 0  
                                                                                   Logic: 0.226ns(9.847%), Route: 2.069ns(90.153%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      41.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787      42.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107      42.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585      44.961         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207      44.754                          
 clock uncertainty                                       0.150      44.904                          

 Hold time                                              -0.257      44.647                          

 Data required time                                                 44.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.647                          
 Data arrival time                                                  45.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.082      41.203 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       2.194      43.397         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.226      43.623 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       2.069      45.692         nt_cmos2_reset   
 CLMA_242_24/RS                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  45.692         Logic Levels: 0  
                                                                                   Logic: 0.226ns(9.847%), Route: 2.069ns(90.153%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254      41.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076      41.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787      42.191         _N5              
 PLL_158_55/CLK_OUT0               td                    0.107      42.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.376         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.376 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.585      44.961         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207      44.754                          
 clock uncertainty                                       0.150      44.904                          

 Hold time                                              -0.257      44.647                          

 Data required time                                                 44.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.647                          
 Data arrival time                                                  45.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      3.750       9.589         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_18_181/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   9.589         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.155%), Route: 3.750ns(92.845%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_18_181/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.117                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      3.446       9.285         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_42_168/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.285         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.738%), Route: 3.446ns(92.262%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_168/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.421                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.289       5.839 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      3.446       9.285         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_42_168/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.285         Logic Levels: 0  
                                                                                   Logic: 0.289ns(7.738%), Route: 3.446ns(92.262%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      21.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_168/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.421                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q0                    tco                   0.222       5.317 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.461       5.778         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMA_46_196/RSCO                  td                    0.105       5.883 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.883         ntR380           
 CLMA_46_200/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   5.883         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.497%), Route: 0.461ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_200/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q0                    tco                   0.222       5.317 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.461       5.778         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMA_46_196/RSCO                  td                    0.105       5.883 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.883         ntR380           
 CLMA_46_200/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.883         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.497%), Route: 0.461ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_200/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q0                    tco                   0.222       5.317 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.461       5.778         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMA_46_196/RSCO                  td                    0.105       5.883 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.883         ntR380           
 CLMA_46_200/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.883         Logic Levels: 1  
                                                                                   Logic: 0.327ns(41.497%), Route: 0.461ns(58.503%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_200/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.288       5.811 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.404       6.215         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y1                   td                    0.197       6.412 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=41)       3.040       9.452         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_336/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.452         Logic Levels: 1  
                                                                                   Logic: 0.485ns(12.344%), Route: 3.444ns(87.656%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.652      12.048         hdmi3_clk        
 DRM_26_336/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.327                          
 clock uncertainty                                      -0.050      12.277                          

 Recovery time                                          -0.084      12.193                          

 Data required time                                                 12.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.193                          
 Data arrival time                                                   9.452                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.741                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.288       5.811 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.404       6.215         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y1                   td                    0.197       6.412 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=41)       2.987       9.399         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_316/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.399         Logic Levels: 1  
                                                                                   Logic: 0.485ns(12.513%), Route: 3.391ns(87.487%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.652      12.048         hdmi3_clk        
 DRM_26_316/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.327                          
 clock uncertainty                                      -0.050      12.277                          

 Recovery time                                          -0.084      12.193                          

 Data required time                                                 12.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.193                          
 Data arrival time                                                   9.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.794                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.288       5.811 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.404       6.215         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y1                   td                    0.197       6.412 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=41)       2.879       9.291         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_252/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   9.291         Logic Levels: 1  
                                                                                   Logic: 0.485ns(12.872%), Route: 3.283ns(87.128%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       7.862 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.862         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.910 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.396         _N7              
 USCM_84_108/CLK_USCM              td                    0.000      10.396 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.652      12.048         hdmi3_clk        
 DRM_26_252/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.327                          
 clock uncertainty                                      -0.050      12.277                          

 Recovery time                                          -0.084      12.193                          

 Data required time                                                 12.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.193                          
 Data arrival time                                                   9.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.902                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.221       5.411 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.218       5.629         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y2                   td                    0.155       5.784 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=65)       0.357       6.141         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 CLMS_174_165/RSCO                 td                    0.115       6.256 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.256         ntR623           
 CLMS_174_169/RSCI                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.256         Logic Levels: 2  
                                                                                   Logic: 0.491ns(46.060%), Route: 0.575ns(53.940%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_174_169/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.030                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.221       5.411 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.218       5.629         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y2                   td                    0.155       5.784 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=65)       0.357       6.141         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 CLMS_174_165/RSCO                 td                    0.115       6.256 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.256         ntR623           
 CLMS_174_169/RSCI                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.256         Logic Levels: 2  
                                                                                   Logic: 0.491ns(46.060%), Route: 0.575ns(53.940%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 CLMS_174_169/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.030                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixel_clock1
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.047       1.125 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.531       5.190         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.221       5.411 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.218       5.629         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y2                   td                    0.155       5.784 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=65)       0.526       6.310         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 DRM_178_168/RSTA[0]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.376ns(33.571%), Route: 0.744ns(66.429%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    1.254       1.332 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.585       5.523         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                           -0.046       5.180                          

 Data required time                                                  5.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.180                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.130                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.755  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.027
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.291       5.841 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      3.449       9.290         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_90_128/RSCO                  td                    0.147       9.437 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.437         ntR214           
 CLMA_90_132/RSCO                  td                    0.147       9.584 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.584         ntR213           
 CLMA_90_136/RSCO                  td                    0.147       9.731 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.731         ntR212           
 CLMA_90_140/RSCO                  td                    0.147       9.878 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.878         ntR211           
 CLMA_90_144/RSCO                  td                    0.147      10.025 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.025         ntR210           
 CLMA_90_148/RSCO                  td                    0.147      10.172 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.172         ntR209           
 CLMA_90_152/RSCO                  td                    0.147      10.319 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.319         ntR208           
 CLMA_90_156/RSCO                  td                    0.147      10.466 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.466         ntR207           
 CLMA_90_160/RSCO                  td                    0.147      10.613 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.613         ntR206           
 CLMA_90_164/RSCO                  td                    0.147      10.760 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.760         ntR205           
 CLMA_90_168/RSCO                  td                    0.147      10.907 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.907         ntR204           
 CLMA_90_172/RSCO                  td                    0.147      11.054 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      11.054         ntR203           
 CLMA_90_176/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RS

 Data arrival time                                                  11.054         Logic Levels: 12 
                                                                                   Logic: 2.055ns(37.336%), Route: 3.449ns(62.664%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.712      20.027         ntR1725          
 CLMA_90_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.278      20.305                          
 clock uncertainty                                      -0.350      19.955                          

 Recovery time                                           0.000      19.955                          

 Data required time                                                 19.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.955                          
 Data arrival time                                                  11.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.901                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.770  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.042
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.291       5.841 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      3.449       9.290         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_90_129/RSCO                  td                    0.147       9.437 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.437         ntR199           
 CLMA_90_133/RSCO                  td                    0.147       9.584 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.584         ntR198           
 CLMA_90_137/RSCO                  td                    0.147       9.731 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.731         ntR197           
 CLMA_90_141/RSCO                  td                    0.147       9.878 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.878         ntR196           
 CLMA_90_145/RSCO                  td                    0.147      10.025 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.025         ntR195           
 CLMA_90_149/RSCO                  td                    0.147      10.172 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.172         ntR194           
 CLMA_90_153/RSCO                  td                    0.147      10.319 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      10.319         ntR193           
 CLMA_90_157/RSCO                  td                    0.147      10.466 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.466         ntR192           
 CLMA_90_161/RSCO                  td                    0.147      10.613 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.613         ntR191           
 CLMA_90_165/RSCO                  td                    0.147      10.760 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.760         ntR190           
 CLMA_90_169/RSCO                  td                    0.147      10.907 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.907         ntR189           
 CLMA_90_173/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv/RS

 Data arrival time                                                  10.907         Logic Levels: 11 
                                                                                   Logic: 1.908ns(35.617%), Route: 3.449ns(64.383%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.727      20.042         ntR1725          
 CLMA_90_173/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv/CLK
 clock pessimism                                         0.278      20.320                          
 clock uncertainty                                      -0.350      19.970                          

 Recovery time                                           0.000      19.970                          

 Data required time                                                 19.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.970                          
 Data arrival time                                                  10.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.063                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    4.770  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.042
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.708       5.550         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.291       5.841 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      3.449       9.290         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_90_129/RSCO                  td                    0.147       9.437 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.437         ntR199           
 CLMA_90_133/RSCO                  td                    0.147       9.584 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.584         ntR198           
 CLMA_90_137/RSCO                  td                    0.147       9.731 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.731         ntR197           
 CLMA_90_141/RSCO                  td                    0.147       9.878 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.878         ntR196           
 CLMA_90_145/RSCO                  td                    0.147      10.025 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      10.025         ntR195           
 CLMA_90_149/RSCO                  td                    0.147      10.172 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.172         ntR194           
 CLMA_90_153/RSCO                  td                    0.147      10.319 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      10.319         ntR193           
 CLMA_90_157/RSCO                  td                    0.147      10.466 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      10.466         ntR192           
 CLMA_90_161/RSCO                  td                    0.147      10.613 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.613         ntR191           
 CLMA_90_165/RSCO                  td                    0.147      10.760 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.760         ntR190           
 CLMA_90_169/RSCO                  td                    0.147      10.907 f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.907         ntR189           
 CLMA_90_173/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RS

 Data arrival time                                                  10.907         Logic Levels: 11 
                                                                                   Logic: 1.908ns(35.617%), Route: 3.449ns(64.383%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.727      20.042         ntR1725          
 CLMA_90_173/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/CLK
 clock pessimism                                         0.278      20.320                          
 clock uncertainty                                      -0.350      19.970                          

 Recovery time                                           0.000      19.970                          

 Data required time                                                 19.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.970                          
 Data arrival time                                                  10.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.063                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.545  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.936
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.226       5.321 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.625       6.946         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_21/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET

 Data arrival time                                                   6.946         Logic Levels: 0  
                                                                                   Logic: 0.226ns(12.210%), Route: 1.625ns(87.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.967      11.936         ntR1725          
 IOL_7_21/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.296      11.640                          
 clock uncertainty                                       0.350      11.990                          

 Removal time                                           -0.167      11.823                          

 Data required time                                                 11.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.823                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.877                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.545  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.936
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.226       5.321 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.625       6.946         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_22/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET

 Data arrival time                                                   6.946         Logic Levels: 0  
                                                                                   Logic: 0.226ns(12.210%), Route: 1.625ns(87.790%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.967      11.936         ntR1725          
 IOL_7_22/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.296      11.640                          
 clock uncertainty                                       0.350      11.990                          

 Removal time                                           -0.167      11.823                          

 Data required time                                                 11.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.823                          
 Data arrival time                                                   6.946                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.877                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.789
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.226       5.321 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.516       6.837         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_25/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/RESET

 Data arrival time                                                   6.837         Logic Levels: 0  
                                                                                   Logic: 0.226ns(12.974%), Route: 1.516ns(87.026%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.820      11.789         ntR1725          
 IOL_7_25/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuftco_ck/opit_3_IOL/SYSCLK
 clock pessimism                                        -0.296      11.493                          
 clock uncertainty                                       0.350      11.843                          

 Removal time                                           -0.167      11.676                          

 Data required time                                                 11.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.676                          
 Data arrival time                                                   6.837                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.839                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.917
  Launch Clock Delay      :  10.727
  Clock Pessimism Removal :  0.494

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.758      10.727         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.287      11.014 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      2.280      13.294         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_360/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS

 Data arrival time                                                  13.294         Logic Levels: 0  
                                                                                   Logic: 0.287ns(11.180%), Route: 2.280ns(88.820%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.507      17.917         ntR1726          
 CLMA_18_360/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.494      18.411                          
 clock uncertainty                                      -0.350      18.061                          

 Recovery time                                          -0.617      17.444                          

 Data required time                                                 17.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.444                          
 Data arrival time                                                  13.294                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.150                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.917
  Launch Clock Delay      :  10.570
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.601      10.570         ntR1725          
 CLMA_30_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_176/Q3                    tco                   0.286      10.856 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        2.508      13.364         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_348/RST_TRAINING_N                                                 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  13.364         Logic Levels: 0  
                                                                                   Logic: 0.286ns(10.236%), Route: 2.508ns(89.764%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.507      17.917         ntR1726          
 DQSL_6_348/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.488      18.405                          
 clock uncertainty                                      -0.350      18.055                          

 Recovery time                                          -0.121      17.934                          

 Data required time                                                 17.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.934                          
 Data arrival time                                                  13.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.570                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.409  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.569
  Launch Clock Delay      :  10.727
  Clock Pessimism Removal :  0.749

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.758      10.727         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.289      11.016 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      1.541      12.557         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_124/RSCO                  td                    0.147      12.704 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.704         ntR440           
 CLMA_30_128/RSCO                  td                    0.147      12.851 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      12.851         ntR439           
 CLMA_30_132/RSCO                  td                    0.147      12.998 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000      12.998         ntR438           
 CLMA_30_136/RSCO                  td                    0.147      13.145 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.145         ntR437           
 CLMA_30_140/RSCO                  td                    0.147      13.292 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.292         ntR436           
 CLMA_30_144/RSCO                  td                    0.147      13.439 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.439         ntR435           
 CLMA_30_148/RSCO                  td                    0.147      13.586 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.586         ntR434           
 CLMA_30_152/RSCO                  td                    0.147      13.733 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.733         ntR433           
 CLMA_30_156/RSCO                  td                    0.147      13.880 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.880         ntR432           
 CLMA_30_160/RSCO                  td                    0.147      14.027 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      14.027         ntR431           
 CLMA_30_164/RSCO                  td                    0.147      14.174 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[59]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.174         ntR430           
 CLMA_30_168/RSCO                  td                    0.147      14.321 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000      14.321         ntR429           
 CLMA_30_172/RSCO                  td                    0.147      14.468 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      14.468         ntR428           
 CLMA_30_176/RSCO                  td                    0.147      14.615 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.615         ntR427           
 CLMA_30_180/RSCO                  td                    0.147      14.762 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      14.762         ntR426           
 CLMA_30_184/RSCO                  td                    0.147      14.909 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.909         ntR425           
 CLMA_30_192/RSCO                  td                    0.147      15.056 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      15.056         ntR424           
 CLMA_30_196/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RS

 Data arrival time                                                  15.056         Logic Levels: 17 
                                                                                   Logic: 2.788ns(64.403%), Route: 1.541ns(35.597%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048      11.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707      17.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      17.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789      18.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116      18.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.254      19.569         ntR1725          
 CLMA_30_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/CLK
 clock pessimism                                         0.749      20.318                          
 clock uncertainty                                      -0.350      19.968                          

 Recovery time                                           0.000      19.968                          

 Data required time                                                 19.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.968                          
 Data arrival time                                                  15.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.912                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.282
  Launch Clock Delay      :  9.811
  Clock Pessimism Removal :  -0.749

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.496       9.811         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.226      10.037 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      0.855      10.892         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_120/RSCO                  td                    0.115      11.007 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.007         ntR388           
 CLMA_46_124/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.007         Logic Levels: 1  
                                                                                   Logic: 0.341ns(28.512%), Route: 0.855ns(71.488%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.313      11.282         ntR1725          
 CLMA_46_124/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.749      10.533                          
 clock uncertainty                                       0.200      10.733                          

 Removal time                                            0.000      10.733                          

 Data required time                                                 10.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.733                          
 Data arrival time                                                  11.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.282
  Launch Clock Delay      :  9.811
  Clock Pessimism Removal :  -0.749

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.496       9.811         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.226      10.037 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      0.855      10.892         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_120/RSCO                  td                    0.115      11.007 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.007         ntR388           
 CLMA_46_124/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.007         Logic Levels: 1  
                                                                                   Logic: 0.341ns(28.512%), Route: 0.855ns(71.488%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.313      11.282         ntR1725          
 CLMA_46_124/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.749      10.533                          
 clock uncertainty                                       0.200      10.733                          

 Removal time                                            0.000      10.733                          

 Data required time                                                 10.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.733                          
 Data arrival time                                                  11.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.282
  Launch Clock Delay      :  9.811
  Clock Pessimism Removal :  -0.749

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.496       9.811         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.226      10.037 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      0.855      10.892         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_120/RSCO                  td                    0.115      11.007 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.007         ntR388           
 CLMA_46_124/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.007         Logic Levels: 1  
                                                                                   Logic: 0.341ns(28.512%), Route: 0.855ns(71.488%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.313      11.282         ntR1725          
 CLMA_46_124/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.749      10.533                          
 clock uncertainty                                       0.200      10.733                          

 Removal time                                            0.000      10.733                          

 Data required time                                                 10.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.733                          
 Data arrival time                                                  11.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_154_172/Y2                   tco                   0.375       6.374 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.124       6.498         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMA_154_172/Y1                   td                    0.316       6.814 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       2.952       9.766         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_82_356/RSTA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.766         Logic Levels: 1  
                                                                                   Logic: 0.691ns(18.344%), Route: 3.076ns(81.656%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.652      29.485         ntclkbufg_1      
 DRM_82_356/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.250      29.616                          

 Recovery time                                          -0.115      29.501                          

 Data required time                                                 29.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.501                          
 Data arrival time                                                   9.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.735                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.593
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_154_172/Y2                   tco                   0.375       6.374 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.124       6.498         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMA_154_172/Y1                   td                    0.316       6.814 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       2.660       9.474         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_54_24/RSTA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.474         Logic Levels: 1  
                                                                                   Logic: 0.691ns(19.885%), Route: 2.784ns(80.115%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.560      29.393         ntclkbufg_1      
 DRM_54_24/CLKA[0]                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.381      29.774                          
 clock uncertainty                                      -0.250      29.524                          

 Recovery time                                          -0.115      29.409                          

 Data required time                                                 29.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.409                          
 Data arrival time                                                   9.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.935                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.587
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_154_172/Y2                   tco                   0.375       6.374 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.124       6.498         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMA_154_172/Y1                   td                    0.316       6.814 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       2.630       9.444         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_54_4/RSTA[0]                                                          f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   9.444         Logic Levels: 1  
                                                                                   Logic: 0.691ns(20.058%), Route: 2.754ns(79.942%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N9              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621      27.833         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.554      29.387         ntclkbufg_1      
 DRM_54_4/CLKA[0]                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.381      29.768                          
 clock uncertainty                                      -0.250      29.518                          

 Recovery time                                          -0.115      29.403                          

 Data required time                                                 29.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.403                          
 Data arrival time                                                   9.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.959                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_154_172/Q3                   tco                   0.221       5.785 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.084       5.869         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMA_154_172/Y1                   td                    0.194       6.063 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       0.486       6.549         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_142_168/RSTA[0]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.549         Logic Levels: 1  
                                                                                   Logic: 0.415ns(42.132%), Route: 0.570ns(57.868%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 DRM_142_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                           -0.046       5.754                          

 Data required time                                                  5.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.754                          
 Data arrival time                                                   6.549                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_154_172/Q3                   tco                   0.221       5.785 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.084       5.869         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMA_154_172/Y1                   td                    0.194       6.063 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       0.492       6.555         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_138_173/RSCO                 td                    0.115       6.670 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.670         ntR589           
 CLMA_138_177/RSCI                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.670         Logic Levels: 2  
                                                                                   Logic: 0.530ns(47.920%), Route: 0.576ns(52.080%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_138_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N9              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.621       4.033         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.531       5.564         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_154_172/Q3                   tco                   0.221       5.785 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.084       5.869         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMA_154_172/Y1                   td                    0.194       6.063 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       0.492       6.555         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_138_173/RSCO                 td                    0.115       6.670 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.670         ntR589           
 CLMA_138_177/RSCI                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.670         Logic Levels: 2  
                                                                                   Logic: 0.530ns(47.920%), Route: 0.576ns(52.080%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N9              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.650       4.414         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.585       5.999         ntclkbufg_1      
 CLMA_138_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.200       5.800                          

 Removal time                                            0.000       5.800                          

 Data required time                                                  5.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.800                          
 Data arrival time                                                   6.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  13.370
  Launch Clock Delay      :  14.470
  Clock Pessimism Removal :  1.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMA_262_96/CLK                                                           r       hdmi_resetn/opit_0_inv/CLK

 CLMA_262_96/Q0                    tco                   0.287      14.757 f       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        0.858      15.615         nt_o_hdmi3_rstn  
 CLMS_274_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                  15.615         Logic Levels: 0  
                                                                                   Logic: 0.287ns(25.066%), Route: 0.858ns(74.934%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048     101.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395     103.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     103.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665     105.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123     105.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102     106.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249     106.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     106.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     106.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707     107.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     107.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789     108.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116     108.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853     110.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100     110.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571     111.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     111.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531     113.370         ntclkbufg_0      
 CLMS_274_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         1.064     114.434                          
 clock uncertainty                                      -0.150     114.284                          

 Recovery time                                          -0.617     113.667                          

 Data required time                                                113.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                113.667                          
 Data arrival time                                                  15.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.052                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  14.470
  Launch Clock Delay      :  13.370
  Clock Pessimism Removal :  -1.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.048       1.169 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.707       7.410         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.410 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.789       8.199         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.116       8.315 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.853      10.168         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.100      10.268 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.571      11.839         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      11.839 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.531      13.370         ntclkbufg_0      
 CLMA_262_96/CLK                                                           r       hdmi_resetn/opit_0_inv/CLK

 CLMA_262_96/Q0                    tco                   0.226      13.596 r       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        0.693      14.289         nt_o_hdmi3_rstn  
 CLMS_274_69/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                  14.289         Logic Levels: 0  
                                                                                   Logic: 0.226ns(24.592%), Route: 0.693ns(75.408%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMS_274_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -1.064      13.406                          
 clock uncertainty                                       0.000      13.406                          

 Removal time                                           -0.226      13.180                          

 Data required time                                                 13.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.180                          
 Data arrival time                                                  14.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.109                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMA_270_52/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_270_52/Q0                    tco                   0.287      14.757 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        5.237      19.994         nt_o_led[0]      
 IOL_19_374/DO                     td                    0.139      20.133 f       o_led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000      20.133         o_led_obuf[0]/ntO
 IOBD_16_376/PAD                   td                    3.853      23.986 f       o_led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      24.095         o_led[0]         
 B2                                                                        f       o_led[0] (port)  

 Data arrival time                                                  24.095         Logic Levels: 2  
                                                                                   Logic: 4.279ns(44.457%), Route: 5.346ns(55.543%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMA_270_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_270_88/Q0                    tco                   0.287      14.757 f       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        5.237      19.994         nt_o_led[1]      
 IOL_19_373/DO                     td                    0.139      20.133 f       o_led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      20.133         o_led_obuf[1]/ntO
 IOBS_TB_17_376/PAD                td                    3.853      23.986 f       o_led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      24.093         o_led[1]         
 A2                                                                        f       o_led[1] (port)  

 Data arrival time                                                  24.093         Logic Levels: 2  
                                                                                   Logic: 4.279ns(44.466%), Route: 5.344ns(55.534%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : io_hdmi1_sda (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.076       1.404 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.720       7.898         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       7.898 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.922       8.820         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.149       8.969 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.210      11.179         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.107      11.286 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.599      12.885         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000      12.885 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      1.585      14.470         ntclkbufg_0      
 CLMS_290_81/CLK                                                           r       ms72xx_ctl/iic_dri_rx/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_290_81/Q1                    tco                   0.291      14.761 r       ms72xx_ctl/iic_dri_rx/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.459      15.220         ms72xx_ctl/iic_dri_rx/state_reg [4]
 CLMA_290_68/Y1                    td                    0.290      15.510 f       ms72xx_ctl/iic_dri_rx/N80_0/gateop_perm/Z
                                   net (fanout=1)        1.169      16.679         ms72xx_ctl/iic_dri_rx/N80_rnmt
 IOL_327_25/TO                     td                    0.139      16.818 f       ms72xx_ctl.iic_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      16.818         ms72xx_ctl.iic_sda_tri/ntT
 IOBS_LR_328_24/PAD                tse                   3.962      20.780 f       ms72xx_ctl.iic_sda_tri/opit_0/IO
                                   net (fanout=1)        0.051      20.831         nt_io_hdmi1_sda  
 V20                                                                       f       io_hdmi1_sda (port)

 Data arrival time                                                  20.831         Logic Levels: 3  
                                                                                   Logic: 4.682ns(73.605%), Route: 1.679ns(26.395%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[19] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V15                                                     0.000       0.000 r       i_hdmi1_data[19] (port)
                                   net (fanout=1)        0.060       0.060         i_hdmi1_data[19] 
 IOBR_TB_288_0/DIN                 td                    1.047       1.107 r       i_hdmi1_data_ibuf[19]/opit_0/O
                                   net (fanout=1)        0.000       1.107         i_hdmi1_data_ibuf[19]/ntD
 IOL_291_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I

 Data arrival time                                                   1.107         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.580%), Route: 0.060ns(5.420%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[10] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 r       i_hdmi1_data[10] (port)
                                   net (fanout=1)        0.065       0.065         i_hdmi1_data[10] 
 IOBS_TB_316_0/DIN                 td                    1.047       1.112 r       i_hdmi1_data_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       1.112         i_hdmi1_data_ibuf[10]/ntD
 IOL_319_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I

 Data arrival time                                                   1.112         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.155%), Route: 0.065ns(5.845%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[22] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W14                                                     0.000       0.000 r       i_hdmi1_data[22] (port)
                                   net (fanout=1)        0.067       0.067         i_hdmi1_data[22] 
 IOBD_197_0/DIN                    td                    1.047       1.114 r       i_hdmi1_data_ibuf[22]/opit_0/O
                                   net (fanout=1)        0.000       1.114         i_hdmi1_data_ibuf[22]/ntD
 IOL_199_6/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I

 Data arrival time                                                   1.114         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.986%), Route: 0.067ns(6.014%)
====================================================================================================

{System_Clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_42_197/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_42_197/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_42_197/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pixel_clock1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.851       3.368           1.517           Low Pulse Width   IOL_215_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[3]/opit_0_IQ/SYSCLK
 1.851       3.368           1.517           Low Pulse Width   IOL_215_6/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[4]/opit_0_IQ/SYSCLK
 1.851       3.368           1.517           Low Pulse Width   IOL_203_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[5]/opit_0_IQ/SYSCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_180/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_153/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_78_153/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_161/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           Low Pulse Width   CLMS_198_121/CLK        cmos1_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_198_121/CLK        cmos1_8_16bit/de_i_r/opit_0/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_198_121/CLK        cmos1_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width  DRM_142_4/CLKA[0]       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_142_4/CLKA[0]       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_54_68/CLKA[0]       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_278_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.580      20.000          0.420           High Pulse Width  CLMA_242_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           Low Pulse Width   CLMA_242_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.580      20.000          0.420           High Pulse Width  CLMA_230_25/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_176/Q3                    tco                   0.220       3.587 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.842         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_38_181/Y1                    td                    0.360       4.202 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.487       4.689         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
 CLMS_38_173/Y2                    td                    0.227       4.916 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.300       5.216         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
 CLMA_46_180/Y3                    td                    0.358       5.574 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.073       5.647         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_46_180/Y2                    td                    0.264       5.911 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop/Z
                                   net (fanout=7)        0.281       6.192         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_42_168/CECO                  td                    0.132       6.324 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.324         ntR743           
 CLMA_42_172/CECO                  td                    0.132       6.456 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.456         ntR742           
 CLMA_42_176/CECO                  td                    0.132       6.588 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.588         ntR741           
 CLMA_42_180/CECI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.588         Logic Levels: 7  
                                                                                   Logic: 1.825ns(56.659%), Route: 1.396ns(43.341%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.138                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_176/Q3                    tco                   0.220       3.587 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.842         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_38_181/Y1                    td                    0.360       4.202 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.487       4.689         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
 CLMS_38_173/Y2                    td                    0.227       4.916 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.300       5.216         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
 CLMA_46_180/Y3                    td                    0.358       5.574 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.073       5.647         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_46_180/Y2                    td                    0.264       5.911 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop/Z
                                   net (fanout=7)        0.281       6.192         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_42_168/CECO                  td                    0.132       6.324 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.324         ntR743           
 CLMA_42_172/CECO                  td                    0.132       6.456 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.456         ntR742           
 CLMA_42_176/CECO                  td                    0.132       6.588 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.588         ntR741           
 CLMA_42_180/CECI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.588         Logic Levels: 7  
                                                                                   Logic: 1.825ns(56.659%), Route: 1.396ns(43.341%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.138                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_176/Q3                    tco                   0.220       3.587 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       3.842         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [14]
 CLMS_38_181/Y1                    td                    0.360       4.202 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.487       4.689         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48346
 CLMS_38_173/Y2                    td                    0.227       4.916 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.300       5.216         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48349
 CLMA_46_180/Y3                    td                    0.358       5.574 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.073       5.647         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_46_180/Y2                    td                    0.264       5.911 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop/Z
                                   net (fanout=7)        0.281       6.192         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_42_168/CECO                  td                    0.132       6.324 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.324         ntR743           
 CLMA_42_172/CECO                  td                    0.132       6.456 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.456         ntR742           
 CLMA_42_176/CECO                  td                    0.132       6.588 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.588         ntR741           
 CLMA_42_180/CECI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.588         Logic Levels: 7  
                                                                                   Logic: 1.825ns(56.659%), Route: 1.396ns(43.341%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Setup time                                             -0.576      22.726                          

 Data required time                                                 22.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.726                          
 Data arrival time                                                   6.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.138                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK
Endpoint    : key_ctl_dut1/btn_deb_1d/opit_0/D
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.573
  Launch Clock Delay      :  2.199
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.324       2.199         nt_i_clk         
 CLMA_190_136/CLK                                                          r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/CLK

 CLMA_190_136/Q0                   tco                   0.182       2.381 r       key_ctl_dut1/u_btn_deb/genblk1[0].btn_deb_fix[0]/opit_0_inv/Q
                                   net (fanout=2)        0.137       2.518         key_ctl_dut1/btn_deb
 CLMA_194_136/M2                                                           r       key_ctl_dut1/btn_deb_1d/opit_0/D

 Data arrival time                                                   2.518         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.542       2.573         nt_i_clk         
 CLMA_194_136/CLK                                                          r       key_ctl_dut1/btn_deb_1d/opit_0/CLK
 clock pessimism                                        -0.264       2.309                          
 clock uncertainty                                       0.000       2.309                          

 Hold time                                              -0.011       2.298                          

 Data required time                                                  2.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.298                          
 Data arrival time                                                   2.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_46_197/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK

 CLMS_46_197/Q0                    tco                   0.179       3.344 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/Q
                                   net (fanout=3)        0.062       3.406         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [1]
 CLMA_46_196/B4                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/CLK
Endpoint    : key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.573
  Launch Clock Delay      :  2.260
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.385       2.260         nt_i_clk         
 CLMA_194_136/CLK                                                          r       key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/CLK

 CLMA_194_136/Q2                   tco                   0.180       2.440 f       key_ctl_dut1/u_btn_deb/btn_in_reg[0]/opit_0/Q
                                   net (fanout=1)        0.058       2.498         key_ctl_dut1/u_btn_deb/btn_in_reg [0]
 CLMA_194_136/A4                                                           f       key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.498         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.542       2.573         nt_i_clk         
 CLMA_194_136/CLK                                                          r       key_ctl_dut1/u_btn_deb/genblk1[0].flag[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.306       2.267                          
 clock uncertainty                                       0.000       2.267                          

 Hold time                                              -0.029       2.238                          

 Data required time                                                  2.238                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.238                          
 Data arrival time                                                   2.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  6.687
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      10.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      12.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      13.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      14.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468      14.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533      15.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114      15.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.067      16.687         ntR1725          
 CLMA_38_160/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_38_160/Q1                    tco                   0.223      16.910 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.401      17.311         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_42_184/Y2                    td                    0.227      17.538 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.378      17.916         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_50_192/Y1                    td                    0.224      18.140 f       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.279      18.419         _N6595           
                                   td                    0.368      18.787 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.787         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
 CLMS_50_185/COUT                  td                    0.044      18.831 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.831         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5208
                                   td                    0.044      18.875 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.875         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5210
                                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  18.875         Logic Levels: 3  
                                                                                   Logic: 1.130ns(51.645%), Route: 1.058ns(48.355%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                  18.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.295                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  6.687
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      10.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      12.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      13.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      14.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468      14.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533      15.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114      15.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.067      16.687         ntR1725          
 CLMA_38_160/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_38_160/Q1                    tco                   0.223      16.910 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.401      17.311         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_42_184/Y2                    td                    0.227      17.538 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.378      17.916         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_50_192/Y1                    td                    0.224      18.140 f       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.279      18.419         _N6595           
                                   td                    0.368      18.787 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.787         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
 CLMS_50_185/COUT                  td                    0.044      18.831 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.831         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5208
 CLMS_50_193/CIN                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.831         Logic Levels: 3  
                                                                                   Logic: 1.086ns(50.653%), Route: 1.058ns(49.347%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                  18.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.335                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  6.687
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      10.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      10.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      12.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019      13.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      14.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468      14.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533      15.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114      15.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.067      16.687         ntR1725          
 CLMA_38_160/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_38_160/Q1                    tco                   0.223      16.910 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.401      17.311         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_42_184/Y2                    td                    0.227      17.538 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=5)        0.378      17.916         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/gate_check_error_rnmt
 CLMA_50_192/Y1                    td                    0.224      18.140 f       _N6595_inv/gateop_perm/Z
                                   net (fanout=8)        0.279      18.419         _N6595           
                                   td                    0.368      18.787 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.787         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/_N5206
                                                                           f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.787         Logic Levels: 2  
                                                                                   Logic: 1.042ns(49.619%), Route: 1.058ns(50.381%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_50_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.115      23.183                          

 Data required time                                                 23.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.183                          
 Data arrival time                                                  18.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.396                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.718  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  5.902
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      23.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      24.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      24.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      24.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      24.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      24.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      25.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      25.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.676      25.902         ntR1725          
 CLMS_18_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMS_18_193/Q3                    tco                   0.182      26.084 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.231      26.315         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMA_22_180/A4                                                            r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.315         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.068%), Route: 0.231ns(55.932%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      20.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      22.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925      23.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_22_180/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183      23.184                          
 clock uncertainty                                       0.050      23.234                          

 Hold time                                              -0.039      23.195                          

 Data required time                                                 23.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.195                          
 Data arrival time                                                  26.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.120                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  6.047
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      23.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      24.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      24.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      24.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      24.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      24.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      25.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      25.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.821      26.047         ntR1725          
 CLMA_34_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q1                    tco                   0.184      26.231 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.166      26.397         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_42_185/D1                                                            r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.397         Logic Levels: 0  
                                                                                   Logic: 0.184ns(52.571%), Route: 0.166ns(47.429%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      20.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      22.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925      23.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_42_185/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183      23.184                          
 clock uncertainty                                       0.050      23.234                          

 Hold time                                              -0.083      23.151                          

 Data required time                                                 23.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.151                          
 Data arrival time                                                  26.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.246                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L0
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.863  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  6.047
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      23.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      24.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      24.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      24.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      24.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      24.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      25.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      25.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.821      26.047         ntR1725          
 CLMA_34_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_34_184/Q1                    tco                   0.184      26.231 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.258      26.489         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_46_192/C0                                                            r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.489         Logic Levels: 0  
                                                                                   Logic: 0.184ns(41.629%), Route: 0.258ns(58.371%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      20.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449      22.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925      23.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_192/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183      23.184                          
 clock uncertainty                                       0.050      23.234                          

 Hold time                                              -0.078      23.156                          

 Data required time                                                 23.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.156                          
 Data arrival time                                                  26.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.333                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_134_184/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMA_134_184/Q0                   tco                   0.221       3.598 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       0.757       4.355         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_165/Y0                   td                    0.264       4.619 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        3.632       8.251         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.222       8.473 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.473         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.044       8.517 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.517         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.044       8.561 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.561         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.044       8.605 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.605         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.044       8.649 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.649         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.044       8.693 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.693         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.383       9.076 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.245       9.321         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_186_180/Y0                   td                    0.150       9.471 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.269       9.740         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_182_173/Y2                   td                    0.354      10.094 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop/Y
                                   net (fanout=1)        0.163      10.257         _N6              
 CLMA_186_172/C4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.257         Logic Levels: 7  
                                                                                   Logic: 1.814ns(26.366%), Route: 5.066ns(73.634%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Setup time                                             -0.094       9.940                          

 Data required time                                                  9.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.940                          
 Data arrival time                                                  10.257                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.317                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_134_184/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMA_134_184/Q0                   tco                   0.221       3.598 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       0.757       4.355         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_165/Y0                   td                    0.264       4.619 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        3.632       8.251         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.222       8.473 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.473         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.044       8.517 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.517         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.044       8.561 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.561         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.044       8.605 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.605         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.044       8.649 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.649         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.044       8.693 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.693         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
                                   td                    0.044       8.737 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.737         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4731
 CLMA_182_180/Y2                   td                    0.202       8.939 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[14]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.359       9.298         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [14]
 CLMA_186_172/C1                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.298         Logic Levels: 5  
                                                                                   Logic: 1.173ns(19.811%), Route: 4.748ns(80.189%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Setup time                                             -0.190       9.844                          

 Data required time                                                  9.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.844                          
 Data arrival time                                                   9.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.546                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_134_184/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMA_134_184/Q0                   tco                   0.221       3.598 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=22)       0.757       4.355         Image_Process_Interface_Inst/video1_vde0
 CLMA_182_165/Y0                   td                    0.264       4.619 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        3.632       8.251         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.222       8.473 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.473         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.044       8.517 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.517         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.044       8.561 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.561         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.044       8.605 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.605         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.044       8.649 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.649         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.044       8.693 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.693         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.383       9.076 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.242       9.318         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_182_185/A4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.318         Logic Levels: 5  
                                                                                   Logic: 1.310ns(22.050%), Route: 4.631ns(77.950%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 CLMA_182_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Setup time                                             -0.093       9.941                          

 Data required time                                                  9.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.941                          
 Data arrival time                                                   9.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.623                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMA_182_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_182_176/Q1                   tco                   0.184       3.358 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.167       3.525         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [9]
 DRM_178_168/ADA0[9]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   3.525         Logic Levels: 0  
                                                                                   Logic: 0.184ns(52.422%), Route: 0.167ns(47.578%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/ADA0[11]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMA_182_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/CLK

 CLMA_182_176/Q3                   tco                   0.182       3.356 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=20)       0.230       3.586         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/wr_addr [11]
 DRM_178_168/ADA0[11]                                                      r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/ADA0[11]

 Data arrival time                                                   3.586         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.175%), Route: 0.230ns(55.825%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Hold time                                               0.127       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                   3.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[1]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMA_210_80/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[0]/opit_0/CLK

 CLMA_210_80/Q0                    tco                   0.179       3.353 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[0]/opit_0/Q
                                   net (fanout=1)        0.130       3.483         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff [0]
 CLMA_210_80/CD                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[1]/opit_0/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_210_80/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_hsync_buff[1]/opit_0/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                               0.040       3.215                          

 Data required time                                                  3.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.215                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -5.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  8.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058     640.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449     642.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     642.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     643.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     643.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     644.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     644.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     644.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     644.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     644.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     644.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533     645.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114     645.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266     647.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000     647.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925     648.811         axi_clk          
 CLMS_170_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMS_170_185/Q3                   tco                   0.220     649.031 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.380     649.411         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [10]
 CLMA_174_176/M0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                 649.411         Logic Levels: 0  
                                                                                   Logic: 0.220ns(36.667%), Route: 0.380ns(63.333%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMA_174_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.068     643.071                          

 Data required time                                                643.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.071                          
 Data arrival time                                                 649.411                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.340                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -5.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  8.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058     640.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449     642.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     642.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     643.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     643.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     644.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     644.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     644.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     644.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     644.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     644.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533     645.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114     645.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266     647.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000     647.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925     648.811         axi_clk          
 CLMS_166_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_166_161/Q0                   tco                   0.221     649.032 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.371     649.403         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_174_172/M2                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                 649.403         Logic Levels: 0  
                                                                                   Logic: 0.221ns(37.331%), Route: 0.371ns(62.669%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMA_174_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.068     643.071                          

 Data required time                                                643.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.071                          
 Data arrival time                                                 649.403                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.332                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -5.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  8.811
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058     640.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449     642.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     642.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019     643.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094     643.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682     644.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268     644.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     644.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     644.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468     644.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     644.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533     645.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114     645.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266     647.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000     647.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925     648.811         axi_clk          
 CLMA_190_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMA_190_176/Q3                   tco                   0.220     649.031 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.365     649.396         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [11]
 CLMA_186_176/M0                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                 649.396         Logic Levels: 0  
                                                                                   Logic: 0.220ns(37.607%), Route: 0.365ns(62.393%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMA_186_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.068     643.071                          

 Data required time                                                643.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.071                          
 Data arrival time                                                 649.396                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.325                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  8.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.059       7.285         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.285 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895       8.180         axi_clk          
 CLMA_170_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_170_160/Q2                   tco                   0.183       8.363 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.133       8.496         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_174_160/M3                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   8.496         Logic Levels: 0  
                                                                                   Logic: 0.183ns(57.911%), Route: 0.133ns(42.089%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_174_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.011       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   8.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.080                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  8.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.059       7.285         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.285 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895       8.180         axi_clk          
 CLMA_170_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_170_160/Q3                   tco                   0.182       8.362 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.136       8.498         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_174_160/M1                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   8.498         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.233%), Route: 0.136ns(42.767%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_174_160/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.011       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   8.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.082                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  8.180
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.059       7.285         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.285 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895       8.180         axi_clk          
 CLMS_46_225/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMS_46_225/Q0                    tco                   0.182       8.362 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       8.499         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/wptr [6]
 CLMS_50_221/M0                                                            r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                   8.499         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_50_221/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.011       3.416                          

 Data required time                                                  3.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.416                          
 Data arrival time                                                   8.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.083                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  2.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096     641.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.636     642.667         nt_i_clk         
 CLMA_182_160/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_160/Q3                   tco                   0.220     642.887 f       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.259     643.146         nt_ctrl_led[1]   
 CLMA_182_165/Y0                   td                    0.226     643.372 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        3.632     647.004         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.222     647.226 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.226         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.044     647.270 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.270         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.044     647.314 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.314         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.044     647.358 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.358         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.044     647.402 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.402         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.044     647.446 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.446         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.383     647.829 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.245     648.074         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_186_180/Y0                   td                    0.150     648.224 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.269     648.493         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_182_173/Y2                   td                    0.354     648.847 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop/Y
                                   net (fanout=1)        0.163     649.010         _N6              
 CLMA_186_172/C4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                 649.010         Logic Levels: 7  
                                                                                   Logic: 1.775ns(27.984%), Route: 4.568ns(72.016%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.094     643.045                          

 Data required time                                                643.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.045                          
 Data arrival time                                                 649.010                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.965                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  2.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096     641.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.636     642.667         nt_i_clk         
 CLMA_182_160/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_160/Q3                   tco                   0.220     642.887 f       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.259     643.146         nt_ctrl_led[1]   
 CLMA_182_165/Y0                   td                    0.226     643.372 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        3.632     647.004         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.222     647.226 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.226         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.044     647.270 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.270         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.044     647.314 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.314         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.044     647.358 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.358         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.044     647.402 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.402         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.044     647.446 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.446         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
                                   td                    0.044     647.490 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.490         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4731
 CLMA_182_180/Y2                   td                    0.202     647.692 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[14]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.359     648.051         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [14]
 CLMA_186_172/C1                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                 648.051         Logic Levels: 5  
                                                                                   Logic: 1.134ns(21.062%), Route: 4.250ns(78.938%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMA_186_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.190     642.949                          

 Data required time                                                642.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                642.949                          
 Data arrival time                                                 648.051                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.102                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.507  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  2.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                      640.000     640.000 r                        
 P20                                                     0.000     640.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     640.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861     640.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096     641.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.636     642.667         nt_i_clk         
 CLMA_182_160/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_160/Q3                   tco                   0.220     642.887 f       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.259     643.146         nt_ctrl_led[1]   
 CLMA_182_165/Y0                   td                    0.226     643.372 f       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        3.632     647.004         Image_Process_Interface_Inst/ctrl_video1_vde
                                   td                    0.222     647.226 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.226         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4719
 CLMA_182_168/COUT                 td                    0.044     647.270 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.270         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4721
                                   td                    0.044     647.314 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.314         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4723
 CLMA_182_172/COUT                 td                    0.044     647.358 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.358         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4725
                                   td                    0.044     647.402 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.402         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4727
 CLMA_182_176/COUT                 td                    0.044     647.446 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000     647.446         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4729
 CLMA_182_180/Y1                   td                    0.383     647.829 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.242     648.071         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_182_185/A4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L4

 Data arrival time                                                 648.071         Logic Levels: 5  
                                                                                   Logic: 1.271ns(23.520%), Route: 4.133ns(76.480%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                      640.015     640.015 r                        
 AA12                                                    0.000     640.015 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078     640.093         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735     640.828 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     640.828         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038     640.866 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428     642.294         _N7              
 USCM_84_108/CLK_USCM              td                    0.000     642.294 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895     643.189         hdmi3_clk        
 CLMA_182_185/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000     643.189                          
 clock uncertainty                                      -0.050     643.139                          

 Setup time                                             -0.093     643.046                          

 Data required time                                                643.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                643.046                          
 Data arrival time                                                 648.071                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.025                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.433       2.308         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.180       2.488 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.063       2.551         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.130       2.681 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.203       2.884         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMA_182_168/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   2.884         Logic Levels: 1  
                                                                                   Logic: 0.310ns(53.819%), Route: 0.266ns(46.181%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMA_182_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.077       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   2.884                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.466                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.433       2.308         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.180       2.488 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.063       2.551         nt_ctrl_led[0]   
 CLMA_182_165/Y0                   td                    0.130       2.681 r       Image_Process_Interface_Inst/N64/gateop_perm/Z
                                   net (fanout=4)        0.236       2.917         Image_Process_Interface_Inst/ctrl_video1_vde
 CLMS_174_169/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   2.917         Logic Levels: 1  
                                                                                   Logic: 0.310ns(50.903%), Route: 0.299ns(49.097%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_174_169/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                              -0.077       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                   2.917                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.433                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  2.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.461       2.336         nt_i_clk         
 CLMA_182_160/CLK                                                          r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_160/Q3                   tco                   0.182       2.518 r       key_ctl_dut2/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.138       2.656         nt_ctrl_led[1]   
 CLMA_182_156/Y1                   td                    0.177       2.833 r       Image_Process_Interface_Inst/N64_cpy/gateop_perm/Z
                                   net (fanout=32)       0.226       3.059         Image_Process_Interface_Inst/ctrl_video1_vde_cpy
 DRM_178_148/WEA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                   3.059         Logic Levels: 1  
                                                                                   Logic: 0.359ns(49.654%), Route: 0.364ns(50.346%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_148/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000       3.377                          
 clock uncertainty                                       0.050       3.427                          

 Hold time                                               0.057       3.484                          

 Data required time                                                  3.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.484                          
 Data arrival time                                                   3.059                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.425                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       3.347 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       3.347 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       i_clk (port)     
                                   net (fanout=1)        0.074       2.574         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       3.347 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.043       6.752         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       4.246         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       4.551         DDR3_Interface_Inst/DDR3_Inst/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[68]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.536  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.963
  Launch Clock Delay      :  8.923
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.037       8.923         axi_clk          
 DRM_234_252/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_252/QB0[4]                tco                   1.780      10.703 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/QB0[4]
                                   net (fanout=1)        1.734      12.437         ddr_mbus_wdata1[68]
 CLMA_78_260/Y1                    td                    0.244      12.681 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[68]/gateop_perm/Z
                                   net (fanout=1)        0.389      13.070         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9541
 CLMA_90_268/D0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[68]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  13.070         Logic Levels: 1  
                                                                                   Logic: 2.024ns(48.806%), Route: 2.123ns(51.194%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.737      15.963         ntR1725          
 CLMA_90_268/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[68]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.424      16.387                          
 clock uncertainty                                      -0.350      16.037                          

 Setup time                                             -0.148      15.889                          

 Data required time                                                 15.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.889                          
 Data arrival time                                                  13.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.819                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[93]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.963
  Launch Clock Delay      :  8.811
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.811         axi_clk          
 DRM_234_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_232/QB0[5]                tco                   1.780      10.591 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/QB0[5]
                                   net (fanout=1)        1.692      12.283         ddr_mbus_wdata1[93]
 CLMA_78_260/Y3                    td                    0.243      12.526 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[93]/gateop_perm/Z
                                   net (fanout=1)        0.397      12.923         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9566
 CLMA_90_268/B0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[93]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.923         Logic Levels: 1  
                                                                                   Logic: 2.023ns(49.197%), Route: 2.089ns(50.803%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.737      15.963         ntR1725          
 CLMA_90_268/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[93]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.424      16.387                          
 clock uncertainty                                      -0.350      16.037                          

 Setup time                                             -0.149      15.888                          

 Data required time                                                 15.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.888                          
 Data arrival time                                                  12.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.965                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[45]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.424  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  8.811
  Clock Pessimism Removal :  0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.811         axi_clk          
 DRM_234_232/CLKB[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_234_232/QB0[2]                tco                   1.780      10.591 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm/QB0[2]
                                   net (fanout=1)        1.632      12.223         ddr_mbus_wdata1[45]
 CLMA_78_260/Y2                    td                    0.264      12.487 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[45]/gateop_perm/Z
                                   net (fanout=1)        0.388      12.875         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9518
 CLMA_90_264/A0                                                            f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[45]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                  12.875         Logic Levels: 1  
                                                                                   Logic: 2.044ns(50.295%), Route: 2.020ns(49.705%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.753      15.979         ntR1725          
 CLMA_90_264/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[45]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.408      16.387                          
 clock uncertainty                                      -0.350      16.037                          

 Setup time                                             -0.154      15.883                          

 Data required time                                                 15.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.883                          
 Data arrival time                                                  12.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.008                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[30]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[1]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.923
  Launch Clock Delay      :  5.807
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.581       5.807         ntR1725          
 CLMA_22_220/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[30]/opit_0_L5Q_perm/CLK

 CLMA_22_220/Q0                    tco                   0.182       5.989 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[30]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.312       6.301         ddr_mbus_rdata[30]
 DRM_26_252/DA0[1]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[1]

 Data arrival time                                                   6.301         Logic Levels: 0  
                                                                                   Logic: 0.182ns(36.842%), Route: 0.312ns(63.158%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.037       8.923         axi_clk          
 DRM_26_252/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.394       8.529                          
 clock uncertainty                                       0.200       8.729                          

 Hold time                                               0.102       8.831                          

 Data required time                                                  8.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.831                          
 Data arrival time                                                   6.301                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.530                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[126]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.747  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.923
  Launch Clock Delay      :  5.782
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.556       5.782         ntR1725          
 CLMA_22_224/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[126]/opit_0_L5Q_perm/CLK

 CLMA_22_224/Q0                    tco                   0.182       5.964 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[126]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.371       6.335         ddr_mbus_rdata[126]
 DRM_26_252/DA0[7]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                   6.335         Logic Levels: 0  
                                                                                   Logic: 0.182ns(32.911%), Route: 0.371ns(67.089%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.037       8.923         axi_clk          
 DRM_26_252/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.394       8.529                          
 clock uncertainty                                       0.200       8.729                          

 Hold time                                               0.102       8.831                          

 Data required time                                                  8.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.831                          
 Data arrival time                                                   6.335                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.496                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[78]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.923
  Launch Clock Delay      :  5.807
  Clock Pessimism Removal :  -0.394

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.581       5.807         ntR1725          
 CLMS_22_221/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[78]/opit_0_L5Q_perm/CLK

 CLMS_22_221/Q1                    tco                   0.184       5.991 r       DDR3_Interface_Inst/DDR_Arbitration_RD_Ctrl_Inst/DDR_RD_Ctrl_Inst/mbus_rdata_o[78]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.373       6.364         ddr_mbus_rdata[78]
 DRM_26_252/DA0[4]                                                         r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                   6.364         Logic Levels: 0  
                                                                                   Logic: 0.184ns(33.034%), Route: 0.373ns(66.966%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      1.037       8.923         axi_clk          
 DRM_26_252/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.394       8.529                          
 clock uncertainty                                       0.200       8.729                          

 Hold time                                               0.102       8.831                          

 Data required time                                                  8.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.831                          
 Data arrival time                                                   6.364                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.467                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[31]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.892
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.597       2.628         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223       2.851 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.560       3.411         nt_ctrl_led[0]   
 CLMA_150_176/Y2                   td                    0.264       3.675 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.267       3.942         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMS_150_173/Y2                   td                    0.381       4.323 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.368       5.691         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMS_78_281/Y2                    td                    0.162       5.853 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[31]/gateop_perm/Z
                                   net (fanout=1)        0.316       6.169         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9504
 CLMA_90_280/B0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[31]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   6.169         Logic Levels: 3  
                                                                                   Logic: 1.030ns(29.088%), Route: 2.511ns(70.912%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.666      15.892         ntR1725          
 CLMA_90_280/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[31]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.126      16.018                          
 clock uncertainty                                      -0.350      15.668                          

 Setup time                                             -0.152      15.516                          

 Data required time                                                 15.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.516                          
 Data arrival time                                                   6.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.347                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[79]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.892
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.597       2.628         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223       2.851 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.560       3.411         nt_ctrl_led[0]   
 CLMA_150_176/Y2                   td                    0.264       3.675 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.267       3.942         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMS_150_173/Y2                   td                    0.381       4.323 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.367       5.690         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMA_78_280/Y1                    td                    0.162       5.852 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[79]/gateop_perm/Z
                                   net (fanout=1)        0.318       6.170         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9552
 CLMA_90_280/D0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[79]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   6.170         Logic Levels: 3  
                                                                                   Logic: 1.030ns(29.080%), Route: 2.512ns(70.920%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.666      15.892         ntR1725          
 CLMA_90_280/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[79]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.126      16.018                          
 clock uncertainty                                      -0.350      15.668                          

 Setup time                                             -0.151      15.517                          

 Data required time                                                 15.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.517                          
 Data arrival time                                                   6.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.347                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[127]/opit_0_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.390  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.892
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.597       2.628         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.223       2.851 f       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.560       3.411         nt_ctrl_led[0]   
 CLMA_150_176/Y2                   td                    0.264       3.675 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48/gateop_perm/Z
                                   net (fanout=4)        0.267       3.942         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N48
 CLMS_150_173/Y2                   td                    0.381       4.323 f       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_24/gateop/F
                                   net (fanout=256)      1.371       5.694         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9455
 CLMS_78_281/Y3                    td                    0.162       5.856 r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/N192_42[127]/gateop_perm/Z
                                   net (fanout=1)        0.312       6.168         DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/_N9600
 CLMA_90_280/A0                                                            r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[127]/opit_0_MUX4TO1Q/I3

 Data arrival time                                                   6.168         Logic Levels: 3  
                                                                                   Logic: 1.030ns(29.096%), Route: 2.510ns(70.904%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.666      15.892         ntR1725          
 CLMA_90_280/CLK                                                           r       DDR3_Interface_Inst/DDR_Arbitration_WR_Ctrl_Inst/mbus_wdata[127]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.126      16.018                          
 clock uncertainty                                      -0.350      15.668                          

 Setup time                                             -0.149      15.519                          

 Data required time                                                 15.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.519                          
 Data arrival time                                                   6.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.351                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    6.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.811
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.433       2.308         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.183       2.491 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.378       2.869         nt_ctrl_led[0]   
 CLMS_150_173/Y1                   td                    0.159       3.028 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50_5/gateop_perm/Z
                                   net (fanout=21)       0.319       3.347         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/N50
 CLMS_146_149/B4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.347         Logic Levels: 1  
                                                                                   Logic: 0.342ns(32.916%), Route: 0.697ns(67.084%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.811         axi_clk          
 CLMS_146_149/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.126       8.685                          
 clock uncertainty                                       0.350       9.035                          

 Hold time                                              -0.038       8.997                          

 Data required time                                                  8.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.997                          
 Data arrival time                                                   3.347                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.650                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    6.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.811
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.433       2.308         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.183       2.491 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.418       2.909         nt_ctrl_led[0]   
 CLMS_158_169/Y3                   td                    0.158       3.067 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50_3/gateop_perm/Z
                                   net (fanout=21)       0.308       3.375         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50
 CLMS_150_149/D2                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.375         Logic Levels: 1  
                                                                                   Logic: 0.341ns(31.959%), Route: 0.726ns(68.041%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.811         axi_clk          
 CLMS_150_149/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.126       8.685                          
 clock uncertainty                                       0.350       9.035                          

 Hold time                                              -0.183       8.852                          

 Data required time                                                  8.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.852                          
 Data arrival time                                                   3.375                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.477                          
====================================================================================================

====================================================================================================

Startpoint  : key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[24]/opit_0_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    6.377  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.811
  Launch Clock Delay      :  2.308
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.433       2.308         nt_i_clk         
 CLMA_182_165/CLK                                                          r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/CLK

 CLMA_182_165/Q2                   tco                   0.183       2.491 r       key_ctl_dut1/ctrl/opit_0_L5Q_perm/Q
                                   net (fanout=18)       0.418       2.909         nt_ctrl_led[0]   
 CLMS_158_169/Y3                   td                    0.158       3.067 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50_3/gateop_perm/Z
                                   net (fanout=21)       0.231       3.298         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N50
 CLMS_150_169/Y0                   td                    0.273       3.571 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/N67_1_17/gateop_A2/Y0
                                   net (fanout=1)        0.061       3.632         Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/_N7024
 CLMA_150_168/A0                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[24]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.632         Logic Levels: 2  
                                                                                   Logic: 0.614ns(46.375%), Route: 0.710ns(53.625%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266       7.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000       7.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925       8.811         axi_clk          
 CLMA_150_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/mbus_waddr_o[24]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.126       8.685                          
 clock uncertainty                                       0.350       9.035                          

 Hold time                                              -0.077       8.958                          

 Data required time                                                  8.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.958                          
 Data arrival time                                                   3.632                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.326                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.180
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861    3510.916 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.916         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058    3510.974 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455    3512.429         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3512.429 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925    3513.354         hdmi3_clk        
 CLMA_174_184/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_174_184/Q1                   tco                   0.223    3513.577 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.465    3514.042         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [10]
 CLMA_170_176/M3                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                3514.042         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.413%), Route: 0.465ns(67.587%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735    3510.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038    3510.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    3512.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3512.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    3513.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    3513.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    3514.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    3514.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3514.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3514.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460    3514.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3514.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464    3515.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093    3515.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.059    3517.285         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    3517.285 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895    3518.180         axi_clk          
 CLMA_170_176/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000    3518.180                          
 clock uncertainty                                      -0.350    3517.830                          

 Setup time                                             -0.068    3517.762                          

 Data required time                                               3517.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3517.762                          
 Data arrival time                                                3514.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.720                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.180
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861    3510.916 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.916         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058    3510.974 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455    3512.429         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3512.429 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925    3513.354         hdmi3_clk        
 CLMA_58_216/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_58_216/Q0                    tco                   0.221    3513.575 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.429    3514.004         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [3]
 CLMS_46_221/M3                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                3514.004         Logic Levels: 0  
                                                                                   Logic: 0.221ns(34.000%), Route: 0.429ns(66.000%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735    3510.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038    3510.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    3512.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3512.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    3513.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    3513.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    3514.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    3514.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3514.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3514.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460    3514.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3514.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464    3515.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093    3515.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.059    3517.285         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    3517.285 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895    3518.180         axi_clk          
 CLMS_46_221/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000    3518.180                          
 clock uncertainty                                      -0.350    3517.830                          

 Setup time                                             -0.068    3517.762                          

 Data required time                                               3517.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3517.762                          
 Data arrival time                                                3514.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.758                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    4.803  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.180
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     3509.977    3509.977 r                        
 AA12                                                    0.000    3509.977 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    3510.055         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861    3510.916 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.916         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058    3510.974 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455    3512.429         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    3512.429 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925    3513.354         hdmi3_clk        
 CLMA_58_221/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_58_221/Q1                    tco                   0.223    3513.577 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.410    3513.987         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/rptr [4]
 CLMS_46_225/M2                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                3513.987         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.229%), Route: 0.410ns(64.771%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     3510.000    3510.000 r                        
 P20                                                     0.000    3510.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    3510.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735    3510.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3510.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038    3510.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    3512.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    3512.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    3513.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    3513.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    3514.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    3514.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    3514.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    3514.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460    3514.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    3514.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464    3515.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093    3515.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.059    3517.285         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    3517.285 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.895    3518.180         axi_clk          
 CLMS_46_225/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000    3518.180                          
 clock uncertainty                                      -0.350    3517.830                          

 Setup time                                             -0.068    3517.762                          

 Data required time                                               3517.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3517.762                          
 Data arrival time                                                3513.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.775                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    5.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.811
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735    4150.805 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.805         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    4150.843 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    4152.271         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4152.271 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    4153.166         hdmi3_clk        
 CLMA_174_168/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_174_168/Q3                   tco                   0.182    4153.348 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137    4153.485         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_170_172/M3                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                4153.485         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861    4150.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058    4150.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4152.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4152.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4153.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4153.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4154.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4154.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4154.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4154.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468    4154.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4154.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533    4155.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114    4155.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266    4157.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    4157.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925    4158.811         axi_clk          
 CLMA_170_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000    4158.811                          
 clock uncertainty                                       0.350    4159.161                          

 Hold time                                              -0.011    4159.150                          

 Data required time                                               4159.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4159.150                          
 Data arrival time                                                4153.485                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.665                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[14]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[14]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    5.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.811
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735    4150.805 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.805         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    4150.843 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    4152.271         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4152.271 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    4153.166         hdmi3_clk        
 CLMA_174_180/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[14]/opit_0_L5Q_perm/CLK

 CLMA_174_180/Q0                   tco                   0.182    4153.348 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[14]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137    4153.485         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [14]
 CLMA_170_184/M2                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[14]/opit_0/D

 Data arrival time                                                4153.485         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861    4150.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058    4150.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4152.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4152.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4153.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4153.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4154.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4154.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4154.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4154.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468    4154.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4154.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533    4155.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114    4155.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266    4157.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    4157.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925    4158.811         axi_clk          
 CLMA_170_184/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[14]/opit_0/CLK
 clock pessimism                                         0.000    4158.811                          
 clock uncertainty                                       0.350    4159.161                          

 Hold time                                              -0.011    4159.150                          

 Data required time                                               4159.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4159.150                          
 Data arrival time                                                4153.485                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.665                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    5.637  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.811
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                     4149.992    4149.992 r                        
 AA12                                                    0.000    4149.992 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078    4150.070         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735    4150.805 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.805         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038    4150.843 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    4152.271         _N7              
 USCM_84_108/CLK_USCM              td                    0.000    4152.271 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895    4153.166         hdmi3_clk        
 CLMA_174_164/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_174_164/Q2                   tco                   0.183    4153.349 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139    4153.488         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wptr [3]
 CLMS_170_165/M3                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                4153.488         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.832%), Route: 0.139ns(43.168%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                     4150.000    4150.000 r                        
 P20                                                     0.000    4150.000 r       i_clk (port)     
                                   net (fanout=1)        0.074    4150.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861    4150.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4150.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058    4150.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4152.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000    4152.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4153.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4153.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4154.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4154.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000    4154.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4154.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468    4154.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000    4154.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533    4155.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114    4155.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     2.266    4157.886         ntR1725          
 USCM_84_114/CLK_USCM              td                    0.000    4157.886 r       AXI4_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=509)      0.925    4158.811         axi_clk          
 CLMS_170_165/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000    4158.811                          
 clock uncertainty                                       0.350    4159.161                          

 Hold time                                              -0.011    4159.150                          

 Data required time                                               4159.150                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4159.150                          
 Data arrival time                                                4153.488                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.662                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_150_68/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_68/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.518       4.114         cmos1_href_d0    
 CLMA_138_89/Y1                    td                    0.244       4.358 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.544       4.902         cmos1_8_16bit/N11
 CLMS_118_117/CE                                                           f       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   4.902         Logic Levels: 1  
                                                                                   Logic: 0.465ns(30.452%), Route: 1.062ns(69.548%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      15.072         ntclkbufg_2      
 CLMS_118_117/CLK                                                          r       cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.628                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_150_68/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_68/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.518       4.114         cmos1_href_d0    
 CLMA_138_89/Y1                    td                    0.244       4.358 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.544       4.902         cmos1_8_16bit/N11
 CLMS_118_117/CE                                                           f       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   4.902         Logic Levels: 1  
                                                                                   Logic: 0.465ns(30.452%), Route: 1.062ns(69.548%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      15.072         ntclkbufg_2      
 CLMS_118_117/CLK                                                          r       cmos1_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.628                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_150_68/CLK                                                           r       cmos1_href_d0/opit_0/CLK

 CLMA_150_68/Q0                    tco                   0.221       3.596 f       cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.518       4.114         cmos1_href_d0    
 CLMA_138_89/Y1                    td                    0.244       4.358 f       cmos1_8_16bit/N11_3/gateop_perm/Z
                                   net (fanout=16)       0.544       4.902         cmos1_8_16bit/N11
 CLMS_118_117/CE                                                           f       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CE

 Data arrival time                                                   4.902         Logic Levels: 1  
                                                                                   Logic: 0.465ns(30.452%), Route: 1.062ns(69.548%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N9              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895      15.072         ntclkbufg_2      
 CLMS_118_117/CLK                                                          r       cmos1_8_16bit/pdata_out1[10]/opit_0_inv/CLK
 clock pessimism                                         0.184      15.256                          
 clock uncertainty                                      -0.250      15.006                          

 Setup time                                             -0.476      14.530                          

 Data required time                                                 14.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.530                          
 Data arrival time                                                   4.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.628                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[12]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       3.172         ntclkbufg_2      
 CLMS_118_89/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/CLK

 CLMS_118_89/Q0                    tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[4]/opit_0_inv/Q
                                   net (fanout=1)        0.061       3.415         cmos1_8_16bit/pdata_i_reg [4]
 CLMA_118_88/M0                                                            r       cmos1_8_16bit/pdata_out1[12]/opit_0_inv/D

 Data arrival time                                                   3.415         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.897%), Route: 0.061ns(25.103%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_118_88/CLK                                                           r       cmos1_8_16bit/pdata_out1[12]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.039                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
Endpoint    : cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       3.172         ntclkbufg_2      
 CLMA_138_81/CLK                                                           r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK

 CLMA_138_81/Q0                    tco                   0.182       3.354 r       cmos1_8_16bit/pdata_i_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.063       3.417         cmos1_8_16bit/pdata_i_reg [3]
 CLMA_138_80/M0                                                            r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/D

 Data arrival time                                                   3.417         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_138_80/CLK                                                           r       cmos1_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_d_d0[2]/opit_0/CLK
Endpoint    : cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.895       3.172         ntclkbufg_2      
 CLMS_122_117/CLK                                                          r       cmos1_d_d0[2]/opit_0/CLK

 CLMS_122_117/Q0                   tco                   0.182       3.354 r       cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.064       3.418         cmos1_d_d0[2]    
 CLMA_122_116/M0                                                           r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/D

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N9              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=42)       0.925       3.375         ntclkbufg_2      
 CLMA_122_116/CLK                                                          r       cmos1_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.187                          
 clock uncertainty                                       0.200       3.387                          

 Hold time                                              -0.011       3.376                          

 Data required time                                                  3.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.376                          
 Data arrival time                                                   3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.042                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMS_150_173/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_150_173/Q1                   tco                   0.223       3.923 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.258       4.181         Image_Process_Interface_Inst/video2_vde0
 CLMA_154_173/Y3                   td                    0.243       4.424 f       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.806       5.230         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.222       5.452 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.452         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4793
 CLMS_114_185/COUT                 td                    0.044       5.496 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.496         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4795
 CLMS_114_193/Y1                   td                    0.383       5.879 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.278       6.157         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [5]
 CLMA_118_184/Y2                   td                    0.379       6.536 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.590       7.126         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_114_192/COUT                 td                    0.387       7.513 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.513         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.co [6]
                                   td                    0.044       7.557 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.557         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.co [10]
 CLMA_114_196/Y2                   td                    0.105       7.662 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.256       7.918         _N10             
 CLMA_114_200/A2                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.918         Logic Levels: 6  
                                                                                   Logic: 2.030ns(48.127%), Route: 2.188ns(51.873%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895      27.229         ntclkbufg_1      
 CLMA_114_200/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                             -0.305      26.926                          

 Data required time                                                 26.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.926                          
 Data arrival time                                                   7.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.008                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMS_150_173/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_150_173/Q1                   tco                   0.223       3.923 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.258       4.181         Image_Process_Interface_Inst/video2_vde0
 CLMA_154_173/Y3                   td                    0.243       4.424 f       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.311       4.735         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.222       4.957 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.957         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4748
 CLMA_138_173/COUT                 td                    0.044       5.001 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.001         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4750
                                   td                    0.044       5.045 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.045         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4752
 CLMA_138_177/COUT                 td                    0.044       5.089 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.089         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4754
                                   td                    0.044       5.133 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.133         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4756
 CLMA_138_181/COUT                 td                    0.044       5.177 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.177         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4758
 CLMA_138_185/Y1                   td                    0.383       5.560 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.155       5.715         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [13]
 CLMA_138_184/Y0                   td                    0.150       5.865 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N3[13]/gateop_perm/Z
                                   net (fanout=1)        0.372       6.237         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wwptr [13]
 CLMS_130_177/Y2                   td                    0.475       6.712 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N183.eq_6/gateop/Y
                                   net (fanout=1)        0.241       6.953         _N8              
 CLMA_134_180/A4                                                           r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.953         Logic Levels: 7  
                                                                                   Logic: 1.916ns(58.899%), Route: 1.337ns(41.101%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895      27.229         ntclkbufg_1      
 CLMA_134_180/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                             -0.093      27.138                          

 Data required time                                                 27.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.138                          
 Data arrival time                                                   6.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.185                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMS_150_173/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/CLK

 CLMS_150_173/Q1                   tco                   0.223       3.923 f       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_vde_i[2]/opit_0/Q
                                   net (fanout=2)        0.258       4.181         Image_Process_Interface_Inst/video2_vde0
 CLMA_154_173/Y3                   td                    0.243       4.424 f       Image_Process_Interface_Inst/N65/gateop_perm/Z
                                   net (fanout=36)       0.806       5.230         Image_Process_Interface_Inst/ctrl_video2_vde
                                   td                    0.222       5.452 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.452         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4793
 CLMS_114_185/COUT                 td                    0.044       5.496 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.496         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/_N4795
 CLMS_114_193/Y1                   td                    0.366       5.862 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.651       6.513         Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/N2 [5]
 CLMA_114_184/B2                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/L2

 Data arrival time                                                   6.513         Logic Levels: 3  
                                                                                   Logic: 1.098ns(39.033%), Route: 1.715ns(60.967%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895      27.229         ntclkbufg_1      
 CLMA_114_184/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.250      27.231                          

 Setup time                                             -0.286      26.945                          

 Data required time                                                 26.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.945                          
 Data arrival time                                                   6.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.432                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK

 CLMS_134_181/Q2                   tco                   0.180       3.609 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.061       3.670         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMS_134_181/CD                                                           f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   3.670         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMS_134_181/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.200       3.630                          

 Hold time                                               0.040       3.670                          

 Data required time                                                  3.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.670                          
 Data arrival time                                                   3.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.000                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[5]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMS_118_105/CLK                                                          r       cmos1_8_16bit/pdata_o[5]/opit_0/CLK

 CLMS_118_105/Q0                   tco                   0.182       3.611 r       cmos1_8_16bit/pdata_o[5]/opit_0/Q
                                   net (fanout=1)        0.061       3.672         cmos1_d_16bit[5] 
 CLMA_118_104/M0                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0/D

 Data arrival time                                                   3.672         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.897%), Route: 0.061ns(25.103%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_118_104/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.011       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                   3.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.039                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_o[3]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0/D
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.256

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMS_122_185/CLK                                                          r       cmos1_8_16bit/pdata_o[3]/opit_0/CLK

 CLMS_122_185/Q0                   tco                   0.182       3.611 r       cmos1_8_16bit/pdata_o[3]/opit_0/Q
                                   net (fanout=1)        0.063       3.674         cmos1_d_16bit[3] 
 CLMA_122_184/M0                                                           r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0/D

 Data arrival time                                                   3.674         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_122_184/CLK                                                          r       Image_Process_Interface_Inst/Image_Preprocess_Interface_2/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0/CLK
 clock pessimism                                        -0.256       3.444                          
 clock uncertainty                                       0.200       3.644                          

 Hold time                                              -0.011       3.633                          

 Data required time                                                  3.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.633                          
 Data arrival time                                                   3.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.041                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.325
  Launch Clock Delay      :  8.953
  Clock Pessimism Removal :  0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q1                    tco                   0.223       9.176 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       9.431         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_93/Y0                    td                    0.264       9.695 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       9.762         ms72xx_ctl/ms7200_ctl/_N43756
 CLMS_270_93/Y1                    td                    0.162       9.924 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.301      10.225         ms72xx_ctl/ms7200_ctl/_N43761
 CLMA_282_88/Y3                    td                    0.243      10.468 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.406      10.874         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_81/Y3                    td                    0.162      11.036 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.325      11.361         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_88/Y0                    td                    0.162      11.523 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.166      11.689         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_282_84/Y3                    td                    0.151      11.840 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.267      12.107         ms72xx_ctl/ms7200_ctl/N8
 CLMA_282_84/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                  12.107         Logic Levels: 6  
                                                                                   Logic: 1.367ns(43.342%), Route: 1.787ns(56.658%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464     105.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093     105.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211     106.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078     106.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.325         ntclkbufg_0      
 CLMA_282_84/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.609     108.934                          
 clock uncertainty                                      -0.150     108.784                          

 Setup time                                             -0.476     108.308                          

 Data required time                                                108.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.308                          
 Data arrival time                                                  12.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.201                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.325
  Launch Clock Delay      :  8.953
  Clock Pessimism Removal :  0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q1                    tco                   0.223       9.176 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       9.431         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_93/Y0                    td                    0.264       9.695 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       9.762         ms72xx_ctl/ms7200_ctl/_N43756
 CLMS_270_93/Y1                    td                    0.162       9.924 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.301      10.225         ms72xx_ctl/ms7200_ctl/_N43761
 CLMA_282_88/Y3                    td                    0.243      10.468 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.406      10.874         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_81/Y3                    td                    0.162      11.036 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.325      11.361         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_282_88/Y0                    td                    0.162      11.523 r       ms72xx_ctl/ms7200_ctl/state_reg[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.166      11.689         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_282_84/Y3                    td                    0.151      11.840 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.267      12.107         ms72xx_ctl/ms7200_ctl/N8
 CLMA_282_84/CE                                                            f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                  12.107         Logic Levels: 6  
                                                                                   Logic: 1.367ns(43.342%), Route: 1.787ns(56.658%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464     105.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093     105.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211     106.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078     106.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.325         ntclkbufg_0      
 CLMA_282_84/CLK                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.609     108.934                          
 clock uncertainty                                      -0.150     108.784                          

 Setup time                                             -0.476     108.308                          

 Data required time                                                108.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.308                          
 Data arrival time                                                  12.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.201                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.325
  Launch Clock Delay      :  8.953
  Clock Pessimism Removal :  0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMS_274_89/CLK                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_274_89/Q1                    tco                   0.223       9.176 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.255       9.431         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMS_270_93/Y0                    td                    0.264       9.695 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.067       9.762         ms72xx_ctl/ms7200_ctl/_N43756
 CLMS_270_93/Y1                    td                    0.162       9.924 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.301      10.225         ms72xx_ctl/ms7200_ctl/_N43761
 CLMA_282_88/Y3                    td                    0.243      10.468 f       ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.406      10.874         ms72xx_ctl/ms7200_ctl/N261
 CLMS_274_81/Y3                    td                    0.162      11.036 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.159      11.195         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_270_81/Y3                    td                    0.358      11.553 f       ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=16)       0.269      11.822         ms72xx_ctl/ms7200_ctl/N1955
 CLMS_270_73/CECO                  td                    0.132      11.954 f       ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      11.954         ntR852           
 CLMS_270_77/CECI                                                          f       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  11.954         Logic Levels: 6  
                                                                                   Logic: 1.544ns(51.450%), Route: 1.457ns(48.550%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464     105.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093     105.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211     106.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078     106.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.325         ntclkbufg_0      
 CLMS_270_77/CLK                                                           r       ms72xx_ctl/ms7200_ctl/addr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.609     108.934                          
 clock uncertainty                                      -0.150     108.784                          

 Setup time                                             -0.576     108.208                          

 Data required time                                                108.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.208                          
 Data arrival time                                                  11.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.254                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.953
  Launch Clock Delay      :  8.325
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211       6.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078       6.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.325         ntclkbufg_0      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q3                    tco                   0.182       8.507 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.140       8.647         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_44/ADA0[8]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   8.647         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 DRM_278_44/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.609       8.344                          
 clock uncertainty                                       0.000       8.344                          

 Hold time                                               0.166       8.510                          

 Data required time                                                  8.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.510                          
 Data arrival time                                                   8.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.953
  Launch Clock Delay      :  8.325
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211       6.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078       6.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.325         ntclkbufg_0      
 CLMA_274_52/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_274_52/Q3                    tco                   0.182       8.507 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.140       8.647         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_44/ADB0[8]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[8]

 Data arrival time                                                   8.647         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 DRM_278_44/CLKB[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.609       8.344                          
 clock uncertainty                                       0.000       8.344                          

 Hold time                                               0.107       8.451                          

 Data required time                                                  8.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.451                          
 Data arrival time                                                   8.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.953
  Launch Clock Delay      :  8.325
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211       6.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078       6.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.325         ntclkbufg_0      
 CLMA_274_56/CLK                                                           r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_274_56/Q0                    tco                   0.182       8.507 r       ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.200       8.707         ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_278_44/ADA0[9]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[9]

 Data arrival time                                                   8.707         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.644%), Route: 0.200ns(52.356%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 DRM_278_44/CLKA[0]                                                        r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.609       8.344                          
 clock uncertainty                                       0.000       8.344                          

 Hold time                                               0.166       8.510                          

 Data required time                                                  8.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.510                          
 Data arrival time                                                   8.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_25/Q0                    tco                   0.221       3.314 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.368       3.682         coms1_reg_config/clock_20k_cnt [0]
 CLMA_242_20/Y0                    td                    0.226       3.908 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.372       4.280         coms1_reg_config/_N970
 CLMA_230_29/Y0                    td                    0.162       4.442 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.383       4.825         coms1_reg_config/N8
                                   td                    0.368       5.193 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.193         coms1_reg_config/_N4834
 CLMA_242_24/COUT                  td                    0.044       5.237 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.237         coms1_reg_config/_N4836
                                   td                    0.044       5.281 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.281         coms1_reg_config/_N4838
 CLMA_242_28/COUT                  td                    0.044       5.325 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.325         coms1_reg_config/_N4840
 CLMA_242_32/CIN                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.325         Logic Levels: 4  
                                                                                   Logic: 1.109ns(49.686%), Route: 1.123ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.132      42.792                          

 Data required time                                                 42.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.792                          
 Data arrival time                                                   5.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.467                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_25/Q0                    tco                   0.221       3.314 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.368       3.682         coms1_reg_config/clock_20k_cnt [0]
 CLMA_242_20/Y0                    td                    0.226       3.908 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.372       4.280         coms1_reg_config/_N970
 CLMA_230_29/Y0                    td                    0.162       4.442 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.383       4.825         coms1_reg_config/N8
                                   td                    0.368       5.193 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.193         coms1_reg_config/_N4834
 CLMA_242_24/COUT                  td                    0.044       5.237 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.237         coms1_reg_config/_N4836
                                   td                    0.044       5.281 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.281         coms1_reg_config/_N4838
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.281         Logic Levels: 3  
                                                                                   Logic: 1.065ns(48.675%), Route: 1.123ns(51.325%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.128      42.796                          

 Data required time                                                 42.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.796                          
 Data arrival time                                                   5.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.515                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_25/Q0                    tco                   0.221       3.314 f       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.368       3.682         coms1_reg_config/clock_20k_cnt [0]
 CLMA_242_20/Y0                    td                    0.226       3.908 f       coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.372       4.280         coms1_reg_config/_N970
 CLMA_230_29/Y0                    td                    0.162       4.442 r       coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.383       4.825         coms1_reg_config/N8
                                   td                    0.368       5.193 f       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.193         coms1_reg_config/_N4834
 CLMA_242_24/COUT                  td                    0.044       5.237 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.237         coms1_reg_config/_N4836
 CLMA_242_28/CIN                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.237         Logic Levels: 3  
                                                                                   Logic: 1.021ns(47.621%), Route: 1.123ns(52.379%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.188      43.074                          
 clock uncertainty                                      -0.150      42.924                          

 Setup time                                             -0.132      42.792                          

 Data required time                                                 42.792                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.792                          
 Data arrival time                                                   5.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.555                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.886         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMA_242_24/Q0                    tco                   0.182       3.068 r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.128         coms1_reg_config/clock_20k_cnt [1]
 CLMA_242_24/A1                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.093       2.793                          

 Data required time                                                  2.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.793                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.886         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMA_242_28/Q0                    tco                   0.182       3.068 r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.060       3.128         coms1_reg_config/clock_20k_cnt [5]
 CLMA_242_28/A1                                                            r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.128         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.093       2.793                          

 Data required time                                                  2.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.793                          
 Data arrival time                                                   3.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895       2.886         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_25/Q0                    tco                   0.182       3.068 r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.062       3.130         coms1_reg_config/clock_20k_cnt [0]
 CLMA_230_25/A1                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.130         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925       3.093         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.093       2.793                          

 Data required time                                                  2.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.793                          
 Data arrival time                                                   3.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  2.626
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096      21.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.595      22.626         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.221      22.847 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.757      24.604         nt_cmos2_reset   
 CLMA_242_24/RSCO                  td                    0.105      24.709 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.709         ntR724           
 CLMA_242_28/RSCO                  td                    0.105      24.814 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.814         ntR723           
 CLMA_242_32/RSCI                                                          r       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  24.814         Logic Levels: 2  
                                                                                   Logic: 0.431ns(19.698%), Route: 1.757ns(80.302%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.126      43.012                          
 clock uncertainty                                      -0.150      42.862                          

 Setup time                                             -0.214      42.648                          

 Data required time                                                 42.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.648                          
 Data arrival time                                                  24.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.834                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  2.626
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096      21.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.595      22.626         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.221      22.847 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.757      24.604         nt_cmos2_reset   
 CLMA_242_24/RSCO                  td                    0.105      24.709 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.709         ntR724           
 CLMA_242_28/RSCO                  td                    0.105      24.814 r       coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.814         ntR723           
 CLMA_242_32/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  24.814         Logic Levels: 2  
                                                                                   Logic: 0.431ns(19.698%), Route: 1.757ns(80.302%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMA_242_32/CLK                                                           r       coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.126      43.012                          
 clock uncertainty                                      -0.150      42.862                          

 Setup time                                             -0.214      42.648                          

 Data required time                                                 42.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.648                          
 Data arrival time                                                  24.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.834                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  2.626
  Clock Pessimism Removal :  0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      20.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.935         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.096      21.031 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.595      22.626         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.221      22.847 f       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.757      24.604         nt_cmos2_reset   
 CLMA_242_24/RSCO                  td                    0.105      24.709 r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      24.709         ntR724           
 CLMA_242_28/RSCI                                                          r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  24.709         Logic Levels: 1  
                                                                                   Logic: 0.326ns(15.651%), Route: 1.757ns(84.349%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      40.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N5              
 PLL_158_55/CLK_OUT0               td                    0.078      41.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      41.991         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.991 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.895      42.886         ntclkbufg_3      
 CLMA_242_28/CLK                                                           r       coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.126      43.012                          
 clock uncertainty                                      -0.150      42.862                          

 Setup time                                             -0.214      42.648                          

 Data required time                                                 42.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.648                          
 Data arrival time                                                  24.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.939                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.322
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066      40.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.447      42.322         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.182      42.504 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.342      42.846         nt_cmos2_reset   
 CLMA_230_25/RS                                                            r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  42.846         Logic Levels: 0  
                                                                                   Logic: 0.182ns(34.733%), Route: 0.342ns(65.267%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      40.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478      41.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083      41.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      42.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925      43.093         ntclkbufg_3      
 CLMA_230_25/CLK                                                           r       coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.126      42.967                          
 clock uncertainty                                       0.150      43.117                          

 Hold time                                              -0.160      42.957                          

 Data required time                                                 42.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.957                          
 Data arrival time                                                  42.846                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.111                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.322
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066      40.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.447      42.322         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.182      42.504 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.332      43.836         nt_cmos2_reset   
 CLMA_242_24/RS                                                            r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  43.836         Logic Levels: 0  
                                                                                   Logic: 0.182ns(12.021%), Route: 1.332ns(87.979%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      40.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478      41.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083      41.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      42.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925      43.093         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.126      42.967                          
 clock uncertainty                                       0.150      43.117                          

 Hold time                                              -0.160      42.957                          

 Data required time                                                 42.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.957                          
 Data arrival time                                                  43.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.879                          
====================================================================================================

====================================================================================================

Startpoint  : power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK
Endpoint    : coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.322
  Clock Pessimism Removal :  -0.126

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         i_clk_ibuf/ntD   
 IOL_327_210/RX_DATA_DD            td                    0.066      40.875 r       i_clk_ibuf/opit_1/OUT
                                   net (fanout=51)       1.447      42.322         nt_i_clk         
 CLMA_242_40/CLK                                                           r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/CLK

 CLMA_242_40/Q0                    tco                   0.182      42.504 r       power_on_delay_inst/camera_rstn_reg/opit_0_L5Q_perm/Q
                                   net (fanout=30)       1.332      43.836         nt_cmos2_reset   
 CLMA_242_24/RS                                                            r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  43.836         Logic Levels: 0  
                                                                                   Logic: 0.182ns(12.021%), Route: 1.332ns(87.979%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        40.000      40.000 r                        
 P20                                                     0.000      40.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      40.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861      40.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058      40.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478      41.471         _N5              
 PLL_158_55/CLK_OUT0               td                    0.083      41.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.168         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      42.168 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.925      43.093         ntclkbufg_3      
 CLMA_242_24/CLK                                                           r       coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.126      42.967                          
 clock uncertainty                                       0.150      43.117                          

 Hold time                                              -0.160      42.957                          

 Data required time                                                 42.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.957                          
 Data arrival time                                                  43.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.879                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      2.657       6.359         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_18_181/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   6.359         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.743%), Route: 2.657ns(92.257%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_18_181/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.452                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      2.433       6.135         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMS_10_193/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   6.135         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.396%), Route: 2.433ns(91.604%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.676                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : System_Clock
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      2.425       6.127         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_42_168/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.127         Logic Levels: 0  
                                                                                   Logic: 0.223ns(8.421%), Route: 2.425ns(91.579%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                       20.000      20.000 r                        
 P20                                                     0.000      20.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      20.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      20.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_42_168/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   6.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.684                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.297       3.644         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMA_46_196/RSCO                  td                    0.092       3.736 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.736         ntR380           
 CLMA_46_200/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.736         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.986%), Route: 0.297ns(52.014%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_200/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.552                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.297       3.644         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMA_46_196/RSCO                  td                    0.092       3.736 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.736         ntR380           
 CLMA_46_200/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   3.736         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.986%), Route: 0.297ns(52.014%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_200/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.552                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : System_Clock
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_50_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_50_184/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.297       3.644         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/logic_rstn
 CLMA_46_196/RSCO                  td                    0.092       3.736 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       3.736         ntR380           
 CLMA_46_200/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.736         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.986%), Route: 0.297ns(52.014%)
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_46_200/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.552                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_162_161/Q2                   tco                   0.223       3.600 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.174       3.774         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_162_165/Y1                   td                    0.244       4.018 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=41)       2.146       6.164         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_336/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.164         Logic Levels: 1  
                                                                                   Logic: 0.467ns(16.756%), Route: 2.320ns(83.244%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.005      10.021         hdmi3_clk        
 DRM_26_336/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.173      10.194                          
 clock uncertainty                                      -0.050      10.144                          

 Recovery time                                          -0.064      10.080                          

 Data required time                                                 10.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.080                          
 Data arrival time                                                   6.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.916                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.284
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_162_161/Q2                   tco                   0.223       3.600 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.174       3.774         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_162_165/Y1                   td                    0.244       4.018 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=41)       2.135       6.153         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 DRM_26_316/RSTB[0]                                                        f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   6.153         Logic Levels: 1  
                                                                                   Logic: 0.467ns(16.823%), Route: 2.309ns(83.177%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      1.005      10.021         hdmi3_clk        
 DRM_26_316/CLKB[0]                                                        r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.173      10.194                          
 clock uncertainty                                      -0.050      10.144                          

 Recovery time                                          -0.064      10.080                          

 Data required time                                                 10.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.080                          
 Data arrival time                                                   6.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.927                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : pixel_clock1
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/CLK

 CLMS_162_161/Q2                   tco                   0.223       3.600 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=3)        0.174       3.774         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [0]
 CLMS_162_165/Y1                   td                    0.244       4.018 f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst_inv/gateop_perm/Z
                                   net (fanout=41)       1.585       5.603         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/fifo_rd_rst
 CLMS_46_233/RS                                                            f       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                   5.603         Logic Levels: 1  
                                                                                   Logic: 0.467ns(20.979%), Route: 1.759ns(79.021%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        6.737       6.737 r                        
 AA12                                                    0.000       6.737 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       6.815         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       7.550 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.550         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.588 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.016         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       9.016 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       9.911         hdmi3_clk        
 CLMS_46_233/CLK                                                           r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/FIFO_128x512x16_Inst/U_ipml_fifo_FIFO_128x512x16/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.173      10.084                          
 clock uncertainty                                      -0.050      10.034                          

 Recovery time                                          -0.476       9.558                          

 Data required time                                                  9.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.558                          
 Data arrival time                                                   5.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.955                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.182       3.356 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.140       3.496         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y2                   td                    0.130       3.626 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=65)       0.234       3.860         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 CLMS_174_165/RSCO                 td                    0.085       3.945 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.945         ntR623           
 CLMS_174_169/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.945         Logic Levels: 2  
                                                                                   Logic: 0.397ns(51.492%), Route: 0.374ns(48.508%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_174_169/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.182       3.356 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.140       3.496         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y2                   td                    0.130       3.626 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=65)       0.234       3.860         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 CLMS_174_165/RSCO                 td                    0.085       3.945 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/wrptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       3.945         ntR623           
 CLMS_174_169/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.945         Logic Levels: 2  
                                                                                   Logic: 0.397ns(51.492%), Route: 0.374ns(48.508%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 CLMS_174_169/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.752                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : pixel_clock1
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.735       0.813 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.895       3.174         hdmi3_clk        
 CLMS_162_161/CLK                                                          r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/CLK

 CLMS_162_161/Q3                   tco                   0.182       3.356 r       Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff[1]/opit_0/Q
                                   net (fanout=3)        0.140       3.496         Image_Process_Interface_Inst/Frame_RD_Interface_Inst/video_vsync_buff [1]
 CLMS_162_165/Y2                   td                    0.130       3.626 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=65)       0.334       3.960         Image_Process_Interface_Inst/Frame_WR_Interface_Inst0/fifo_wr_rst
 DRM_178_168/RSTA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.960         Logic Levels: 1  
                                                                                   Logic: 0.312ns(39.695%), Route: 0.474ns(60.305%)
----------------------------------------------------------------------------------------------------

 Clock pixel_clock1 (rising edge)                        0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       i_hdmi1_clk (port)
                                   net (fanout=1)        0.078       0.078         i_hdmi1_clk      
 IOBD_161_0/DIN                    td                    0.861       0.939 r       i_hdmi1_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         i_hdmi1_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       i_hdmi1_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N7              
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       MST7200_BUFG0/gopclkbufg/CLKOUT
                                   net (fanout=288)      0.925       3.377         hdmi3_clk        
 DRM_178_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst1/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                           -0.060       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.827                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.353
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      2.487       6.189         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_90_128/RSCO                  td                    0.105       6.294 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.294         ntR214           
 CLMA_90_132/RSCO                  td                    0.105       6.399 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.399         ntR213           
 CLMA_90_136/RSCO                  td                    0.105       6.504 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[39]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.504         ntR212           
 CLMA_90_140/RSCO                  td                    0.105       6.609 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.609         ntR211           
 CLMA_90_144/RSCO                  td                    0.105       6.714 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.714         ntR210           
 CLMA_90_148/RSCO                  td                    0.105       6.819 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_valid_d1/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       6.819         ntR209           
 CLMA_90_152/RSCO                  td                    0.105       6.924 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.924         ntR208           
 CLMA_90_156/RSCO                  td                    0.105       7.029 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[27]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.029         ntR207           
 CLMA_90_160/RSCO                  td                    0.105       7.134 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.134         ntR206           
 CLMA_90_164/RSCO                  td                    0.105       7.239 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.239         ntR205           
 CLMA_90_168/RSCO                  td                    0.105       7.344 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[82]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.344         ntR204           
 CLMA_90_172/RSCO                  td                    0.105       7.449 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.449         ntR203           
 CLMA_90_176/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/RS

 Data arrival time                                                   7.449         Logic Levels: 12 
                                                                                   Logic: 1.483ns(37.355%), Route: 2.487ns(62.645%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.127      16.353         ntR1725          
 CLMA_90_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.rptr[4]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.172      16.525                          
 clock uncertainty                                      -0.350      16.175                          

 Recovery time                                           0.000      16.175                          

 Data required time                                                 16.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.175                          
 Data arrival time                                                   7.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.726                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      2.487       6.189         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_90_129/RSCO                  td                    0.105       6.294 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.294         ntR199           
 CLMA_90_133/RSCO                  td                    0.105       6.399 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.399         ntR198           
 CLMA_90_137/RSCO                  td                    0.105       6.504 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.504         ntR197           
 CLMA_90_141/RSCO                  td                    0.105       6.609 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.609         ntR196           
 CLMA_90_145/RSCO                  td                    0.105       6.714 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.714         ntR195           
 CLMA_90_149/RSCO                  td                    0.105       6.819 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.819         ntR194           
 CLMA_90_153/RSCO                  td                    0.105       6.924 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       6.924         ntR193           
 CLMA_90_157/RSCO                  td                    0.105       7.029 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.029         ntR192           
 CLMA_90_161/RSCO                  td                    0.105       7.134 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.134         ntR191           
 CLMA_90_165/RSCO                  td                    0.105       7.239 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.239         ntR190           
 CLMA_90_169/RSCO                  td                    0.105       7.344 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.344         ntR189           
 CLMA_90_173/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv/RS

 Data arrival time                                                   7.344         Logic Levels: 11 
                                                                                   Logic: 1.378ns(35.653%), Route: 2.487ns(64.347%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.140      16.366         ntR1725          
 CLMA_90_173/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[7]/opit_0_inv/CLK
 clock pessimism                                         0.172      16.538                          
 clock uncertainty                                      -0.350      16.188                          

 Recovery time                                           0.000      16.188                          

 Data required time                                                 16.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.188                          
 Data arrival time                                                   7.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.844                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  3.479
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.037       3.479         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMA_266_260/CLK                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_260/Q1                   tco                   0.223       3.702 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=503)      2.487       6.189         DDR3_Interface_Inst/DDR3_Inst/ddr_rstn
 CLMA_90_129/RSCO                  td                    0.105       6.294 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.294         ntR199           
 CLMA_90_133/RSCO                  td                    0.105       6.399 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.399         ntR198           
 CLMA_90_137/RSCO                  td                    0.105       6.504 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[4]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.504         ntR197           
 CLMA_90_141/RSCO                  td                    0.105       6.609 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[38]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.609         ntR196           
 CLMA_90_145/RSCO                  td                    0.105       6.714 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[26]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.714         ntR195           
 CLMA_90_149/RSCO                  td                    0.105       6.819 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.819         ntR194           
 CLMA_90_153/RSCO                  td                    0.105       6.924 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[4]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       6.924         ntR193           
 CLMA_90_157/RSCO                  td                    0.105       7.029 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[39]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.029         ntR192           
 CLMA_90_161/RSCO                  td                    0.105       7.134 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[12]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.134         ntR191           
 CLMA_90_165/RSCO                  td                    0.105       7.239 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[32]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.239         ntR190           
 CLMA_90_169/RSCO                  td                    0.105       7.344 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[18]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.344         ntR189           
 CLMA_90_173/RSCI                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/RS

 Data arrival time                                                   7.344         Logic Levels: 11 
                                                                                   Logic: 1.378ns(35.653%), Route: 2.487ns(64.347%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.140      16.366         ntR1725          
 CLMA_90_173/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[23]/opit_0_inv/CLK
 clock pessimism                                         0.172      16.538                          
 clock uncertainty                                      -0.350      16.188                          

 Recovery time                                           0.000      16.188                          

 Data required time                                                 16.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.188                          
 Data arrival time                                                   7.344                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.844                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.499
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.061       4.408         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_21/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/RESET

 Data arrival time                                                   4.408         Logic Levels: 0  
                                                                                   Logic: 0.182ns(14.642%), Route: 1.061ns(85.358%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.879       7.499         ntR1725          
 IOL_7_21/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_ba1/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.183       7.316                          
 clock uncertainty                                       0.350       7.666                          

 Removal time                                           -0.138       7.528                          

 Data required time                                                  7.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.528                          
 Data arrival time                                                   4.408                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.120                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.499
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       1.061       4.408         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_22/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/RESET

 Data arrival time                                                   4.408         Logic Levels: 0  
                                                                                   Logic: 0.182ns(14.642%), Route: 1.061ns(85.358%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.879       7.499         ntR1725          
 IOL_7_22/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_cke/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.183       7.316                          
 clock uncertainty                                       0.350       7.666                          

 Removal time                                           -0.138       7.528                          

 Data required time                                                  7.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.528                          
 Data arrival time                                                   4.408                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.120                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL/RESET
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    4.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock System_Clock (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 CLMS_10_193/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_10_193/Q0                    tco                   0.182       3.347 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=52)       0.975       4.322         DDR3_Interface_Inst/DDR3_Inst/ddrphy_dqs_rst
 IOL_7_37/LRS                                                              r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL/RESET

 Data arrival time                                                   4.322         Logic Levels: 0  
                                                                                   Logic: 0.182ns(15.730%), Route: 0.975ns(84.270%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.773       7.393         ntR1725          
 IOL_7_37/CLK_SYS                                                          r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_outbuft_addr_4/opit_1_IOL/SYSCLK
 clock pessimism                                        -0.183       7.210                          
 clock uncertainty                                       0.350       7.560                          

 Removal time                                           -0.138       7.422                          

 Data required time                                                  7.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.422                          
 Data arrival time                                                   4.322                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.100                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.956
  Launch Clock Delay      :  6.727
  Clock Pessimism Removal :  0.307

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.107       6.727         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.221       6.948 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      1.588       8.536         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_18_360/RS                                                            f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RS

 Data arrival time                                                   8.536         Logic Levels: 0  
                                                                                   Logic: 0.221ns(12.217%), Route: 1.588ns(87.783%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.287      14.956         ntR1726          
 CLMA_18_360/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.307      15.263                          
 clock uncertainty                                      -0.350      14.913                          

 Recovery time                                          -0.476      14.437                          

 Data required time                                                 14.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.437                          
 Data arrival time                                                   8.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.901                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.956
  Launch Clock Delay      :  6.628
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.008       6.628         ntR1725          
 CLMA_30_176/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_176/Q3                    tco                   0.220       6.848 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.737       8.585         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_348/RST_TRAINING_N                                                 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   8.585         Logic Levels: 0  
                                                                                   Logic: 0.220ns(11.242%), Route: 1.737ns(88.758%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.287      14.956         ntR1726          
 DQSL_6_348/CLK_REGIONAL                                                   r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                         0.304      15.260                          
 clock uncertainty                                      -0.350      14.910                          

 Recovery time                                          -0.093      14.817                          

 Data required time                                                 14.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.817                          
 Data arrival time                                                   8.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.232                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.052
  Launch Clock Delay      :  6.727
  Clock Pessimism Removal :  0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.107       6.727         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.223       6.950 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      0.952       7.902         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_124/RSCO                  td                    0.113       8.015 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_reg[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.015         ntR440           
 CLMA_30_128/RSCO                  td                    0.113       8.128 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.128         ntR439           
 CLMA_30_132/RSCO                  td                    0.113       8.241 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/right_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.241         ntR438           
 CLMA_30_136/RSCO                  td                    0.113       8.354 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calib_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.354         ntR437           
 CLMA_30_140/RSCO                  td                    0.113       8.467 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[17]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.467         ntR436           
 CLMA_30_144/RSCO                  td                    0.113       8.580 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.580         ntR435           
 CLMA_30_148/RSCO                  td                    0.113       8.693 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_reg[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.693         ntR434           
 CLMA_30_152/RSCO                  td                    0.113       8.806 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.806         ntR433           
 CLMA_30_156/RSCO                  td                    0.113       8.919 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_reg[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       8.919         ntR432           
 CLMA_30_160/RSCO                  td                    0.113       9.032 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       9.032         ntR431           
 CLMA_30_164/RSCO                  td                    0.113       9.145 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[59]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.145         ntR430           
 CLMA_30_168/RSCO                  td                    0.113       9.258 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=6)        0.000       9.258         ntR429           
 CLMA_30_172/RSCO                  td                    0.113       9.371 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r4[3]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.371         ntR428           
 CLMA_30_176/RSCO                  td                    0.113       9.484 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.484         ntR427           
 CLMA_30_180/RSCO                  td                    0.113       9.597 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.597         ntR426           
 CLMA_30_184/RSCO                  td                    0.113       9.710 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.710         ntR425           
 CLMA_30_192/RSCO                  td                    0.113       9.823 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.823         ntR424           
 CLMA_30_196/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/RS

 Data arrival time                                                   9.823         Logic Levels: 17 
                                                                                   Logic: 2.144ns(69.251%), Route: 0.952ns(30.749%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       i_clk (port)     
                                   net (fanout=1)        0.074      10.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038      10.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460      14.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000      14.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464      15.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093      15.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.826      16.052         ntR1725          
 CLMA_30_196/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value_lock[5]/opit_0_inv/CLK
 clock pessimism                                         0.437      16.489                          
 clock uncertainty                                      -0.350      16.139                          

 Recovery time                                           0.000      16.139                          

 Data required time                                                 16.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.139                          
 Data arrival time                                                   9.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.316                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  6.208
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.982       6.208         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.182       6.390 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      0.548       6.938         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_120/RSCO                  td                    0.092       7.030 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.030         ntR388           
 CLMA_46_124/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.030         Logic Levels: 1  
                                                                                   Logic: 0.274ns(33.333%), Route: 0.548ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.451       7.071         ntR1725          
 CLMA_46_124/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_txpr_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       6.634                          
 clock uncertainty                                       0.200       6.834                          

 Removal time                                            0.000       6.834                          

 Data required time                                                  6.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.834                          
 Data arrival time                                                   7.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  6.208
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.982       6.208         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.182       6.390 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      0.548       6.938         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_120/RSCO                  td                    0.092       7.030 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.030         ntR388           
 CLMA_46_124/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.030         Logic Levels: 1  
                                                                                   Logic: 0.274ns(33.333%), Route: 0.548ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.451       7.071         ntR1725          
 CLMA_46_124/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       6.634                          
 clock uncertainty                                       0.200       6.834                          

 Removal time                                            0.000       6.834                          

 Data required time                                                  6.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.834                          
 Data arrival time                                                   7.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.071
  Launch Clock Delay      :  6.208
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     0.982       6.208         ntR1725          
 CLMA_46_184/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_46_184/Q0                    tco                   0.182       6.390 r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=500)      0.548       6.938         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_120/RSCO                  td                    0.092       7.030 f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmod_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.030         ntR388           
 CLMA_46_124/RSCI                                                          f       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.030         Logic Levels: 1  
                                                                                   Logic: 0.274ns(33.333%), Route: 0.548ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.451       7.071         ntR1725          
 CLMA_46_124/CLK                                                           r       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       6.634                          
 clock uncertainty                                       0.200       6.834                          

 Removal time                                            0.000       6.834                          

 Data required time                                                  6.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.834                          
 Data arrival time                                                   7.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_154_172/Y2                   tco                   0.289       3.989 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.075       4.064         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMA_154_172/Y1                   td                    0.244       4.308 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       2.098       6.406         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_82_356/RSTA[0]                                                        f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.406         Logic Levels: 1  
                                                                                   Logic: 0.533ns(19.697%), Route: 2.173ns(80.303%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      1.005      27.339         ntclkbufg_1      
 DRM_82_356/CLKA[0]                                                        r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.250      27.330                          

 Recovery time                                          -0.088      27.242                          

 Data required time                                                 27.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.242                          
 Data arrival time                                                   6.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.836                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.453
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_154_172/Y2                   tco                   0.289       3.989 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.075       4.064         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMA_154_172/Y1                   td                    0.244       4.308 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       1.860       6.168         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_54_24/RSTA[0]                                                         f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.168         Logic Levels: 1  
                                                                                   Logic: 0.533ns(21.596%), Route: 1.935ns(78.404%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.919      27.253         ntclkbufg_1      
 DRM_54_24/CLKA[0]                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.241      27.494                          
 clock uncertainty                                      -0.250      27.244                          

 Recovery time                                          -0.088      27.156                          

 Data required time                                                 27.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.156                          
 Data arrival time                                                   6.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.988                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.448
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/CLK

 CLMA_154_172/Y2                   tco                   0.289       3.989 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff[0]/opit_0/Q
                                   net (fanout=2)        0.075       4.064         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_buff [0]
 CLMA_154_172/Y1                   td                    0.244       4.308 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       1.833       6.141         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_54_4/RSTA[0]                                                          f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.141         Logic Levels: 1  
                                                                                   Logic: 0.533ns(21.835%), Route: 1.908ns(78.165%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N9              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926      26.334         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.914      27.248         ntclkbufg_1      
 DRM_54_4/CLKA[0]                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.241      27.489                          
 clock uncertainty                                      -0.250      27.239                          

 Recovery time                                          -0.088      27.151                          

 Data required time                                                 27.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.151                          
 Data arrival time                                                   6.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.010                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_154_172/Q3                   tco                   0.178       3.607 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.058       3.665         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMA_154_172/Y1                   td                    0.156       3.821 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       0.339       4.160         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 DRM_142_168/RSTA[0]                                                       f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.160         Logic Levels: 1  
                                                                                   Logic: 0.334ns(45.691%), Route: 0.397ns(54.309%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 DRM_142_168/CLKA[0]                                                       r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst3/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                           -0.038       3.610                          

 Data required time                                                  3.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.610                          
 Data arrival time                                                   4.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.550                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_154_172/Q3                   tco                   0.178       3.607 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.058       3.665         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMA_154_172/Y1                   td                    0.159       3.824 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       0.322       4.146         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_138_173/RSCO                 td                    0.085       4.231 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.231         ntR589           
 CLMA_138_177/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.231         Logic Levels: 2  
                                                                                   Logic: 0.422ns(52.618%), Route: 0.380ns(47.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_138_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                            0.000       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.583                          
====================================================================================================

====================================================================================================

Startpoint  : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK
Endpoint    : Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : cmos1_pclk_16bit
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N9              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.926       2.534         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.895       3.429         ntclkbufg_1      
 CLMA_154_172/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/CLK

 CLMA_154_172/Q3                   tco                   0.178       3.607 f       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff/opit_0/Q
                                   net (fanout=1)        0.058       3.665         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/video_vsync_valid_buff
 CLMA_154_172/Y1                   td                    0.159       3.824 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst_inv/gateop_perm/Z
                                   net (fanout=80)       0.322       4.146         Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/fifo_wr_rst
 CLMA_138_173/RSCO                 td                    0.085       4.231 r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.231         ntR589           
 CLMA_138_177/RSCI                                                         r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.231         Logic Levels: 2  
                                                                                   Logic: 0.422ns(52.618%), Route: 0.380ns(47.382%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N9              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.943       2.775         cmos1_pclk_16bit 
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=238)      0.925       3.700         ntclkbufg_1      
 CLMA_138_177/CLK                                                          r       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.200       3.648                          

 Removal time                                            0.000       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.583                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.325
  Launch Clock Delay      :  8.953
  Clock Pessimism Removal :  0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMA_262_96/CLK                                                           r       hdmi_resetn/opit_0_inv/CLK

 CLMA_262_96/Q0                    tco                   0.221       9.174 f       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        0.583       9.757         nt_o_hdmi3_rstn  
 CLMS_274_69/RS                                                            f       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   9.757         Logic Levels: 0  
                                                                                   Logic: 0.221ns(27.488%), Route: 0.583ns(72.512%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       i_clk (port)     
                                   net (fanout=1)        0.074     100.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038     100.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423     102.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000     102.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981     103.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089     103.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669     104.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200     104.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000     104.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000     104.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460     104.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000     104.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464     105.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093     105.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211     106.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078     106.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915     107.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000     107.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895     108.325         ntclkbufg_0      
 CLMS_274_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                         0.609     108.934                          
 clock uncertainty                                      -0.150     108.784                          

 Recovery time                                          -0.476     108.308                          

 Data required time                                                108.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                108.308                          
 Data arrival time                                                   9.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.551                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_resetn/opit_0_inv/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0_inv/RS
Path Group  : ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.953
  Launch Clock Delay      :  8.325
  Clock Pessimism Removal :  -0.609

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.038       0.847 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.460       4.669         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.669 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.464       5.133         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.093       5.226 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.211       6.437         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.078       6.515 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.915       7.430         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       7.430 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.895       8.325         ntclkbufg_0      
 CLMA_262_96/CLK                                                           r       hdmi_resetn/opit_0_inv/CLK

 CLMA_262_96/Q0                    tco                   0.182       8.507 r       hdmi_resetn/opit_0_inv/Q
                                   net (fanout=2)        0.425       8.932         nt_o_hdmi3_rstn  
 CLMS_274_69/RS                                                            r       ms72xx_ctl/rstn_temp1/opit_0_inv/RS

 Data arrival time                                                   8.932         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.984%), Route: 0.425ns(70.016%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMS_274_69/CLK                                                           r       ms72xx_ctl/rstn_temp1/opit_0_inv/CLK
 clock pessimism                                        -0.609       8.344                          
 clock uncertainty                                       0.000       8.344                          

 Removal time                                           -0.187       8.157                          

 Data required time                                                  8.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.157                          
 Data arrival time                                                   8.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMA_270_88/CLK                                                           r       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/CLK

 CLMA_270_88/Q0                    tco                   0.221       9.174 f       ms72xx_ctl/ms7200_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        3.684      12.858         nt_o_led[1]      
 IOL_19_373/DO                     td                    0.106      12.964 f       o_led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000      12.964         o_led_obuf[1]/ntO
 IOBS_TB_17_376/PAD                td                    3.238      16.202 f       o_led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      16.309         o_led[1]         
 A2                                                                        f       o_led[1] (port)  

 Data arrival time                                                  16.309         Logic Levels: 2  
                                                                                   Logic: 3.565ns(48.464%), Route: 3.791ns(51.536%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : o_led[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMA_270_52/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_270_52/Q0                    tco                   0.221       9.174 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        3.681      12.855         nt_o_led[0]      
 IOL_19_374/DO                     td                    0.106      12.961 f       o_led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000      12.961         o_led_obuf[0]/ntO
 IOBD_16_376/PAD                   td                    3.238      16.199 f       o_led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      16.308         o_led[0]         
 B2                                                                        f       o_led[0] (port)  

 Data arrival time                                                  16.308         Logic Levels: 2  
                                                                                   Logic: 3.565ns(48.470%), Route: 3.790ns(51.530%)
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/state_reg[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : io_hdmi1_sda (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       i_clk (port)     
                                   net (fanout=1)        0.074       0.074         i_clk            
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       i_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         i_clk_ibuf/ntD   
 IOL_327_210/INCK                  td                    0.058       0.993 r       i_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N5              
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       DDR3_Interface_Inst/DDR3_Inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         DDR3_Interface_Inst/DDR3_Inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       DDR3_Interface_Inst/DDR3_Inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.468       4.973         clk_system       
 RCKB_7_318/CLK_OUT                td                    0.000       4.973 r       BUFROUTE_0/CLKOUT
                                   net (fanout=13)       0.533       5.506         ntR1726          
 CLMA_18_284/Y6CD                  td                    0.114       5.620 r       CLKROUTE_0/Z     
                                   net (fanout=3189)     1.393       7.013         ntR1725          
 PLL_158_303/CLK_OUT0              td                    0.083       7.096 r       Config_HDMI_Inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.932       8.028         clk_config_hdmi  
 USCM_84_116/CLK_USCM              td                    0.000       8.028 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=239)      0.925       8.953         ntclkbufg_0      
 CLMS_290_81/CLK                                                           r       ms72xx_ctl/iic_dri_rx/state_reg[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_290_81/Q1                    tco                   0.223       9.176 f       ms72xx_ctl/iic_dri_rx/state_reg[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.288       9.464         ms72xx_ctl/iic_dri_rx/state_reg [4]
 CLMA_290_68/Y1                    td                    0.224       9.688 f       ms72xx_ctl/iic_dri_rx/N80_0/gateop_perm/Z
                                   net (fanout=1)        0.819      10.507         ms72xx_ctl/iic_dri_rx/N80_rnmt
 IOL_327_25/TO                     td                    0.106      10.613 f       ms72xx_ctl.iic_sda_tri/opit_1/T
                                   net (fanout=1)        0.000      10.613         ms72xx_ctl.iic_sda_tri/ntT
 IOBS_LR_328_24/PAD                tse                   3.197      13.810 f       ms72xx_ctl.iic_sda_tri/opit_0/IO
                                   net (fanout=1)        0.051      13.861         nt_io_hdmi1_sda  
 V20                                                                       f       io_hdmi1_sda (port)

 Data arrival time                                                  13.861         Logic Levels: 3  
                                                                                   Logic: 3.750ns(76.406%), Route: 1.158ns(23.594%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[19] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V15                                                     0.000       0.000 r       i_hdmi1_data[19] (port)
                                   net (fanout=1)        0.060       0.060         i_hdmi1_data[19] 
 IOBR_TB_288_0/DIN                 td                    0.735       0.795 r       i_hdmi1_data_ibuf[19]/opit_0/O
                                   net (fanout=1)        0.000       0.795         i_hdmi1_data_ibuf[19]/ntD
 IOL_291_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[19]/opit_0_IQ/I

 Data arrival time                                                   0.795         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.453%), Route: 0.060ns(7.547%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[10] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 r       i_hdmi1_data[10] (port)
                                   net (fanout=1)        0.065       0.065         i_hdmi1_data[10] 
 IOBS_TB_316_0/DIN                 td                    0.735       0.800 r       i_hdmi1_data_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       0.800         i_hdmi1_data_ibuf[10]/ntD
 IOL_319_5/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[10]/opit_0_IQ/I

 Data arrival time                                                   0.800         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.875%), Route: 0.065ns(8.125%)
====================================================================================================

====================================================================================================

Startpoint  : i_hdmi1_data[22] (port)
Endpoint    : Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W14                                                     0.000       0.000 r       i_hdmi1_data[22] (port)
                                   net (fanout=1)        0.067       0.067         i_hdmi1_data[22] 
 IOBD_197_0/DIN                    td                    0.735       0.802 r       i_hdmi1_data_ibuf[22]/opit_0/O
                                   net (fanout=1)        0.000       0.802         i_hdmi1_data_ibuf[22]/ntD
 IOL_199_6/DI                                                              r       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[22]/opit_0_IQ/I

 Data arrival time                                                   0.802         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.646%), Route: 0.067ns(8.354%)
====================================================================================================

{System_Clock} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_42_197/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_42_197/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_42_197/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pixel_clock1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.155       3.368           1.213           Low Pulse Width   IOL_215_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[3]/opit_0_IQ/SYSCLK
 2.155       3.368           1.213           Low Pulse Width   IOL_215_6/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[4]/opit_0_IQ/SYSCLK
 2.155       3.368           1.213           Low Pulse Width   IOL_203_5/CLK_SYS       Image_Process_Interface_Inst/Image_Preprocess_Interface_1/Video_Analyze_Interface_Inst/video_data_i[5]/opit_0_IQ/SYSCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_180/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        DDR3_Interface_Inst/DDR3_Inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_153/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_78_153/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_161/CLK         DDR3_Interface_Inst/DDR3_Inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           Low Pulse Width   CLMS_198_121/CLK        cmos1_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_198_121/CLK        cmos1_8_16bit/de_i_r/opit_0/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_198_121/CLK        cmos1_8_16bit/de_i_r1/opit_0/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           High Pulse Width  DRM_142_4/CLKA[0]       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_142_4/CLKA[0]       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_54_68/CLKA[0]       Image_Process_Interface_Inst/Frame_WR_Interface_Inst2/FIFO_16x4096x128_Inst/U_ipml_fifo_FIFO_16x4096x128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{ddrphy_clkin|Config_HDMI_Inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_68/CLKA[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_278_68/CLKB[0]      ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{System_Clock|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.664      20.000          0.336           High Pulse Width  CLMA_242_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           Low Pulse Width   CLMA_242_32/CLK         coms1_reg_config/clock_20k/opit_0_inv_L5Q_perm/CLK
 19.664      20.000          0.336           High Pulse Width  CLMA_230_25/CLK         coms1_reg_config/clock_20k_cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                              
+------------------------------------------------------------------------------------------------------+
| Input      | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/place_route/DDR_HDMI_Loop_Demo_pnr.adf       
| Output     | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/report_timing/DDR_HDMI_Loop_Demo_rtp.adf     
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/report_timing/DDR_HDMI_Loop_Demo.rtr         
|            | D:/ziguang/end1/ov5640/DDR_HDMI_Loop_Demo/report_timing/rtr.db                         
+------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,026 MB
Total CPU time to report_timing completion : 0h:0m:16s
Process Total CPU time to report_timing completion : 0h:0m:20s
Total real time to report_timing completion : 0h:0m:19s
