

================================================================
== Vivado HLS Report for 'ov7670_LUMA_CHROMA'
================================================================
* Date:           Sat Aug 19 13:09:34 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        OV7670_LUMA_CHROMA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.37|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      9|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      7|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       5|     16|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |ap_sig_116      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_119      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_122      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_46       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_52       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_55       |    and   |      0|  0|   1|           1|           1|
    |ap_sig_59       |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_80_p2  |    xor   |      0|  0|   2|           1|           2|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   9|           8|           9|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_outStream_CHROMA_V_V_TREADY     |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_LUMA_V_V_TREADY       |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_grayscale_V_V_TREADY  |   1|          2|    1|          2|
    |inStream_V_V_TDATA_blk_n                       |   1|          2|    1|          2|
    |outStream_CHROMA_V_V_TDATA_blk_n               |   1|          2|    1|          2|
    |outStream_LUMA_V_V_TDATA_blk_n                 |   1|          2|    1|          2|
    |outStream_grayscale_V_V_TDATA_blk_n            |   1|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |   7|         14|    7|         14|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  1|   0|    1|          0|
    |ap_reg_ioackin_outStream_CHROMA_V_V_TREADY     |  1|   0|    1|          0|
    |ap_reg_ioackin_outStream_LUMA_V_V_TREADY       |  1|   0|    1|          0|
    |ap_reg_ioackin_outStream_grayscale_V_V_TREADY  |  1|   0|    1|          0|
    |grayscale_valid                                |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  5|   0|    5|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |    ov7670_LUMA_CHROMA   | return value |
|ap_rst_n                        |  in |    1| ap_ctrl_hs |    ov7670_LUMA_CHROMA   | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |    ov7670_LUMA_CHROMA   | return value |
|ap_done                         | out |    1| ap_ctrl_hs |    ov7670_LUMA_CHROMA   | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |    ov7670_LUMA_CHROMA   | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |    ov7670_LUMA_CHROMA   | return value |
|inStream_V_V_TDATA              |  in |    8|    axis    |       inStream_V_V      |    pointer   |
|inStream_V_V_TVALID             |  in |    1|    axis    |       inStream_V_V      |    pointer   |
|inStream_V_V_TREADY             | out |    1|    axis    |       inStream_V_V      |    pointer   |
|outStream_grayscale_V_V_TDATA   | out |    8|    axis    | outStream_grayscale_V_V |    pointer   |
|outStream_grayscale_V_V_TVALID  | out |    1|    axis    | outStream_grayscale_V_V |    pointer   |
|outStream_grayscale_V_V_TREADY  |  in |    1|    axis    | outStream_grayscale_V_V |    pointer   |
|enable_raw_stream               |  in |    1|   ap_none  |    enable_raw_stream    |    scalar    |
|outStream_LUMA_V_V_TDATA        | out |    8|    axis    |    outStream_LUMA_V_V   |    pointer   |
|outStream_LUMA_V_V_TVALID       | out |    1|    axis    |    outStream_LUMA_V_V   |    pointer   |
|outStream_LUMA_V_V_TREADY       |  in |    1|    axis    |    outStream_LUMA_V_V   |    pointer   |
|outStream_CHROMA_V_V_TDATA      | out |    8|    axis    |   outStream_CHROMA_V_V  |    pointer   |
|outStream_CHROMA_V_V_TVALID     | out |    1|    axis    |   outStream_CHROMA_V_V  |    pointer   |
|outStream_CHROMA_V_V_TREADY     |  in |    1|    axis    |   outStream_CHROMA_V_V  |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.37ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !7

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_grayscale_V_V), !map !11

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %enable_raw_stream), !map !15

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_LUMA_V_V), !map !21

ST_1: stg_6 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_CHROMA_V_V), !map !25

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @ov7670_LUMA_CHROMA_str) nounwind

ST_1: enable_raw_stream_read [1/1] 0.00ns
:6  %enable_raw_stream_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %enable_raw_stream)

ST_1: stg_9 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i1 %enable_raw_stream, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_10 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_11 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_grayscale_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_12 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_LUMA_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_13 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_CHROMA_V_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_14 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecReset(i1* @grayscale_valid, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: tmp_V [1/1] 0.00ns
:13  %tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)

ST_1: grayscale_valid_load [1/1] 0.00ns
:14  %grayscale_valid_load = load i1* @grayscale_valid, align 1

ST_1: stg_17 [1/1] 0.00ns
:15  br i1 %grayscale_valid_load, label %1, label %3

ST_1: stg_18 [1/1] 0.00ns
:0  br i1 %enable_raw_stream_read, label %4, label %._crit_edge5

ST_1: stg_19 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_CHROMA_V_V, i8 %tmp_V)

ST_1: stg_20 [1/1] 0.00ns
:1  br label %._crit_edge5

ST_1: stg_21 [1/1] 0.00ns
._crit_edge5:0  br label %5

ST_1: stg_22 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_grayscale_V_V, i8 %tmp_V)

ST_1: stg_23 [1/1] 0.00ns
:1  br i1 %enable_raw_stream_read, label %2, label %._crit_edge

ST_1: stg_24 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_LUMA_V_V, i8 %tmp_V)

ST_1: stg_25 [1/1] 0.00ns
:1  br label %._crit_edge

ST_1: stg_26 [1/1] 0.00ns
._crit_edge:0  br label %5

ST_1: tmp_6 [1/1] 1.37ns
:0  %tmp_6 = xor i1 %grayscale_valid_load, true

ST_1: stg_28 [1/1] 0.00ns
:1  store i1 %tmp_6, i1* @grayscale_valid, align 1

ST_1: stg_29 [1/1] 0.00ns
:2  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_grayscale_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ enable_raw_stream]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outStream_LUMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_CHROMA_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ grayscale_valid]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2                  (specbitsmap  ) [ 00]
stg_3                  (specbitsmap  ) [ 00]
stg_4                  (specbitsmap  ) [ 00]
stg_5                  (specbitsmap  ) [ 00]
stg_6                  (specbitsmap  ) [ 00]
stg_7                  (spectopmodule) [ 00]
enable_raw_stream_read (read         ) [ 01]
stg_9                  (specinterface) [ 00]
stg_10                 (specinterface) [ 00]
stg_11                 (specinterface) [ 00]
stg_12                 (specinterface) [ 00]
stg_13                 (specinterface) [ 00]
stg_14                 (specreset    ) [ 00]
tmp_V                  (read         ) [ 00]
grayscale_valid_load   (load         ) [ 01]
stg_17                 (br           ) [ 00]
stg_18                 (br           ) [ 00]
stg_19                 (write        ) [ 00]
stg_20                 (br           ) [ 00]
stg_21                 (br           ) [ 00]
stg_22                 (write        ) [ 00]
stg_23                 (br           ) [ 00]
stg_24                 (write        ) [ 00]
stg_25                 (br           ) [ 00]
stg_26                 (br           ) [ 00]
tmp_6                  (xor          ) [ 00]
stg_28                 (store        ) [ 00]
stg_29                 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outStream_grayscale_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_grayscale_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable_raw_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable_raw_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outStream_LUMA_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_LUMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outStream_CHROMA_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_CHROMA_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="grayscale_valid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grayscale_valid"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ov7670_LUMA_CHROMA_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="enable_raw_stream_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="enable_raw_stream_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_V_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="stg_19_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_19/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stg_22_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="stg_24_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_24/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grayscale_valid_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="grayscale_valid_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_6_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_28_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_28/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="34" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="46" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="46" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="46" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_grayscale_V_V | {1 }
	Port: outStream_LUMA_V_V | {1 }
	Port: outStream_CHROMA_V_V | {1 }
	Port: grayscale_valid | {1 }
 - Input state : 
	Port: ov7670_LUMA_CHROMA : inStream_V_V | {1 }
	Port: ov7670_LUMA_CHROMA : enable_raw_stream | {1 }
	Port: ov7670_LUMA_CHROMA : grayscale_valid | {1 }
  - Chain level:
	State 1
		stg_17 : 1
		tmp_6 : 1
		stg_28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    xor   |            tmp_6_fu_80            |    0    |    1    |
|----------|-----------------------------------|---------|---------|
|   read   | enable_raw_stream_read_read_fu_40 |    0    |    0    |
|          |          tmp_V_read_fu_46         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         stg_19_write_fu_52        |    0    |    0    |
|   write  |         stg_22_write_fu_60        |    0    |    0    |
|          |         stg_24_write_fu_68        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    1    |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    1   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |    1   |
+-----------+--------+--------+
