<?xml version="1.0" encoding="UTF-8"?>
<ProgramExecution>
 <SOPCSystem>
  <CompileID>0</CompileID>
  <DeviceFamily>UNKNOWN</DeviceFamily>
  <HDLLanguage></HDLLanguage>
  <Qsys>0</Qsys>
  <SOPCModule>
   <C>1</C>
   <ModuleType>non_altera_module</ModuleType>
   <SOPCInterface>
    <C>2</C>
    <InterfaceType>clock_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>3</C>
     <Name>clockRate</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>4</C>
     <Name>externallyDriven</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>5</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>6</C>
     <Direction>Input</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>7</C>
    <InterfaceType>reset_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>8</C>
     <Name>associatedClock</Name>
     <Value>inclk_interface</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>9</C>
     <Name>synchronousEdges</Name>
     <Value>DEASSERT</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>10</C>
     <Direction>Input</Direction>
     <Role>reset</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>11</C>
    <InterfaceType>avalon_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>12</C>
     <Name>addressAlignment</Name>
     <Value>DYNAMIC</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>13</C>
     <Name>addressGroup</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>14</C>
     <Name>addressSpan</Name>
     <Value>16</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>15</C>
     <Name>addressUnits</Name>
     <Value>WORDS</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>16</C>
     <Name>alwaysBurstMaxBurst</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>17</C>
     <Name>associatedClock</Name>
     <Value>inclk_interface</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>18</C>
     <Name>associatedReset</Name>
     <Value>inclk_interface_reset</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>19</C>
     <Name>bitsPerSymbol</Name>
     <Value>8</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>20</C>
     <Name>bridgedAddressOffset</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>21</C>
     <Name>bridgesToMaster</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>22</C>
     <Name>burstOnBurstBoundariesOnly</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>23</C>
     <Name>burstcountUnits</Name>
     <Value>WORDS</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>24</C>
     <Name>constantBurstBehavior</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>25</C>
     <Name>explicitAddressSpan</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>26</C>
     <Name>holdTime</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>27</C>
     <Name>interleaveBursts</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>28</C>
     <Name>isBigEndian</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>29</C>
     <Name>isFlash</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>30</C>
     <Name>isMemoryDevice</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>31</C>
     <Name>isNonVolatileStorage</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>32</C>
     <Name>linewrapBursts</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>33</C>
     <Name>maximumPendingReadTransactions</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>34</C>
     <Name>maximumPendingWriteTransactions</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>35</C>
     <Name>minimumUninterruptedRunLength</Name>
     <Value>1</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>36</C>
     <Name>printableDevice</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>37</C>
     <Name>readLatency</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>38</C>
     <Name>readWaitStates</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>39</C>
     <Name>readWaitTime</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>40</C>
     <Name>registerIncomingSignals</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>41</C>
     <Name>registerOutgoingSignals</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>42</C>
     <Name>setupTime</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>43</C>
     <Name>timingUnits</Name>
     <Value>Cycles</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>44</C>
     <Name>transparentBridge</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>45</C>
     <Name>wellBehavedWaitrequest</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>46</C>
     <Name>writeLatency</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>47</C>
     <Name>writeWaitStates</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>48</C>
     <Name>writeWaitTime</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>49</C>
     <Direction>Input</Direction>
     <Role>read</Role>
     <Width>1</Width>
    </SOPCPort>
    <SOPCPort>
     <C>50</C>
     <Direction>Input</Direction>
     <Role>write</Role>
     <Width>1</Width>
    </SOPCPort>
    <SOPCPort>
     <C>51</C>
     <Direction>Input</Direction>
     <Role>address</Role>
     <Width>2</Width>
    </SOPCPort>
    <SOPCPort>
     <C>52</C>
     <Direction>Output</Direction>
     <Role>readdata</Role>
     <Width>32</Width>
    </SOPCPort>
    <SOPCPort>
     <C>53</C>
     <Direction>Input</Direction>
     <Role>writedata</Role>
     <Width>32</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>54</C>
    <InterfaceType>clock_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>55</C>
     <Name>associatedDirectClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>56</C>
     <Name>clockRate</Name>
     <Value>75000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>57</C>
     <Name>clockRateKnown</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>58</C>
     <Name>externallyDriven</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>59</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>60</C>
     <Direction>Output</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>61</C>
    <InterfaceType>clock_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>62</C>
     <Name>associatedDirectClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>63</C>
     <Name>clockRate</Name>
     <Value>75000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>64</C>
     <Name>clockRateKnown</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>65</C>
     <Name>externallyDriven</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>66</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>67</C>
     <Direction>Output</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>68</C>
    <InterfaceType>conduit_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>69</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>70</C>
     <Name>associatedReset</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>71</C>
     <Direction>Input</Direction>
     <Role>export</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>72</C>
    <InterfaceType>conduit_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>73</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>74</C>
     <Name>associatedReset</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>75</C>
     <Direction>Output</Direction>
     <Role>export</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>76</C>
    <InterfaceType>conduit_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>77</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>78</C>
     <Name>associatedReset</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>79</C>
     <Direction>Output</Direction>
     <Role>export</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
  </SOPCModule>
  <SOPCModule>
   <C>80</C>
   <ModuleType>non_altera_module</ModuleType>
   <SOPCInterface>
    <C>81</C>
    <InterfaceType>clock_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>82</C>
     <Name>clockRate</Name>
     <Value>50000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>83</C>
     <Name>externallyDriven</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>84</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>85</C>
     <Direction>Input</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>86</C>
    <InterfaceType>reset_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>87</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>88</C>
     <Name>synchronousEdges</Name>
     <Value>NONE</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>89</C>
     <Direction>Input</Direction>
     <Role>reset_n</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>90</C>
    <InterfaceType>clock_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>91</C>
     <Name>associatedDirectClock</Name>
     <Value>clk_in</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>92</C>
     <Name>clockRate</Name>
     <Value>50000000</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>93</C>
     <Name>clockRateKnown</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>94</C>
     <Name>externallyDriven</Name>
     <Value>true</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>95</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>96</C>
     <Direction>Output</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>97</C>
    <InterfaceType>reset_start</InterfaceType>
    <SOPCInterfaceParameter>
     <C>98</C>
     <Name>associatedClock</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>99</C>
     <Name>associatedDirectReset</Name>
     <Value>clk_in_reset</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>100</C>
     <Name>associatedResetSinks</Name>
     <Value>clk_in_reset</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>101</C>
     <Name>synchronousEdges</Name>
     <Value>NONE</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>102</C>
     <Direction>Output</Direction>
     <Role>reset_n</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
  </SOPCModule>
  <SOPCModule>
   <C>103</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>104</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>105</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>106</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>107</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>108</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>109</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>110</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>111</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>112</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>113</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>114</C>
    <Name>width</Name>
    <Value>7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>115</C>
    <Name>clockRate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>116</C>
    <Name>derived_has_tri</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>117</C>
    <Name>derived_has_out</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>118</C>
    <Name>derived_has_in</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>119</C>
    <Name>derived_do_test_bench_wiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>120</C>
    <Name>derived_capture</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>121</C>
    <Name>derived_edge_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>122</C>
    <Name>derived_irq_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>123</C>
    <Name>derived_has_irq</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>124</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>125</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>126</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>127</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>128</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>129</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>130</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>131</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>132</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>133</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>134</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>135</C>
    <Name>width</Name>
    <Value>7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>136</C>
    <Name>clockRate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>137</C>
    <Name>derived_has_tri</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>138</C>
    <Name>derived_has_out</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>139</C>
    <Name>derived_has_in</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>140</C>
    <Name>derived_do_test_bench_wiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>141</C>
    <Name>derived_capture</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>142</C>
    <Name>derived_edge_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>143</C>
    <Name>derived_irq_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>144</C>
    <Name>derived_has_irq</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>145</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>146</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>147</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>148</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>149</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>150</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>151</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>152</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>153</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>154</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>155</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>156</C>
    <Name>width</Name>
    <Value>7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>157</C>
    <Name>clockRate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>158</C>
    <Name>derived_has_tri</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>159</C>
    <Name>derived_has_out</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>160</C>
    <Name>derived_has_in</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>161</C>
    <Name>derived_do_test_bench_wiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>162</C>
    <Name>derived_capture</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>163</C>
    <Name>derived_edge_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>164</C>
    <Name>derived_irq_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>165</C>
    <Name>derived_has_irq</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>166</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>167</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>168</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>169</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>170</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>171</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>172</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>173</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>174</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>175</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>176</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>177</C>
    <Name>width</Name>
    <Value>7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>178</C>
    <Name>clockRate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>179</C>
    <Name>derived_has_tri</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>180</C>
    <Name>derived_has_out</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>181</C>
    <Name>derived_has_in</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>182</C>
    <Name>derived_do_test_bench_wiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>183</C>
    <Name>derived_capture</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>184</C>
    <Name>derived_edge_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>185</C>
    <Name>derived_irq_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>186</C>
    <Name>derived_has_irq</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>187</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>188</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>189</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>190</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>191</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>192</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>193</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>194</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>195</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>196</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>197</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>198</C>
    <Name>width</Name>
    <Value>7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>199</C>
    <Name>clockRate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>200</C>
    <Name>derived_has_tri</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>201</C>
    <Name>derived_has_out</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>202</C>
    <Name>derived_has_in</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>203</C>
    <Name>derived_do_test_bench_wiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>204</C>
    <Name>derived_capture</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>205</C>
    <Name>derived_edge_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>206</C>
    <Name>derived_irq_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>207</C>
    <Name>derived_has_irq</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>208</C>
   <ModuleType>altera_avalon_jtag_uart</ModuleType>
   <SOPCModuleParameter>
    <C>209</C>
    <Name>allowMultipleConnections</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>210</C>
    <Name>hubInstanceID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>211</C>
    <Name>readBufferDepth</Name>
    <Value>64</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>212</C>
    <Name>readIRQThreshold</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>213</C>
    <Name>simInputCharacterStream</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>214</C>
    <Name>simInteractiveOptions</Name>
    <Value>NO_INTERACTIVE_WINDOWS</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>215</C>
    <Name>useRegistersForReadBuffer</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>216</C>
    <Name>useRegistersForWriteBuffer</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>217</C>
    <Name>useRelativePathForSimFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>218</C>
    <Name>writeBufferDepth</Name>
    <Value>64</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>219</C>
    <Name>writeIRQThreshold</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>220</C>
    <Name>clkFreq</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>221</C>
    <Name>avalonSpec</Name>
    <Value>2.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>222</C>
    <Name>legacySignalAllow</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>223</C>
    <Name>enableInteractiveInput</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>224</C>
    <Name>enableInteractiveOutput</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>225</C>
   <ModuleType>altera_avalon_pio</ModuleType>
   <SOPCModuleParameter>
    <C>226</C>
    <Name>bitClearingEdgeCapReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>227</C>
    <Name>bitModifyingOutReg</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>228</C>
    <Name>captureEdge</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>229</C>
    <Name>direction</Name>
    <Value>Output</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>230</C>
    <Name>edgeType</Name>
    <Value>RISING</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>231</C>
    <Name>generateIRQ</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>232</C>
    <Name>irqType</Name>
    <Value>LEVEL</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>233</C>
    <Name>resetValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>234</C>
    <Name>simDoTestBenchWiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>235</C>
    <Name>simDrivenValue</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>236</C>
    <Name>width</Name>
    <Value>18</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>237</C>
    <Name>clockRate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>238</C>
    <Name>derived_has_tri</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>239</C>
    <Name>derived_has_out</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>240</C>
    <Name>derived_has_in</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>241</C>
    <Name>derived_do_test_bench_wiring</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>242</C>
    <Name>derived_capture</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>243</C>
    <Name>derived_edge_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>244</C>
    <Name>derived_irq_type</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>245</C>
    <Name>derived_has_irq</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>246</C>
   <ModuleType>altera_nios2_gen2</ModuleType>
   <SOPCModuleParameter>
    <C>247</C>
    <Name>tmr_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>248</C>
    <Name>setting_disable_tmr_inj</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>249</C>
    <Name>setting_showUnpublishedSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>250</C>
    <Name>setting_showInternalSettings</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>251</C>
    <Name>setting_preciseIllegalMemAccessException</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>252</C>
    <Name>setting_exportPCB</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>253</C>
    <Name>setting_exportdebuginfo</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>254</C>
    <Name>setting_clearXBitsLDNonBypass</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>255</C>
    <Name>setting_bigEndian</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>256</C>
    <Name>setting_export_large_RAMs</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>257</C>
    <Name>setting_asic_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>258</C>
    <Name>setting_asic_synopsys_translate_on_off</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>259</C>
    <Name>setting_asic_third_party_synthesis</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>260</C>
    <Name>setting_asic_add_scan_mode_input</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>261</C>
    <Name>setting_oci_version</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>262</C>
    <Name>setting_fast_register_read</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>263</C>
    <Name>setting_exportHostDebugPort</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>264</C>
    <Name>setting_oci_export_jtag_signals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>265</C>
    <Name>setting_avalonDebugPortPresent</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>266</C>
    <Name>setting_alwaysEncrypt</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>267</C>
    <Name>io_regionbase</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>268</C>
    <Name>io_regionsize</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>269</C>
    <Name>setting_support31bitdcachebypass</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>270</C>
    <Name>setting_activateTrace</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>271</C>
    <Name>setting_allow_break_inst</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>272</C>
    <Name>setting_activateTestEndChecker</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>273</C>
    <Name>setting_ecc_sim_test_ports</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>274</C>
    <Name>setting_disableocitrace</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>275</C>
    <Name>setting_activateMonitors</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>276</C>
    <Name>setting_HDLSimCachesCleared</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>277</C>
    <Name>setting_HBreakTest</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>278</C>
    <Name>setting_breakslaveoveride</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>279</C>
    <Name>mpu_useLimit</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>280</C>
    <Name>mpu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>281</C>
    <Name>mmu_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>282</C>
    <Name>mmu_autoAssignTlbPtrSz</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>283</C>
    <Name>cpuReset</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>284</C>
    <Name>resetrequest_enabled</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>285</C>
    <Name>setting_removeRAMinit</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>286</C>
    <Name>setting_shadowRegisterSets</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>287</C>
    <Name>mpu_numOfInstRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>288</C>
    <Name>mpu_numOfDataRegion</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>289</C>
    <Name>mmu_TLBMissExcOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>290</C>
    <Name>resetOffset</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>291</C>
    <Name>exceptionOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>292</C>
    <Name>cpuID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>293</C>
    <Name>breakOffset</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>294</C>
    <Name>userDefinedSettings</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>295</C>
    <Name>tracefilename</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>296</C>
    <Name>resetSlave</Name>
    <Value>onchip_memory2_0.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>297</C>
    <Name>mmu_TLBMissExcSlave</Name>
    <Value>None</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>298</C>
    <Name>exceptionSlave</Name>
    <Value>onchip_memory2_0.s1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>299</C>
    <Name>breakSlave</Name>
    <Value>None</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>300</C>
    <Name>setting_interruptControllerType</Name>
    <Value>Internal</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>301</C>
    <Name>setting_branchpredictiontype</Name>
    <Value>Dynamic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>302</C>
    <Name>setting_bhtPtrSz</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>303</C>
    <Name>cpuArchRev</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>304</C>
    <Name>stratix_dspblock_shift_mul</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>305</C>
    <Name>shifterType</Name>
    <Value>fast_le_shift</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>306</C>
    <Name>multiplierType</Name>
    <Value>mul_fast32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>307</C>
    <Name>mul_shift_choice</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>308</C>
    <Name>mul_32_impl</Name>
    <Value>2</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>309</C>
    <Name>mul_64_impl</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>310</C>
    <Name>shift_rot_impl</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>311</C>
    <Name>dividerType</Name>
    <Value>no_div</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>312</C>
    <Name>mpu_minInstRegionSize</Name>
    <Value>12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>313</C>
    <Name>mpu_minDataRegionSize</Name>
    <Value>12</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>314</C>
    <Name>mmu_uitlbNumEntries</Name>
    <Value>4</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>315</C>
    <Name>mmu_udtlbNumEntries</Name>
    <Value>6</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>316</C>
    <Name>mmu_tlbPtrSz</Name>
    <Value>7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>317</C>
    <Name>mmu_tlbNumWays</Name>
    <Value>16</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>318</C>
    <Name>mmu_processIDNumBits</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>319</C>
    <Name>impl</Name>
    <Value>Fast</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>320</C>
    <Name>icache_size</Name>
    <Value>4096</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>321</C>
    <Name>fa_cache_line</Name>
    <Value>2</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>322</C>
    <Name>fa_cache_linesize</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>323</C>
    <Name>icache_tagramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>324</C>
    <Name>icache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>325</C>
    <Name>icache_numTCIM</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>326</C>
    <Name>icache_burstType</Name>
    <Value>None</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>327</C>
    <Name>dcache_bursts</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>328</C>
    <Name>dcache_victim_buf_impl</Name>
    <Value>ram</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>329</C>
    <Name>dcache_size</Name>
    <Value>2048</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>330</C>
    <Name>dcache_tagramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>331</C>
    <Name>dcache_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>332</C>
    <Name>dcache_numTCDM</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>333</C>
    <Name>setting_exportvectors</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>334</C>
    <Name>setting_usedesignware</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>335</C>
    <Name>setting_ecc_present</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>336</C>
    <Name>setting_ic_ecc_present</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>337</C>
    <Name>setting_rf_ecc_present</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>338</C>
    <Name>setting_mmu_ecc_present</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>339</C>
    <Name>setting_dc_ecc_present</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>340</C>
    <Name>setting_itcm_ecc_present</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>341</C>
    <Name>setting_dtcm_ecc_present</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>342</C>
    <Name>regfile_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>343</C>
    <Name>ocimem_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>344</C>
    <Name>ocimem_ramInit</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>345</C>
    <Name>mmu_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>346</C>
    <Name>bht_ramBlockType</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>347</C>
    <Name>cdx_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>348</C>
    <Name>mpx_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>349</C>
    <Name>debug_enabled</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>350</C>
    <Name>debug_triggerArming</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>351</C>
    <Name>debug_debugReqSignals</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>352</C>
    <Name>debug_assignJtagInstanceID</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>353</C>
    <Name>debug_jtagInstanceID</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>354</C>
    <Name>debug_OCIOnchipTrace</Name>
    <Value>_128</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>355</C>
    <Name>debug_hwbreakpoint</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>356</C>
    <Name>debug_datatrigger</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>357</C>
    <Name>debug_traceType</Name>
    <Value>none</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>358</C>
    <Name>debug_traceStorage</Name>
    <Value>onchip_trace</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>359</C>
    <Name>master_addr_map</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>360</C>
    <Name>instruction_master_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>361</C>
    <Name>instruction_master_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>362</C>
    <Name>flash_instruction_master_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>363</C>
    <Name>flash_instruction_master_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>364</C>
    <Name>data_master_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>365</C>
    <Name>data_master_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>366</C>
    <Name>tightly_coupled_instruction_master_0_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>367</C>
    <Name>tightly_coupled_instruction_master_0_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>368</C>
    <Name>tightly_coupled_instruction_master_1_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>369</C>
    <Name>tightly_coupled_instruction_master_1_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>370</C>
    <Name>tightly_coupled_instruction_master_2_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>371</C>
    <Name>tightly_coupled_instruction_master_2_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>372</C>
    <Name>tightly_coupled_instruction_master_3_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>373</C>
    <Name>tightly_coupled_instruction_master_3_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>374</C>
    <Name>tightly_coupled_data_master_0_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>375</C>
    <Name>tightly_coupled_data_master_0_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>376</C>
    <Name>tightly_coupled_data_master_1_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>377</C>
    <Name>tightly_coupled_data_master_1_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>378</C>
    <Name>tightly_coupled_data_master_2_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>379</C>
    <Name>tightly_coupled_data_master_2_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>380</C>
    <Name>tightly_coupled_data_master_3_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>381</C>
    <Name>tightly_coupled_data_master_3_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>382</C>
    <Name>instruction_master_high_performance_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>383</C>
    <Name>instruction_master_high_performance_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>384</C>
    <Name>data_master_high_performance_paddr_base</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>385</C>
    <Name>data_master_high_performance_paddr_size</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>386</C>
    <Name>resetAbsoluteAddr</Name>
    <Value>268959744</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>387</C>
    <Name>exceptionAbsoluteAddr</Name>
    <Value>268959776</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>388</C>
    <Name>breakAbsoluteAddr</Name>
    <Value>269486112</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>389</C>
    <Name>mmu_TLBMissExcAbsAddr</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>390</C>
    <Name>dcache_bursts_derived</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>391</C>
    <Name>dcache_size_derived</Name>
    <Value>2048</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>392</C>
    <Name>breakSlave_derived</Name>
    <Value>nios2.debug_mem_slave</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>393</C>
    <Name>dcache_lineSize_derived</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>394</C>
    <Name>setting_ioregionBypassDCache</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>395</C>
    <Name>setting_bit31BypassDCache</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>396</C>
    <Name>translate_on</Name>
    <Value> "synthesis translate_on"  </Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>397</C>
    <Name>translate_off</Name>
    <Value> "synthesis translate_off" </Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>398</C>
    <Name>debug_onchiptrace</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>399</C>
    <Name>debug_offchiptrace</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>400</C>
    <Name>debug_insttrace</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>401</C>
    <Name>debug_datatrace</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>402</C>
    <Name>instAddrWidth</Name>
    <Value>29</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>403</C>
    <Name>faAddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>404</C>
    <Name>dataAddrWidth</Name>
    <Value>29</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>405</C>
    <Name>tightlyCoupledDataMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>406</C>
    <Name>tightlyCoupledDataMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>407</C>
    <Name>tightlyCoupledDataMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>408</C>
    <Name>tightlyCoupledDataMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>409</C>
    <Name>tightlyCoupledInstructionMaster0AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>410</C>
    <Name>tightlyCoupledInstructionMaster1AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>411</C>
    <Name>tightlyCoupledInstructionMaster2AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>412</C>
    <Name>tightlyCoupledInstructionMaster3AddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>413</C>
    <Name>dataMasterHighPerformanceAddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>414</C>
    <Name>instructionMasterHighPerformanceAddrWidth</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>415</C>
    <Name>instSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='sdram_control.s1' start='0x8000000' end='0x10000000' /><slave name='onchip_memory2_0.s1' start='0x10080000' end='0x100E4000' /><slave name='nios2.debug_mem_slave' start='0x10100800' end='0x10101000' /><slave name='hex1.s1' start='0x10101070' end='0x10101080' /><slave name='hex2.s1' start='0x10101080' end='0x10101090' /><slave name='hex3.s1' start='0x10101090' end='0x101010A0' /><slave name='hex4.s1' start='0x101010A0' end='0x101010B0' /><slave name='hex0.s1' start='0x101010B0' end='0x101010C0' /><slave name='led_output.s1' start='0x101010C0' end='0x101010D0' /><slave name='altpll_0.pll_slave' start='0x101010D0' end='0x101010E0' /><slave name='sysid_qsys_0.control_slave' start='0x101010F8' end='0x10101100' /><slave name='rs232_0.avalon_rs232_slave' start='0x10101100' end='0x10101108' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x10101108' end='0x10101110' /><slave name='test_slave_0.avalon_slave_0' start='0x10101114' end='0x10101118' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>416</C>
    <Name>faSlaveMapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>417</C>
    <Name>dataSlaveMapParam</Name>
    <Value><![CDATA[<address-map><slave name='sdram_control.s1' start='0x8000000' end='0x10000000' /><slave name='onchip_memory2_0.s1' start='0x10080000' end='0x100E4000' /><slave name='nios2.debug_mem_slave' start='0x10100800' end='0x10101000' /><slave name='hex1.s1' start='0x10101070' end='0x10101080' /><slave name='hex2.s1' start='0x10101080' end='0x10101090' /><slave name='hex3.s1' start='0x10101090' end='0x101010A0' /><slave name='hex4.s1' start='0x101010A0' end='0x101010B0' /><slave name='hex0.s1' start='0x101010B0' end='0x101010C0' /><slave name='led_output.s1' start='0x101010C0' end='0x101010D0' /><slave name='altpll_0.pll_slave' start='0x101010D0' end='0x101010E0' /><slave name='sysid_qsys_0.control_slave' start='0x101010F8' end='0x10101100' /><slave name='rs232_0.avalon_rs232_slave' start='0x10101100' end='0x10101108' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x10101108' end='0x10101110' /><slave name='test_slave_0.avalon_slave_0' start='0x10101114' end='0x10101118' /></address-map>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>418</C>
    <Name>tightlyCoupledDataMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>419</C>
    <Name>tightlyCoupledDataMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>420</C>
    <Name>tightlyCoupledDataMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>421</C>
    <Name>tightlyCoupledDataMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>422</C>
    <Name>tightlyCoupledInstructionMaster0MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>423</C>
    <Name>tightlyCoupledInstructionMaster1MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>424</C>
    <Name>tightlyCoupledInstructionMaster2MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>425</C>
    <Name>tightlyCoupledInstructionMaster3MapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>426</C>
    <Name>dataMasterHighPerformanceMapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>427</C>
    <Name>instructionMasterHighPerformanceMapParam</Name>
    <Value></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>428</C>
    <Name>clockFrequency</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>429</C>
    <Name>deviceFamilyName</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>430</C>
    <Name>internalIrqMaskSystemInfo</Name>
    <Value>3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>431</C>
    <Name>customInstSlavesSystemInfo</Name>
    <Value><![CDATA[<info/>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>432</C>
    <Name>customInstSlavesSystemInfo_nios_a</Name>
    <Value><![CDATA[<info/>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>433</C>
    <Name>customInstSlavesSystemInfo_nios_b</Name>
    <Value><![CDATA[<info/>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>434</C>
    <Name>customInstSlavesSystemInfo_nios_c</Name>
    <Value><![CDATA[<info/>]]></Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>435</C>
    <Name>deviceFeaturesSystemInfo</Name>
    <Value>ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>436</C>
    <Name>AUTO_DEVICE</Name>
    <Value>EP4CE115F29C7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>437</C>
    <Name>AUTO_DEVICE_SPEEDGRADE</Name>
    <Value>7</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>438</C>
    <Name>AUTO_CLK_CLOCK_DOMAIN</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>439</C>
    <Name>AUTO_CLK_RESET_DOMAIN</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>440</C>
   <ModuleType>altera_avalon_onchip_memory2</ModuleType>
   <SOPCModuleParameter>
    <C>441</C>
    <Name>allowInSystemMemoryContentEditor</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>442</C>
    <Name>blockType</Name>
    <Value>AUTO</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>443</C>
    <Name>dataWidth</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>444</C>
    <Name>dualPort</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>445</C>
    <Name>initMemContent</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>446</C>
    <Name>initializationFileName</Name>
    <Value>C:\Users\cynthialiu\Desktop\project01\qsys\software\nios01\mem_init\qsysP01_onchip_memory2_0.hex</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>447</C>
    <Name>instanceID</Name>
    <Value>NONE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>448</C>
    <Name>memorySize</Name>
    <Value>409600</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>449</C>
    <Name>readDuringWriteMode</Name>
    <Value>DONT_CARE</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>450</C>
    <Name>simAllowMRAMContentsFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>451</C>
    <Name>simMemInitOnlyFilename</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>452</C>
    <Name>singleClockOperation</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>453</C>
    <Name>slave1Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>454</C>
    <Name>slave2Latency</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>455</C>
    <Name>useNonDefaultInitFile</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>456</C>
    <Name>copyInitFile</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>457</C>
    <Name>useShallowMemBlocks</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>458</C>
    <Name>writable</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>459</C>
    <Name>ecc_enabled</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>460</C>
    <Name>resetrequest_enabled</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>461</C>
    <Name>autoInitializationFileName</Name>
    <Value>qsysP01_onchip_memory2_0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>462</C>
    <Name>deviceFamily</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>463</C>
    <Name>deviceFeatures</Name>
    <Value>ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>464</C>
    <Name>derived_set_addr_width</Name>
    <Value>17</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>465</C>
    <Name>derived_set_data_width</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>466</C>
    <Name>derived_gui_ram_block_type</Name>
    <Value>Automatic</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>467</C>
    <Name>derived_is_hardcopy</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>468</C>
    <Name>derived_init_file_name</Name>
    <Value>C:\Users\cynthialiu\Desktop\project01\qsys\software\nios01\mem_init\qsysP01_onchip_memory2_0.hex</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>469</C>
   <ModuleType>altera_up_avalon_rs232</ModuleType>
   <SOPCModuleParameter>
    <C>470</C>
    <Name>avalon_bus_type</Name>
    <Value>Memory Mapped</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>471</C>
    <Name>clk_rate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>472</C>
    <Name>baud</Name>
    <Value>115200</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>473</C>
    <Name>parity</Name>
    <Value>None</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>474</C>
    <Name>data_bits</Name>
    <Value>8</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>475</C>
    <Name>stop_bits</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>476</C>
    <Name>AUTO_DEVICE_FAMILY</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>477</C>
    <Name>AUTO_CLK_CLOCK_RATE</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>478</C>
   <ModuleType>altera_avalon_new_sdram_controller</ModuleType>
   <SOPCModuleParameter>
    <C>479</C>
    <Name>TAC</Name>
    <Value>5.5</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>480</C>
    <Name>TRCD</Name>
    <Value>20.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>481</C>
    <Name>TRFC</Name>
    <Value>70.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>482</C>
    <Name>TRP</Name>
    <Value>20.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>483</C>
    <Name>TWR</Name>
    <Value>14.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>484</C>
    <Name>casLatency</Name>
    <Value>3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>485</C>
    <Name>columnWidth</Name>
    <Value>10</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>486</C>
    <Name>dataWidth</Name>
    <Value>32</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>487</C>
    <Name>generateSimulationModel</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>488</C>
    <Name>initRefreshCommands</Name>
    <Value>2</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>489</C>
    <Name>model</Name>
    <Value>single_Micron_MT48LC4M32B2_7_chip</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>490</C>
    <Name>numberOfBanks</Name>
    <Value>4</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>491</C>
    <Name>numberOfChipSelects</Name>
    <Value>1</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>492</C>
    <Name>pinsSharedViaTriState</Name>
    <Value>false</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>493</C>
    <Name>powerUpDelay</Name>
    <Value>100.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>494</C>
    <Name>refreshPeriod</Name>
    <Value>15.625</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>495</C>
    <Name>rowWidth</Name>
    <Value>13</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>496</C>
    <Name>masteredTristateBridgeSlave</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>497</C>
    <Name>TMRD</Name>
    <Value>3</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>498</C>
    <Name>initNOPDelay</Name>
    <Value>0.0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>499</C>
    <Name>registerDataIn</Name>
    <Value>true</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>500</C>
    <Name>clockRate</Name>
    <Value>75000000</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>501</C>
    <Name>componentName</Name>
    <Value>qsysP01_sdram_control</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>502</C>
    <Name>size</Name>
    <Value>134217728</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>503</C>
    <Name>addressWidth</Name>
    <Value>25</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>504</C>
    <Name>bankWidth</Name>
    <Value>2</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>505</C>
   <ModuleType>altera_avalon_sysid_qsys</ModuleType>
   <SOPCModuleParameter>
    <C>506</C>
    <Name>id</Name>
    <Value>0</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>507</C>
    <Name>timestamp</Name>
    <Value>1530972570</Value>
   </SOPCModuleParameter>
   <SOPCModuleParameter>
    <C>508</C>
    <Name>AUTO_DEVICE_FAMILY</Name>
    <Value>Cyclone IV E</Value>
   </SOPCModuleParameter>
  </SOPCModule>
  <SOPCModule>
   <C>509</C>
   <ModuleType>non_altera_module</ModuleType>
   <SOPCInterface>
    <C>510</C>
    <InterfaceType>avalon_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>511</C>
     <Name>addressAlignment</Name>
     <Value>DYNAMIC</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>512</C>
     <Name>addressGroup</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>513</C>
     <Name>addressSpan</Name>
     <Value>4</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>514</C>
     <Name>addressUnits</Name>
     <Value>WORDS</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>515</C>
     <Name>alwaysBurstMaxBurst</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>516</C>
     <Name>associatedClock</Name>
     <Value>clock_sink</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>517</C>
     <Name>associatedReset</Name>
     <Value>reset_sink</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>518</C>
     <Name>bitsPerSymbol</Name>
     <Value>8</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>519</C>
     <Name>bridgedAddressOffset</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>520</C>
     <Name>bridgesToMaster</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>521</C>
     <Name>burstOnBurstBoundariesOnly</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>522</C>
     <Name>burstcountUnits</Name>
     <Value>WORDS</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>523</C>
     <Name>constantBurstBehavior</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>524</C>
     <Name>explicitAddressSpan</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>525</C>
     <Name>holdTime</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>526</C>
     <Name>interleaveBursts</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>527</C>
     <Name>isBigEndian</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>528</C>
     <Name>isFlash</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>529</C>
     <Name>isMemoryDevice</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>530</C>
     <Name>isNonVolatileStorage</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>531</C>
     <Name>linewrapBursts</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>532</C>
     <Name>maximumPendingReadTransactions</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>533</C>
     <Name>maximumPendingWriteTransactions</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>534</C>
     <Name>minimumUninterruptedRunLength</Name>
     <Value>1</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>535</C>
     <Name>printableDevice</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>536</C>
     <Name>readLatency</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>537</C>
     <Name>readWaitStates</Name>
     <Value>1</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>538</C>
     <Name>readWaitTime</Name>
     <Value>1</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>539</C>
     <Name>registerIncomingSignals</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>540</C>
     <Name>registerOutgoingSignals</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>541</C>
     <Name>setupTime</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>542</C>
     <Name>timingUnits</Name>
     <Value>Cycles</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>543</C>
     <Name>transparentBridge</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>544</C>
     <Name>wellBehavedWaitrequest</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>545</C>
     <Name>writeLatency</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>546</C>
     <Name>writeWaitStates</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>547</C>
     <Name>writeWaitTime</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>548</C>
     <Direction>Input</Direction>
     <Role>writedata</Role>
     <Width>32</Width>
    </SOPCPort>
    <SOPCPort>
     <C>549</C>
     <Direction>Output</Direction>
     <Role>waitrequest</Role>
     <Width>1</Width>
    </SOPCPort>
    <SOPCPort>
     <C>550</C>
     <Direction>Output</Direction>
     <Role>readdata</Role>
     <Width>32</Width>
    </SOPCPort>
    <SOPCPort>
     <C>551</C>
     <Direction>Input</Direction>
     <Role>read</Role>
     <Width>1</Width>
    </SOPCPort>
    <SOPCPort>
     <C>552</C>
     <Direction>Input</Direction>
     <Role>write</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>553</C>
    <InterfaceType>clock_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>554</C>
     <Name>clockRate</Name>
     <Value>0</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>555</C>
     <Name>externallyDriven</Name>
     <Value>false</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>556</C>
     <Name>ptfSchematicName</Name>
     <Value></Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>557</C>
     <Direction>Input</Direction>
     <Role>clk</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
   <SOPCInterface>
    <C>558</C>
    <InterfaceType>reset_end</InterfaceType>
    <SOPCInterfaceParameter>
     <C>559</C>
     <Name>associatedClock</Name>
     <Value>clock_sink</Value>
    </SOPCInterfaceParameter>
    <SOPCInterfaceParameter>
     <C>560</C>
     <Name>synchronousEdges</Name>
     <Value>DEASSERT</Value>
    </SOPCInterfaceParameter>
    <SOPCPort>
     <C>561</C>
     <Direction>Input</Direction>
     <Role>reset</Role>
     <Width>1</Width>
    </SOPCPort>
   </SOPCInterface>
  </SOPCModule>
  <SystemID>1964212997</SystemID>
 </SOPCSystem>
 <SchemaVersion>schema_2013-01-18</SchemaVersion>
</ProgramExecution>
