#user defined build option(keyword can't be deleted)
[build]
default_build = hwa_wrapper_fft
compile_option = -compile -elaborate -64bit -sv -disable_sem2009 -licqueue 
compile_option = -uvm -uvmhome CDNS-1.2 
#compile_option = -access +rw  
compile_option = -newperf -plusperf
compile_option = -mess -enable_vtff -warn_multiple_driver -allowredefinition 
compile_option = -define XCELIUM
compile_option = -define UVM_NO_DEPRECATED
compile_option = -define UVM_REG_FIELD_LEVEL_ATTRIBUTE
compile_option = -sysv_ext +.uvm.pkg
compile_option = "`ncroot`/tools/methodology/UVM/CDNS-1.2/sv/src/uvm_pkg.sv"
compile_option = "-loadpli `ncroot`/tools/methodology/UVM/CDNS-1.2/additions/sv/lib/64bit/libuvmpli.so:uvm_pli_boot"
sim_option = -64bit -mess
sim_option = -nocopyright -licqueue
sim_option = -xceligen on=1903
sim_option = -disable_sem2009
#sim_option = -input "@source `ncroot`/tools/methodology/UVM/CDNS-1.2/additions/sv/files/tcl/uvm_sim.tcl" -run 
sim_option = -sv_lib `ncroot`/tools/methodology/UVM/CDNS-1.2/additions/sv/lib/64bit/libuvmpli.so
sim_option = -sv_lib /huaihe/app/c7/synopsys/designware/vip/vip/common/latest/C/lib/amd64/VipCommonNtb
sim_option = -sv_lib `ncroot`/tools/methodology/UVM/CDNS-1.2/additions/sv/lib/64bit/libuvmdpi.so
compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include
compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/all_engine_fifo_depth_define.svi
pre_compile_option = "$PRJ_HOME/bin/pre_compile.csh" 
post_compile_option = $PRJ_HOME/bin/post_compile.csh

    [[hwa_wrapper_fft]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define FFT    
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_fft_wrap_uvm_reg.sv 
    compile_option = $PC802_FFT_TOP_FE_DIR/design/registers/verilog_header/hwa_fft.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/fft_hwa_wrapper_defines.svi 
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_fft_wrap_top_sim/pico_hwa_fft_wrap_top_sim_vcs_generic.f 
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +FFT    

    [[hwa_wrapper_eq]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define EQ
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_eq_wrap_uvm_reg.sv 
    compile_option = $PC802_EQ_TOP_FE_DIR/design/registers/verilog_header/hwa_eq.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/eq_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_eq_wrap_top_sim/pico_hwa_eq_wrap_top_sim_vcs_generic.f
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +EQ     

    [[hwa_wrapper_ldpc_dec]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define LDPC_DEC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_ldpc_dec_wrap_uvm_reg.sv 
    compile_option = $PC802_LDPC_DEC_TOP_FE_DIR/design/registers/verilog_header/hwa_ldpc_dec.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/ldpc_dec_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_ldpc_dec_wrap_top_sim/pico_hwa_ldpc_dec_wrap_top_sim_vcs_generic.f 
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +LDPC_DEC    

    [[hwa_wrapper_ldpc_enc]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define LDPC_ENC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_ldpc_enc_wrap_uvm_reg.sv 
    compile_option = $PC802_LDPC_ENC_TOP_FE_DIR/design/registers/verilog_header/hwa_ldpc_enc.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/ldpc_enc_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_ldpc_enc_wrap_top_sim/pico_hwa_ldpc_enc_wrap_top_sim_vcs_generic.f 
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +LDPC_ENC    

    [[hwa_wrapper_polar_dec]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define POLAR_DEC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_polar_dec_wrap_uvm_reg.sv 
    compile_option = $PC802_POLAR_DEC_TOP_FE_DIR/design/registers/verilog_header/hwa_polar_dec.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/polar_dec_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_polar_dec_wrap_top_sim/pico_hwa_polar_dec_wrap_top_sim_vcs_generic.f
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +POLAR_DEC        

    [[hwa_wrapper_polar_enc]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define POLAR_ENC    
    compile_option = -timescale1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_polar_enc_wrap_uvm_reg.sv 
    compile_option = $PC802_POLAR_ENC_TOP_FE_DIR/design/registers/verilog_header/hwa_polar_enc.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/polar_enc_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_polar_enc_wrap_top_sim/pico_hwa_polar_enc_wrap_top_sim_vcs_generic.f
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +POLAR_ENC    

    [[hwa_wrapper_rx_ch_proc]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define RX_CH_PROC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_rx_chnl_proc_wrap_uvm_reg.sv 
    compile_option = $PC802_RX_CH_PROC_TOP_FE_DIR/design/registers/verilog_header/hwa_rx_chnl_proc.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/rx_chnl_proc_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_rx_chnl_proc_wrap_top_sim/pico_hwa_rx_chnl_proc_wrap_top_sim_vcs_generic.f
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +RX_CH_PROC    

    [[hwa_wrapper_scram_gen]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define SCRAM_GEN
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_scram_gen_wrap_uvm_reg.sv 
    compile_option = $PC802_SCRAM_GEN_TOP_FE_DIR/design/registers/verilog_header/hwa_scram_gen.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/scram_gen_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_scram_gen_wrap_top_sim/pico_hwa_scram_gen_wrap_top_sim_vcs_generic.f
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +SCRAM_GEN    

    [[hwa_wrapper_smb_dec]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define SMALLBLK_DEC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_smallblk_dec_wrap_uvm_reg.sv 
    compile_option = $PC802_SMB_DEC_TOP_FE_DIR/design/registers/verilog_header/hwa_smallblk_dec.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/smallblk_dec_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_smallblk_dec_wrap_top_sim/pico_hwa_smallblk_dec_wrap_top_sim_vcs_generic.f
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +SMALLBLK_DEC    

    [[hwa_wrapper_turbo_dec]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define TURBO_DEC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_turbo_dec_wrap_uvm_reg.sv 
    compile_option = $PC802_TURBO_DEC_TOP_FE_DIR/design/registers/verilog_header/hwa_turbo_dec.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/turbo_dec_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_turbo_dec_wrap_top_sim/pico_hwa_turbo_dec_wrap_top_sim_vcs_generic.f 
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +TURBO_DEC

    [[hwa_wrapper_turbo_enc]]
    testdir = $HWA_WRAPPER_UVC_HOME/testcases
    compile_option = -define TURBO_ENC    
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_turbo_enc_wrap_uvm_reg.sv 
    compile_option = $PC802_TURBO_ENC_TOP_FE_DIR/design/registers/verilog_header/hwa_turbo_enc.svh 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/turbo_enc_hwa_wrapper_defines.svi
    compile_option = -f $PC802_HWA_COMMON_FE_DIR/design/flist/pico_hwa_turbo_enc_wrap_top_sim/pico_hwa_turbo_enc_wrap_top_sim_vcs_generic.f 
    compile_option = -f $HWA_WRAPPER_UVC_HOME/etc/filelist/pc802_hwa_wrapper.f 
    compile_option = $HWA_WRAPPER_UVC_HOME/tb_top/hwa_wrapper_tb_top.sv -top hwa_wrapper_tb_top
    sim_option = +TESTROOT=HWA_WRAPPER_UVC_HOME
    sim_option = "+uvm_set_action=uvm_test_top.env.axi_system_env.slave*,_ALL_,UVM_INFO,UVM_NO_ACTION"
    sim_option = +TURBO_ENC    

    [[ldpc_enc]]
    testdir = $LDPC_ENC_SUB_HOME/testcases    
    compile_option = -define LDPC_ENC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_LDPC_ENC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_ldpc_enc_wrap_uvm_reg.sv     
    compile_option = $PC802_LDPC_ENC_TOP_FE_DIR/design/registers/uvm/hwa_ldpc_enc_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/ldpc_enc_hwa_wrapper_defines.svi
    compile_option = -f $PC802_LDPC_ENC_TOP_FE_DIR/design/flist/pico_hwa_ldpc_enc_top/pico_hwa_ldpc_enc_top_vcs_generic.f 
    compile_option = -f $LDPC_ENC_SUB_HOME/etc/filelist/pc802_ldpc_enc.f 
    compile_option = $LDPC_ENC_SUB_HOME/tb_top/hwa_ldpc_enc_tb_top.sv -top hwa_ldpc_enc_tb_top
    sim_option = +TESTROOT=LDPC_ENC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +LDPC_ENC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME LDPC_ENC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[ldpc_dec]]
    testdir = $LDPC_DEC_SUB_HOME/testcases    
    compile_option = -define LDPC_DEC    
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_LDPC_DEC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_ldpc_dec_wrap_uvm_reg.sv 
    compile_option = $PC802_LDPC_DEC_TOP_FE_DIR/design/registers/uvm/hwa_ldpc_dec_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/ldpc_dec_hwa_wrapper_defines.svi
    compile_option = -f $PC802_LDPC_DEC_TOP_FE_DIR/design/flist/pico_hwa_ldpc_dec_top/pico_hwa_ldpc_dec_top_vcs_generic.f 
    compile_option = -f $LDPC_DEC_SUB_HOME/etc/filelist/pc802_ldpc_dec.f 
    compile_option = $LDPC_DEC_SUB_HOME/tb_top/hwa_ldpc_dec_tb_top.sv -top hwa_ldpc_dec_tb_top
    sim_option = +TESTROOT=LDPC_DEC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +LDPC_DEC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME LDPC_DEC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[polar_enc]]
    testdir = $POLAR_ENC_SUB_HOME/testcases    
    compile_option = -define POLAR_ENC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_POLAR_ENC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_polar_enc_wrap_uvm_reg.sv 
    compile_option = $PC802_POLAR_ENC_TOP_FE_DIR/design/registers/uvm/hwa_polar_enc_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/polar_enc_hwa_wrapper_defines.svi        
    compile_option = -f $PC802_POLAR_ENC_TOP_FE_DIR/design/flist/pico_hwa_polar_enc_top/pico_hwa_polar_enc_top_vcs_generic.f 
    compile_option = -f $POLAR_ENC_SUB_HOME/etc/filelist/pc802_polar_enc.f 
    compile_option = $POLAR_ENC_SUB_HOME/tb_top/hwa_polar_enc_tb_top.sv -top hwa_polar_enc_tb_top
    sim_option = +TESTROOT=POLAR_ENC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +POLAR_ENC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME POLAR_ENC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[polar_dec]]
    testdir = $POLAR_DEC_SUB_HOME/testcases    
    compile_option = -define POLAR_DEC    
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_POLAR_DEC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_polar_dec_wrap_uvm_reg.sv     
    compile_option = $PC802_POLAR_DEC_TOP_FE_DIR/design/registers/uvm/hwa_polar_dec_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/polar_dec_hwa_wrapper_defines.svi            
    compile_option = -f $PC802_POLAR_DEC_TOP_FE_DIR/design/flist/pico_hwa_polar_dec_top/pico_hwa_polar_dec_top_vcs_generic.f 
    compile_option = -f $POLAR_DEC_SUB_HOME/etc/filelist/pc802_polar_dec.f 
    compile_option = $POLAR_DEC_SUB_HOME/tb_top/hwa_polar_dec_tb_top.sv -top hwa_polar_dec_tb_top
    sim_option = +TESTROOT=POLAR_DEC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +POLAR_DEC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME POLAR_DEC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[scram_gen]]
    testdir = $SCRAM_GEN_SUB_HOME/testcases    
    compile_option = -define SCRAM_GEN   
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_SCRAM_GEN_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_scram_gen_wrap_uvm_reg.sv     
    compile_option = $PC802_SCRAM_GEN_TOP_FE_DIR/design/registers/uvm/hwa_scram_gen_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/scram_gen_hwa_wrapper_defines.svi    
    compile_option = -f $PC802_SCRAM_GEN_TOP_FE_DIR/design/flist/pico_hwa_scram_gen_top/pico_hwa_scram_gen_top_vcs_generic.f 
    compile_option = -f $SCRAM_GEN_SUB_HOME/etc/filelist/pc802_scram_gen.f 
    compile_option = $SCRAM_GEN_SUB_HOME/tb_top/hwa_scram_gen_tb_top.sv -top hwa_scram_gen_tb_top
    sim_option = +TESTROOT=SCRAM_GEN_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +SCRAM_GEN    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME SCRAM_GEN_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[smallblk_dec]]
    testdir = $SMALLBLK_DEC_SUB_HOME/testcases    
    compile_option = -define SMALLBLK_DEC
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_SMB_DEC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_smallblk_dec_wrap_uvm_reg.sv 
    compile_option = $PC802_SMB_DEC_TOP_FE_DIR/design/registers/uvm/hwa_smallblk_dec_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/smallblk_dec_hwa_wrapper_defines.svi    
    compile_option = -f $PC802_SMB_DEC_TOP_FE_DIR/design/flist/pico_hwa_smallblk_dec_top/pico_hwa_smallblk_dec_top_vcs_generic.f 
    compile_option = -f $SMALLBLK_DEC_SUB_HOME/etc/filelist/pc802_smallblk_dec.f 
    compile_option = $SMALLBLK_DEC_SUB_HOME/tb_top/hwa_smallblk_dec_tb_top.sv -top hwa_smallblk_dec_tb_top
    sim_option = +TESTROOT=SMALLBLK_DEC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +SMALLBLK_DEC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME SMALLBLK_DEC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[fft]]
    testdir = $FFT_SUB_HOME/testcases    
    compile_option = -define FFT    
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_FFT_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_fft_wrap_uvm_reg.sv     
    compile_option = $PC802_FFT_TOP_FE_DIR/design/registers/uvm/hwa_fft_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/fft_hwa_wrapper_defines.svi    
    compile_option = -f $PC802_FFT_TOP_FE_DIR/design/flist/pico_hwa_fft_top/pico_hwa_fft_top_vcs_generic.f 
    compile_option = -f $FFT_SUB_HOME/etc/filelist/pc802_fft.f 
    compile_option = $FFT_SUB_HOME/tb_top/hwa_fft_tb_top.sv -top hwa_fft_tb_top
    sim_option = +TESTROOT=FFT_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +FFT    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME FFT_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[rx_ch_proc]]
    testdir = $RX_CH_PROC_SUB_HOME/testcases    
    compile_option = -define RX_CH_PROC   
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_RX_CH_PROC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_rx_chnl_proc_wrap_uvm_reg.sv     
    compile_option = $PC802_RX_CH_PROC_TOP_FE_DIR/design/registers/uvm/hwa_rx_chnl_proc_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/rx_chnl_proc_hwa_wrapper_defines.svi
    compile_option = -f $PC802_RX_CH_PROC_TOP_FE_DIR/design/flist/pico_hwa_rx_chnl_proc_top/pico_hwa_rx_chnl_proc_top_vcs_generic.f 
    compile_option = -f $RX_CH_PROC_SUB_HOME/etc/filelist/pc802_rx_ch_proc.f 
    compile_option = $RX_CH_PROC_SUB_HOME/tb_top/hwa_rx_ch_proc_tb_top.sv -top hwa_rx_ch_proc_tb_top
    sim_option = +TESTROOT=RX_CH_PROC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +RX_CH_PROC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME RX_CH_PROC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[turbo_enc]]
    testdir = $TURBO_ENC_SUB_HOME/testcases    
    compile_option = -define TURBO_ENC   
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_TURBO_ENC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_turbo_enc_wrap_uvm_reg.sv     
    compile_option = $PC802_TURBO_ENC_TOP_FE_DIR/design/registers/uvm/hwa_turbo_enc_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/turbo_enc_hwa_wrapper_defines.svi    
    compile_option = -f $PC802_TURBO_ENC_TOP_FE_DIR/design/flist/pico_hwa_turbo_enc_top/pico_hwa_turbo_enc_top_vcs_generic.f 
    compile_option = -f $TURBO_ENC_SUB_HOME/etc/filelist/pc802_turbo_enc.f 
    compile_option = $TURBO_ENC_SUB_HOME/tb_top/hwa_turbo_enc_tb_top.sv -top hwa_turbo_enc_tb_top
    sim_option = +TESTROOT=TURBO_ENC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +TURBO_ENC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME TURBO_ENC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[turbo_dec]]
    testdir = $TURBO_DEC_SUB_HOME/testcases    
    compile_option = -define TURBO_DEC   
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_TURBO_DEC_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_wrapper_uvm_reg.sv 
    compile_option = $PC802_TURBO_DEC_TOP_FE_DIR/design/registers/uvm/hwa_turbo_dec_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/turbo_dec_hwa_wrapper_defines.svi    
    compile_option = -f $PC802_TURBO_DEC_TOP_FE_DIR/design/flist/pico_hwa_turbo_dec_top/pico_hwa_turbo_dec_top_vcs_generic.f 
    compile_option = -f $TURBO_DEC_SUB_HOME/etc/filelist/pc802_turbo_dec.f 
    compile_option = $TURBO_DEC_SUB_HOME/tb_top/hwa_turbo_dec_tb_top.sv -top hwa_turbo_dec_tb_top
    sim_option = +TESTROOT=TURBO_DEC_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +TURBO_DEC    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME TURBO_DEC_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

    [[eq]]
    testdir = $EQ_SUB_HOME/testcases    
    compile_option = -define EQ    
    compile_option = -timescale 1ns/1ps 
    compile_option = -incdir $PC802_HWA_COMMON_FE_DIR/design/registers/uvm
    compile_option = -incdir $PC802_EQ_TOP_FE_DIR/design/registers/uvm
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/registers/uvm/hwa_turbo_dec_wrap_uvm_reg.sv 
    compile_option = $PC802_EQ_TOP_FE_DIR/design/registers/uvm/hwa_eq_uvm_reg.sv 
    compile_option = $PC802_HWA_COMMON_FE_DIR/design/rtl/common/hwa_wrapper/sim_top/include/eq_hwa_wrapper_defines.svi        
    compile_option = -f $PC802_EQ_TOP_FE_DIR/design/flist/pico_hwa_eq_top/pico_hwa_eq_top_vcs_generic.f 
    compile_option = -f $EQ_SUB_HOME/etc/filelist/pc802_eq.f 
    compile_option = $EQ_SUB_HOME/tb_top/hwa_eq_tb_top.sv -top hwa_eq_tb_top
    sim_option = +TESTROOT=EQ_SUB_HOME
    sim_option = +WORK_MODE=WITH_ENGINE    
    sim_option = +EQ    
    pre_sim_option = "$ENGINE_SUB_HOME/script/pre_sim_engine.csh ENGINE_VECTOR_HOME EQ_SUB_HOME \"
    post_sim_option = $ENGINE_SUB_HOME/script/post_sim_engine.csh

