 implemented CRC using verilog in modelsim. Both encoding and decoding is done. testbench for the same is also written
