#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep  7 15:34:50 2021
# Process ID: 20064
# Current directory: G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.runs/synth_1/Top.vds
# Journal file: G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1008.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Top.vhd:19]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.runs/synth_1/.Xil/Vivado-20064-Ingenuity/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'VGA_controller' [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Controller.vhd:60]
	Parameter h_MAX bound to: 800 - type: integer 
	Parameter v_MAX bound to: 525 - type: integer 
	Parameter HD bound to: 640 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HBP bound to: 48 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VBP bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA_controller' (1#1) [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Controller.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Game' [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Game.vhd:22]
	Parameter HD bound to: 10'b1010000000 
	Parameter VD bound to: 10'b0111100000 
INFO: [Synth 8-638] synthesizing module 'Rom_enemyball' [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Rom.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Rom_enemyball' (2#1) [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Rom.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Rom_rocket' [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Rom.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Rom_rocket' (3#1) [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Rom.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Rom_ship' [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Rom.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Rom_ship' (4#1) [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Rom.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Game' (5#1) [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Game.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Top' (6#1) [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Top.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.945 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1008.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [g:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'btn_mid'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'btn_up'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:44]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:74]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:75]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:76]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc:77]
Finished Parsing XDC File [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/src/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1053.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.430 ; gain = 44.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.430 ; gain = 44.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  {g:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  {g:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1053.430 ; gain = 44.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1053.430 ; gain = 44.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	  32 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	  32 Input    3 Bit        Muxes := 30    
	  14 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.430 ; gain = 44.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+----------------------------+---------------+----------------+
|Module Name   | RTL Object                 | Depth x Width | Implemented As | 
+--------------+----------------------------+---------------+----------------+
|Rom_enemyball | content[0][7]              | 32x2          | LUT            | 
|Rom_enemyball | content[0][9]              | 32x2          | LUT            | 
|Rom_enemyball | content[0][10]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][11]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][12]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][13]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][18]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][19]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][20]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][21]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][22]             | 32x2          | LUT            | 
|Rom_enemyball | content[0][24]             | 32x2          | LUT            | 
|Rom_ship      | content[0][1]              | 32x1          | LUT            | 
|Rom_ship      | content[0][12]             | 32x1          | LUT            | 
|Rom_ship      | content[0][13]             | 32x1          | LUT            | 
|Rom_ship      | content[0][14]             | 32x1          | LUT            | 
|Rom_ship      | content[0][15]             | 32x1          | LUT            | 
|Top           | image/enemy/content[0][7]  | 32x2          | LUT            | 
|Top           | image/enemy/content[0][9]  | 32x2          | LUT            | 
|Top           | image/enemy/content[0][10] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][11] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][12] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][13] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][18] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][19] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][20] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][21] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][22] | 32x2          | LUT            | 
|Top           | image/enemy/content[0][24] | 32x2          | LUT            | 
|Top           | image/ship/content[0][1]   | 32x1          | LUT            | 
|Top           | image/ship/content[0][12]  | 32x1          | LUT            | 
|Top           | image/ship/content[0][13]  | 32x1          | LUT            | 
|Top           | image/ship/content[0][14]  | 32x1          | LUT            | 
|Top           | image/ship/content[0][15]  | 32x1          | LUT            | 
+--------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.430 ; gain = 44.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1071.023 ; gain = 62.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    20|
|3     |LUT1    |    14|
|4     |LUT2    |    37|
|5     |LUT3    |    12|
|6     |LUT4    |    52|
|7     |LUT5    |    80|
|8     |LUT6    |    65|
|9     |MUXF7   |     6|
|10    |FDRE    |    84|
|11    |FDSE    |     3|
|12    |IBUF    |     3|
|13    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1089.469 ; gain = 36.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1089.469 ; gain = 80.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1089.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1089.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1089.469 ; gain = 80.523
INFO: [Common 17-1381] The checkpoint 'G:/My Drive/Uni/2-Anno_20-21/RetiLogiche/SpaceInvaders/SpaceInvaders_Project/SpaceInvaders_Project.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  7 15:35:24 2021...
