CAPI=2:

name: pyhdl-if::pi

filesets:
  hvl:
    file_type: "systemVerilogSource"
    files: 
    - 'dpi/pyhdl_if.sv':
        include_path: "dpi"


targets:
  default:
    filesets:
    - hvl

