Simulator report for Clock
Thu Jan 07 10:49:10 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 668 nodes    ;
; Simulation Coverage         ;      44.61 % ;
; Total Number of Transitions ; 10213        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Clock.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      44.61 % ;
; Total nodes checked                                 ; 668          ;
; Total output ports checked                          ; 668          ;
; Total output ports with complete 1/0-value coverage ; 298          ;
; Total output ports with no 1/0-value coverage       ; 292          ;
; Total output ports with no 1-value coverage         ; 347          ;
; Total output ports with no 0-value coverage         ; 315          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                            ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; Node Name                                        ; Output Port Name                                 ; Output Port Type ;
+--------------------------------------------------+--------------------------------------------------+------------------+
; |Clock|clk_h~0                                   ; |Clock|clk_h~0                                   ; out0             ;
; |Clock|clk_m~0                                   ; |Clock|clk_m~0                                   ; out0             ;
; |Clock|EN_M_L                                    ; |Clock|EN_M_L                                    ; out0             ;
; |Clock|MinhShow~4                                ; |Clock|MinhShow~4                                ; out              ;
; |Clock|MinhShow~5                                ; |Clock|MinhShow~5                                ; out              ;
; |Clock|MinhShow~6                                ; |Clock|MinhShow~6                                ; out              ;
; |Clock|MinhShow~7                                ; |Clock|MinhShow~7                                ; out              ;
; |Clock|MinlShow~4                                ; |Clock|MinlShow~4                                ; out              ;
; |Clock|MinlShow~5                                ; |Clock|MinlShow~5                                ; out              ;
; |Clock|MinlShow~6                                ; |Clock|MinlShow~6                                ; out              ;
; |Clock|MinlShow~7                                ; |Clock|MinlShow~7                                ; out              ;
; |Clock|HoulShow~6                                ; |Clock|HoulShow~6                                ; out              ;
; |Clock|HoulShow~7                                ; |Clock|HoulShow~7                                ; out              ;
; |Clock|CP                                        ; |Clock|CP                                        ; out              ;
; |Clock|Secondh[0]                                ; |Clock|Secondh[0]                                ; pin_out          ;
; |Clock|Secondh[1]                                ; |Clock|Secondh[1]                                ; pin_out          ;
; |Clock|Secondh[2]                                ; |Clock|Secondh[2]                                ; pin_out          ;
; |Clock|Secondl[0]                                ; |Clock|Secondl[0]                                ; pin_out          ;
; |Clock|Secondl[1]                                ; |Clock|Secondl[1]                                ; pin_out          ;
; |Clock|Secondl[2]                                ; |Clock|Secondl[2]                                ; pin_out          ;
; |Clock|Secondl[3]                                ; |Clock|Secondl[3]                                ; pin_out          ;
; |Clock|MinhShow[0]                               ; |Clock|MinhShow[0]                               ; pin_out          ;
; |Clock|MinhShow[1]                               ; |Clock|MinhShow[1]                               ; pin_out          ;
; |Clock|MinhShow[2]                               ; |Clock|MinhShow[2]                               ; pin_out          ;
; |Clock|MinhShow[3]                               ; |Clock|MinhShow[3]                               ; pin_out          ;
; |Clock|MinlShow[0]                               ; |Clock|MinlShow[0]                               ; pin_out          ;
; |Clock|MinlShow[1]                               ; |Clock|MinlShow[1]                               ; pin_out          ;
; |Clock|MinlShow[2]                               ; |Clock|MinlShow[2]                               ; pin_out          ;
; |Clock|MinlShow[3]                               ; |Clock|MinlShow[3]                               ; pin_out          ;
; |Clock|HoulShow[0]                               ; |Clock|HoulShow[0]                               ; pin_out          ;
; |Clock|HoulShow[1]                               ; |Clock|HoulShow[1]                               ; pin_out          ;
; |Clock|MinhBell[0]                               ; |Clock|MinhBell[0]                               ; pin_out          ;
; |Clock|MinhBell[1]                               ; |Clock|MinhBell[1]                               ; pin_out          ;
; |Clock|MinhBell[2]                               ; |Clock|MinhBell[2]                               ; pin_out          ;
; |Clock|MinhBell[3]                               ; |Clock|MinhBell[3]                               ; pin_out          ;
; |Clock|MinlBell[0]                               ; |Clock|MinlBell[0]                               ; pin_out          ;
; |Clock|MinlBell[1]                               ; |Clock|MinlBell[1]                               ; pin_out          ;
; |Clock|MinlBell[2]                               ; |Clock|MinlBell[2]                               ; pin_out          ;
; |Clock|MinlBell[3]                               ; |Clock|MinlBell[3]                               ; pin_out          ;
; |Clock|HoulBell[0]                               ; |Clock|HoulBell[0]                               ; pin_out          ;
; |Clock|HoulBell[1]                               ; |Clock|HoulBell[1]                               ; pin_out          ;
; |Clock|segS[0]                                   ; |Clock|segS[0]                                   ; pin_out          ;
; |Clock|segS[1]                                   ; |Clock|segS[1]                                   ; pin_out          ;
; |Clock|segS[2]                                   ; |Clock|segS[2]                                   ; pin_out          ;
; |Clock|segS[3]                                   ; |Clock|segS[3]                                   ; pin_out          ;
; |Clock|segS[4]                                   ; |Clock|segS[4]                                   ; pin_out          ;
; |Clock|segS[5]                                   ; |Clock|segS[5]                                   ; pin_out          ;
; |Clock|segS[6]                                   ; |Clock|segS[6]                                   ; pin_out          ;
; |Clock|segS[8]                                   ; |Clock|segS[8]                                   ; pin_out          ;
; |Clock|segS[9]                                   ; |Clock|segS[9]                                   ; pin_out          ;
; |Clock|segS[10]                                  ; |Clock|segS[10]                                  ; pin_out          ;
; |Clock|segS[11]                                  ; |Clock|segS[11]                                  ; pin_out          ;
; |Clock|segS[12]                                  ; |Clock|segS[12]                                  ; pin_out          ;
; |Clock|segS[13]                                  ; |Clock|segS[13]                                  ; pin_out          ;
; |Clock|segS[14]                                  ; |Clock|segS[14]                                  ; pin_out          ;
; |Clock|segM[0]                                   ; |Clock|segM[0]                                   ; pin_out          ;
; |Clock|segM[1]                                   ; |Clock|segM[1]                                   ; pin_out          ;
; |Clock|segM[2]                                   ; |Clock|segM[2]                                   ; pin_out          ;
; |Clock|segM[3]                                   ; |Clock|segM[3]                                   ; pin_out          ;
; |Clock|segM[4]                                   ; |Clock|segM[4]                                   ; pin_out          ;
; |Clock|segM[5]                                   ; |Clock|segM[5]                                   ; pin_out          ;
; |Clock|segM[6]                                   ; |Clock|segM[6]                                   ; pin_out          ;
; |Clock|segM[8]                                   ; |Clock|segM[8]                                   ; pin_out          ;
; |Clock|segM[9]                                   ; |Clock|segM[9]                                   ; pin_out          ;
; |Clock|segM[10]                                  ; |Clock|segM[10]                                  ; pin_out          ;
; |Clock|segM[11]                                  ; |Clock|segM[11]                                  ; pin_out          ;
; |Clock|segM[12]                                  ; |Clock|segM[12]                                  ; pin_out          ;
; |Clock|segM[13]                                  ; |Clock|segM[13]                                  ; pin_out          ;
; |Clock|segM[14]                                  ; |Clock|segM[14]                                  ; pin_out          ;
; |Clock|segH[0]                                   ; |Clock|segH[0]                                   ; pin_out          ;
; |Clock|segH[3]                                   ; |Clock|segH[3]                                   ; pin_out          ;
; |Clock|segH[4]                                   ; |Clock|segH[4]                                   ; pin_out          ;
; |Clock|segH[5]                                   ; |Clock|segH[5]                                   ; pin_out          ;
; |Clock|segH[6]                                   ; |Clock|segH[6]                                   ; pin_out          ;
; |Clock|SetBellMode                               ; |Clock|SetBellMode                               ; out              ;
; |Clock|_BCDto7LED:Shou|WideOr7                   ; |Clock|_BCDto7LED:Shou|WideOr7                   ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr8                   ; |Clock|_BCDto7LED:Shou|WideOr8                   ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr9                   ; |Clock|_BCDto7LED:Shou|WideOr9                   ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr10                  ; |Clock|_BCDto7LED:Shou|WideOr10                  ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr13                  ; |Clock|_BCDto7LED:Shou|WideOr13                  ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr0                   ; |Clock|_BCDto7LED:Smin|WideOr0                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr1                   ; |Clock|_BCDto7LED:Smin|WideOr1                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr2                   ; |Clock|_BCDto7LED:Smin|WideOr2                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr3                   ; |Clock|_BCDto7LED:Smin|WideOr3                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr4                   ; |Clock|_BCDto7LED:Smin|WideOr4                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr5                   ; |Clock|_BCDto7LED:Smin|WideOr5                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr6                   ; |Clock|_BCDto7LED:Smin|WideOr6                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr7                   ; |Clock|_BCDto7LED:Smin|WideOr7                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr8                   ; |Clock|_BCDto7LED:Smin|WideOr8                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr9                   ; |Clock|_BCDto7LED:Smin|WideOr9                   ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr10                  ; |Clock|_BCDto7LED:Smin|WideOr10                  ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr11                  ; |Clock|_BCDto7LED:Smin|WideOr11                  ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr12                  ; |Clock|_BCDto7LED:Smin|WideOr12                  ; out0             ;
; |Clock|_BCDto7LED:Smin|WideOr13                  ; |Clock|_BCDto7LED:Smin|WideOr13                  ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr0                   ; |Clock|_BCDto7LED:Ssec|WideOr0                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr1                   ; |Clock|_BCDto7LED:Ssec|WideOr1                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr2                   ; |Clock|_BCDto7LED:Ssec|WideOr2                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr3                   ; |Clock|_BCDto7LED:Ssec|WideOr3                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr4                   ; |Clock|_BCDto7LED:Ssec|WideOr4                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr5                   ; |Clock|_BCDto7LED:Ssec|WideOr5                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr6                   ; |Clock|_BCDto7LED:Ssec|WideOr6                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr7                   ; |Clock|_BCDto7LED:Ssec|WideOr7                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr8                   ; |Clock|_BCDto7LED:Ssec|WideOr8                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr9                   ; |Clock|_BCDto7LED:Ssec|WideOr9                   ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr10                  ; |Clock|_BCDto7LED:Ssec|WideOr10                  ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr11                  ; |Clock|_BCDto7LED:Ssec|WideOr11                  ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr12                  ; |Clock|_BCDto7LED:Ssec|WideOr12                  ; out0             ;
; |Clock|_BCDto7LED:Ssec|WideOr13                  ; |Clock|_BCDto7LED:Ssec|WideOr13                  ; out0             ;
; |Clock|BellSet:Bs0|mlEN~0                        ; |Clock|BellSet:Bs0|mlEN~0                        ; out0             ;
; |Clock|BellSet:Bs0|mlEN                          ; |Clock|BellSet:Bs0|mlEN                          ; out0             ;
; |Clock|BellSet:Bs0|mhEN~0                        ; |Clock|BellSet:Bs0|mhEN~0                        ; out0             ;
; |Clock|BellSet:Bs0|mhEN~1                        ; |Clock|BellSet:Bs0|mhEN~1                        ; out0             ;
; |Clock|BellSet:Bs0|mhEN                          ; |Clock|BellSet:Bs0|mhEN                          ; out0             ;
; |Clock|BellSet:Bs0|hEN~0                         ; |Clock|BellSet:Bs0|hEN~0                         ; out0             ;
; |Clock|BellSet:Bs0|hEN~1                         ; |Clock|BellSet:Bs0|hEN~1                         ; out0             ;
; |Clock|BellSet:Bs0|hEN~2                         ; |Clock|BellSet:Bs0|hEN~2                         ; out0             ;
; |Clock|BellSet:Bs0|hEN~3                         ; |Clock|BellSet:Bs0|hEN~3                         ; out0             ;
; |Clock|BellSet:Bs0|hEN                           ; |Clock|BellSet:Bs0|hEN                           ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~2    ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~2    ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell~0    ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~5    ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~5    ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~8    ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~8    ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[1]   ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[1]   ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[0]   ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[0]   ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell~0  ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell~0  ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell~1  ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell~1  ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell~2  ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell~2  ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell~0  ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell~0  ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell~1  ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell~1  ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell~2  ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell~2  ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[1] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[1] ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[2] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[2] ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[3] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[3] ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[0] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[0] ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[1] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[1] ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[2] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[2] ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[3] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinlBell[3] ; out              ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[0] ; |Clock|BellSet:Bs0|minuteAdd:comb_13|MinhBell[0] ; out              ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q[0]           ; |Clock|BellSet:Bs0|Counter6:BMin1|Q[0]           ; regout           ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q~1            ; |Clock|BellSet:Bs0|Counter6:BMin1|Q~1            ; out              ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q~2            ; |Clock|BellSet:Bs0|Counter6:BMin1|Q~2            ; out              ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q~3            ; |Clock|BellSet:Bs0|Counter6:BMin1|Q~3            ; out              ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q[2]           ; |Clock|BellSet:Bs0|Counter6:BMin1|Q[2]           ; regout           ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q[1]           ; |Clock|BellSet:Bs0|Counter6:BMin1|Q[1]           ; regout           ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q[0]          ; |Clock|BellSet:Bs0|Counter10:BMin0|Q[0]          ; regout           ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q~0           ; |Clock|BellSet:Bs0|Counter10:BMin0|Q~0           ; out              ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q~1           ; |Clock|BellSet:Bs0|Counter10:BMin0|Q~1           ; out              ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q~2           ; |Clock|BellSet:Bs0|Counter10:BMin0|Q~2           ; out              ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q~3           ; |Clock|BellSet:Bs0|Counter10:BMin0|Q~3           ; out              ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q[3]          ; |Clock|BellSet:Bs0|Counter10:BMin0|Q[3]          ; regout           ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q[2]          ; |Clock|BellSet:Bs0|Counter10:BMin0|Q[2]          ; regout           ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Q[1]          ; |Clock|BellSet:Bs0|Counter10:BMin0|Q[1]          ; regout           ;
; |Clock|Counter6:USec1|Q[0]                       ; |Clock|Counter6:USec1|Q[0]                       ; regout           ;
; |Clock|Counter6:USec1|Q~1                        ; |Clock|Counter6:USec1|Q~1                        ; out              ;
; |Clock|Counter6:USec1|Q~2                        ; |Clock|Counter6:USec1|Q~2                        ; out              ;
; |Clock|Counter6:USec1|Q~3                        ; |Clock|Counter6:USec1|Q~3                        ; out              ;
; |Clock|Counter6:USec1|Q[2]                       ; |Clock|Counter6:USec1|Q[2]                       ; regout           ;
; |Clock|Counter6:USec1|Q[1]                       ; |Clock|Counter6:USec1|Q[1]                       ; regout           ;
; |Clock|Counter10:USec0|Q[0]                      ; |Clock|Counter10:USec0|Q[0]                      ; regout           ;
; |Clock|Counter10:USec0|Q~0                       ; |Clock|Counter10:USec0|Q~0                       ; out              ;
; |Clock|Counter10:USec0|Q~1                       ; |Clock|Counter10:USec0|Q~1                       ; out              ;
; |Clock|Counter10:USec0|Q~2                       ; |Clock|Counter10:USec0|Q~2                       ; out              ;
; |Clock|Counter10:USec0|Q~3                       ; |Clock|Counter10:USec0|Q~3                       ; out              ;
; |Clock|Counter10:USec0|Q[3]                      ; |Clock|Counter10:USec0|Q[3]                      ; regout           ;
; |Clock|Counter10:USec0|Q[2]                      ; |Clock|Counter10:USec0|Q[2]                      ; regout           ;
; |Clock|Counter10:USec0|Q[1]                      ; |Clock|Counter10:USec0|Q[1]                      ; regout           ;
; |Clock|_BCDto7LED:Shou|Decoder1~0                ; |Clock|_BCDto7LED:Shou|Decoder1~0                ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~1                ; |Clock|_BCDto7LED:Shou|Decoder1~1                ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~3                ; |Clock|_BCDto7LED:Shou|Decoder1~3                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~0                ; |Clock|_BCDto7LED:Smin|Decoder0~0                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~1                ; |Clock|_BCDto7LED:Smin|Decoder0~1                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~2                ; |Clock|_BCDto7LED:Smin|Decoder0~2                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~3                ; |Clock|_BCDto7LED:Smin|Decoder0~3                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~4                ; |Clock|_BCDto7LED:Smin|Decoder0~4                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~5                ; |Clock|_BCDto7LED:Smin|Decoder0~5                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~7                ; |Clock|_BCDto7LED:Smin|Decoder0~7                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~12               ; |Clock|_BCDto7LED:Smin|Decoder0~12               ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~14               ; |Clock|_BCDto7LED:Smin|Decoder0~14               ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~0                ; |Clock|_BCDto7LED:Smin|Decoder1~0                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~1                ; |Clock|_BCDto7LED:Smin|Decoder1~1                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~2                ; |Clock|_BCDto7LED:Smin|Decoder1~2                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~3                ; |Clock|_BCDto7LED:Smin|Decoder1~3                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~4                ; |Clock|_BCDto7LED:Smin|Decoder1~4                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~5                ; |Clock|_BCDto7LED:Smin|Decoder1~5                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~6                ; |Clock|_BCDto7LED:Smin|Decoder1~6                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~7                ; |Clock|_BCDto7LED:Smin|Decoder1~7                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~8                ; |Clock|_BCDto7LED:Smin|Decoder1~8                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~9                ; |Clock|_BCDto7LED:Smin|Decoder1~9                ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~10               ; |Clock|_BCDto7LED:Smin|Decoder1~10               ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~12               ; |Clock|_BCDto7LED:Smin|Decoder1~12               ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~13               ; |Clock|_BCDto7LED:Smin|Decoder1~13               ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~14               ; |Clock|_BCDto7LED:Smin|Decoder1~14               ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~0                ; |Clock|_BCDto7LED:Ssec|Decoder0~0                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~1                ; |Clock|_BCDto7LED:Ssec|Decoder0~1                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~2                ; |Clock|_BCDto7LED:Ssec|Decoder0~2                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~3                ; |Clock|_BCDto7LED:Ssec|Decoder0~3                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~4                ; |Clock|_BCDto7LED:Ssec|Decoder0~4                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~5                ; |Clock|_BCDto7LED:Ssec|Decoder0~5                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~0                ; |Clock|_BCDto7LED:Ssec|Decoder1~0                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~1                ; |Clock|_BCDto7LED:Ssec|Decoder1~1                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~2                ; |Clock|_BCDto7LED:Ssec|Decoder1~2                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~3                ; |Clock|_BCDto7LED:Ssec|Decoder1~3                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~4                ; |Clock|_BCDto7LED:Ssec|Decoder1~4                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~5                ; |Clock|_BCDto7LED:Ssec|Decoder1~5                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~6                ; |Clock|_BCDto7LED:Ssec|Decoder1~6                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~7                ; |Clock|_BCDto7LED:Ssec|Decoder1~7                ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~8                ; |Clock|_BCDto7LED:Ssec|Decoder1~8                ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~0   ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~0   ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~0   ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~0   ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~1   ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~1   ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan2~0   ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan2~0   ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan2~1   ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan2~1   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~0 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~0 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~1 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~1 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~2 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~2 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~3 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~3 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~4 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan0~4 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~0 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~0 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~1 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~1 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~2 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~2 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~3 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~3 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~4 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~4 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~5 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~5 ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~6 ; |Clock|BellSet:Bs0|minuteAdd:comb_13|LessThan1~6 ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~0        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~0        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~1        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~1        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~3        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~3        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~0        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~0        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~0        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~0        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~1        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~1        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~2        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~2        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~0        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~0        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~1        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~1        ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~3        ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~3        ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~0      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~0      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~1      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~1      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~2      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~2      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~3      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~3      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~6      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~6      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~7      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~7      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~8      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~8      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~11     ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~11     ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~12     ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~12     ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~13     ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~13     ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~16     ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~16     ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~0      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~0      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~1      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~1      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~2      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~2      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~5      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~5      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~6      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~6      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~0      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~0      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~1      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~1      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~2      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~2      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~3      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add2~3      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add3~0      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add3~0      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add3~1      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add3~1      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add3~2      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add3~2      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~0      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~0      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~0      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~0      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~1      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~1      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~2      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~2      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~3      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~3      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~6      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~6      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~7      ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~7      ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~0         ; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~0         ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~1         ; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~1         ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~2         ; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~2         ; out0             ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~0        ; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~0        ; out0             ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~1        ; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~1        ; out0             ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~2        ; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~2        ; out0             ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~3        ; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~3        ; out0             ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~4        ; |Clock|BellSet:Bs0|Counter10:BMin0|Add0~4        ; out0             ;
; |Clock|Counter6:USec1|Add0~0                     ; |Clock|Counter6:USec1|Add0~0                     ; out0             ;
; |Clock|Counter6:USec1|Add0~1                     ; |Clock|Counter6:USec1|Add0~1                     ; out0             ;
; |Clock|Counter6:USec1|Add0~2                     ; |Clock|Counter6:USec1|Add0~2                     ; out0             ;
; |Clock|Counter10:USec0|Add0~0                    ; |Clock|Counter10:USec0|Add0~0                    ; out0             ;
; |Clock|Counter10:USec0|Add0~1                    ; |Clock|Counter10:USec0|Add0~1                    ; out0             ;
; |Clock|Counter10:USec0|Add0~2                    ; |Clock|Counter10:USec0|Add0~2                    ; out0             ;
; |Clock|Counter10:USec0|Add0~3                    ; |Clock|Counter10:USec0|Add0~3                    ; out0             ;
; |Clock|Counter10:USec0|Add0~4                    ; |Clock|Counter10:USec0|Add0~4                    ; out0             ;
; |Clock|Equal0~0                                  ; |Clock|Equal0~0                                  ; out0             ;
; |Clock|BellAlarm:Ba0|Equal0~0                    ; |Clock|BellAlarm:Ba0|Equal0~0                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal0~1                    ; |Clock|BellAlarm:Ba0|Equal0~1                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal0~2                    ; |Clock|BellAlarm:Ba0|Equal0~2                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal0~3                    ; |Clock|BellAlarm:Ba0|Equal0~3                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal0~4                    ; |Clock|BellAlarm:Ba0|Equal0~4                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal1~0                    ; |Clock|BellAlarm:Ba0|Equal1~0                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal1~1                    ; |Clock|BellAlarm:Ba0|Equal1~1                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal1~2                    ; |Clock|BellAlarm:Ba0|Equal1~2                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal1~3                    ; |Clock|BellAlarm:Ba0|Equal1~3                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal1~4                    ; |Clock|BellAlarm:Ba0|Equal1~4                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal3~0                    ; |Clock|BellAlarm:Ba0|Equal3~0                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal3~1                    ; |Clock|BellAlarm:Ba0|Equal3~1                    ; out0             ;
; |Clock|BellAlarm:Ba0|Equal3~4                    ; |Clock|BellAlarm:Ba0|Equal3~4                    ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Equal0~0       ; |Clock|BellSet:Bs0|Counter6:BMin1|Equal0~0       ; out0             ;
; |Clock|BellSet:Bs0|Counter10:BMin0|Equal0~0      ; |Clock|BellSet:Bs0|Counter10:BMin0|Equal0~0      ; out0             ;
; |Clock|Counter6:USec1|Equal0~0                   ; |Clock|Counter6:USec1|Equal0~0                   ; out0             ;
; |Clock|Counter10:USec0|Equal0~0                  ; |Clock|Counter10:USec0|Equal0~0                  ; out0             ;
+--------------------------------------------------+--------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                           ;
+------------------------------------------------+------------------------------------------------+------------------+
; Node Name                                      ; Output Port Name                               ; Output Port Type ;
+------------------------------------------------+------------------------------------------------+------------------+
; |Clock|EN_M_H                                  ; |Clock|EN_M_H                                  ; out0             ;
; |Clock|EN_H_L~0                                ; |Clock|EN_H_L~0                                ; out0             ;
; |Clock|EN_H_L                                  ; |Clock|EN_H_L                                  ; out0             ;
; |Clock|HourRadio~0                             ; |Clock|HourRadio~0                             ; out0             ;
; |Clock|HourRadio~1                             ; |Clock|HourRadio~1                             ; out0             ;
; |Clock|HouhShow~4                              ; |Clock|HouhShow~4                              ; out              ;
; |Clock|HouhShow~5                              ; |Clock|HouhShow~5                              ; out              ;
; |Clock|HouhShow~6                              ; |Clock|HouhShow~6                              ; out              ;
; |Clock|HouhShow~7                              ; |Clock|HouhShow~7                              ; out              ;
; |Clock|HoulShow~4                              ; |Clock|HoulShow~4                              ; out              ;
; |Clock|HoulShow~5                              ; |Clock|HoulShow~5                              ; out              ;
; |Clock|EN                                      ; |Clock|EN                                      ; out              ;
; |Clock|Adj_M                                   ; |Clock|Adj_M                                   ; out              ;
; |Clock|Adj_H                                   ; |Clock|Adj_H                                   ; out              ;
; |Clock|Secondh[3]                              ; |Clock|Secondh[3]                              ; pin_out          ;
; |Clock|Minuteh[0]                              ; |Clock|Minuteh[0]                              ; pin_out          ;
; |Clock|Minuteh[1]                              ; |Clock|Minuteh[1]                              ; pin_out          ;
; |Clock|Minuteh[2]                              ; |Clock|Minuteh[2]                              ; pin_out          ;
; |Clock|Minuteh[3]                              ; |Clock|Minuteh[3]                              ; pin_out          ;
; |Clock|Hourh[0]                                ; |Clock|Hourh[0]                                ; pin_out          ;
; |Clock|Hourh[1]                                ; |Clock|Hourh[1]                                ; pin_out          ;
; |Clock|Hourh[2]                                ; |Clock|Hourh[2]                                ; pin_out          ;
; |Clock|Hourh[3]                                ; |Clock|Hourh[3]                                ; pin_out          ;
; |Clock|Minutel[1]                              ; |Clock|Minutel[1]                              ; pin_out          ;
; |Clock|Minutel[2]                              ; |Clock|Minutel[2]                              ; pin_out          ;
; |Clock|Minutel[3]                              ; |Clock|Minutel[3]                              ; pin_out          ;
; |Clock|Hourl[0]                                ; |Clock|Hourl[0]                                ; pin_out          ;
; |Clock|Hourl[1]                                ; |Clock|Hourl[1]                                ; pin_out          ;
; |Clock|Hourl[2]                                ; |Clock|Hourl[2]                                ; pin_out          ;
; |Clock|Hourl[3]                                ; |Clock|Hourl[3]                                ; pin_out          ;
; |Clock|HouhShow[0]                             ; |Clock|HouhShow[0]                             ; pin_out          ;
; |Clock|HouhShow[1]                             ; |Clock|HouhShow[1]                             ; pin_out          ;
; |Clock|HouhShow[2]                             ; |Clock|HouhShow[2]                             ; pin_out          ;
; |Clock|HouhShow[3]                             ; |Clock|HouhShow[3]                             ; pin_out          ;
; |Clock|HoulShow[2]                             ; |Clock|HoulShow[2]                             ; pin_out          ;
; |Clock|HoulShow[3]                             ; |Clock|HoulShow[3]                             ; pin_out          ;
; |Clock|HouhBell[0]                             ; |Clock|HouhBell[0]                             ; pin_out          ;
; |Clock|HouhBell[1]                             ; |Clock|HouhBell[1]                             ; pin_out          ;
; |Clock|HouhBell[2]                             ; |Clock|HouhBell[2]                             ; pin_out          ;
; |Clock|HouhBell[3]                             ; |Clock|HouhBell[3]                             ; pin_out          ;
; |Clock|HoulBell[2]                             ; |Clock|HoulBell[2]                             ; pin_out          ;
; |Clock|HoulBell[3]                             ; |Clock|HoulBell[3]                             ; pin_out          ;
; |Clock|segS[7]                                 ; |Clock|segS[7]                                 ; pin_out          ;
; |Clock|segS[15]                                ; |Clock|segS[15]                                ; pin_out          ;
; |Clock|segM[7]                                 ; |Clock|segM[7]                                 ; pin_out          ;
; |Clock|segM[15]                                ; |Clock|segM[15]                                ; pin_out          ;
; |Clock|segH[1]                                 ; |Clock|segH[1]                                 ; pin_out          ;
; |Clock|segH[2]                                 ; |Clock|segH[2]                                 ; pin_out          ;
; |Clock|segH[7]                                 ; |Clock|segH[7]                                 ; pin_out          ;
; |Clock|segH[8]                                 ; |Clock|segH[8]                                 ; pin_out          ;
; |Clock|segH[9]                                 ; |Clock|segH[9]                                 ; pin_out          ;
; |Clock|segH[10]                                ; |Clock|segH[10]                                ; pin_out          ;
; |Clock|segH[11]                                ; |Clock|segH[11]                                ; pin_out          ;
; |Clock|segH[12]                                ; |Clock|segH[12]                                ; pin_out          ;
; |Clock|segH[13]                                ; |Clock|segH[13]                                ; pin_out          ;
; |Clock|segH[15]                                ; |Clock|segH[15]                                ; pin_out          ;
; |Clock|HourRadio                               ; |Clock|HourRadio                               ; pin_out          ;
; |Clock|SetHourBellKey                          ; |Clock|SetHourBellKey                          ; out              ;
; |Clock|SetMinuteBellKey                        ; |Clock|SetMinuteBellKey                        ; out              ;
; |Clock|BellRadio                               ; |Clock|BellRadio                               ; pin_out          ;
; |Clock|_BCDto7LED:Shou|WideOr1                 ; |Clock|_BCDto7LED:Shou|WideOr1                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr2                 ; |Clock|_BCDto7LED:Shou|WideOr2                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr3                 ; |Clock|_BCDto7LED:Shou|WideOr3                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr4                 ; |Clock|_BCDto7LED:Shou|WideOr4                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr5                 ; |Clock|_BCDto7LED:Shou|WideOr5                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr6                 ; |Clock|_BCDto7LED:Shou|WideOr6                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr11                ; |Clock|_BCDto7LED:Shou|WideOr11                ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr12                ; |Clock|_BCDto7LED:Shou|WideOr12                ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~2               ; |Clock|BellAlarm:Ba0|BellRadio~2               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~3               ; |Clock|BellAlarm:Ba0|BellRadio~3               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~4               ; |Clock|BellAlarm:Ba0|BellRadio~4               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~5               ; |Clock|BellAlarm:Ba0|BellRadio~5               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio                 ; |Clock|BellAlarm:Ba0|BellRadio                 ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~1    ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~1    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0      ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl0      ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl0      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl1      ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl1      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~0  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~0  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~1  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~1  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~3  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~3  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~4  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~4  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell~1  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell~1  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~6  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~6  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~7  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~7  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[2] ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[2] ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[3] ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell[3] ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell[0] ; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell[0] ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~0    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~0    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~1    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~1    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~2    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~2    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~3    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~3    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~0         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~0         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~1         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~1         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~2         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~2         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~3         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~3         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~0         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~0         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~1         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~1         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~3         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~3         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~4         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~4         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~5         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~5         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~6         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~6         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~7         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~7         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~4         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~4         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~5         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~5         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~7         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~7         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~8         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~8         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~9         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~9         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~10        ; |Clock|BellSet:Bs0|Counter12:BHou|qh~10        ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~11        ; |Clock|BellSet:Bs0|Counter12:BHou|qh~11        ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~8         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~8         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~9         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~9         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~11        ; |Clock|BellSet:Bs0|Counter12:BHou|ql~11        ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[3]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[3]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[2]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[2]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[1]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[1]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[0]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[0]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql[3]        ; |Clock|BellSet:Bs0|Counter12:BHou|ql[3]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql[2]        ; |Clock|BellSet:Bs0|Counter12:BHou|ql[2]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql[1]        ; |Clock|BellSet:Bs0|Counter12:BHou|ql[1]        ; regout           ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q~0          ; |Clock|BellSet:Bs0|Counter6:BMin1|Q~0          ; out              ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q[3]         ; |Clock|BellSet:Bs0|Counter6:BMin1|Q[3]         ; regout           ;
; |Clock|Counter12:UHou|always0~0                ; |Clock|Counter12:UHou|always0~0                ; out0             ;
; |Clock|Counter12:UHou|always0~1                ; |Clock|Counter12:UHou|always0~1                ; out0             ;
; |Clock|Counter12:UHou|always0~2                ; |Clock|Counter12:UHou|always0~2                ; out0             ;
; |Clock|Counter12:UHou|ql[0]                    ; |Clock|Counter12:UHou|ql[0]                    ; regout           ;
; |Clock|Counter12:UHou|always0~3                ; |Clock|Counter12:UHou|always0~3                ; out0             ;
; |Clock|Counter12:UHou|qh~0                     ; |Clock|Counter12:UHou|qh~0                     ; out              ;
; |Clock|Counter12:UHou|qh~1                     ; |Clock|Counter12:UHou|qh~1                     ; out              ;
; |Clock|Counter12:UHou|qh~2                     ; |Clock|Counter12:UHou|qh~2                     ; out              ;
; |Clock|Counter12:UHou|qh~3                     ; |Clock|Counter12:UHou|qh~3                     ; out              ;
; |Clock|Counter12:UHou|ql~0                     ; |Clock|Counter12:UHou|ql~0                     ; out              ;
; |Clock|Counter12:UHou|ql~1                     ; |Clock|Counter12:UHou|ql~1                     ; out              ;
; |Clock|Counter12:UHou|ql~2                     ; |Clock|Counter12:UHou|ql~2                     ; out              ;
; |Clock|Counter12:UHou|ql~3                     ; |Clock|Counter12:UHou|ql~3                     ; out              ;
; |Clock|Counter12:UHou|qh~4                     ; |Clock|Counter12:UHou|qh~4                     ; out              ;
; |Clock|Counter12:UHou|qh~5                     ; |Clock|Counter12:UHou|qh~5                     ; out              ;
; |Clock|Counter12:UHou|qh~6                     ; |Clock|Counter12:UHou|qh~6                     ; out              ;
; |Clock|Counter12:UHou|qh~7                     ; |Clock|Counter12:UHou|qh~7                     ; out              ;
; |Clock|Counter12:UHou|ql~4                     ; |Clock|Counter12:UHou|ql~4                     ; out              ;
; |Clock|Counter12:UHou|ql~5                     ; |Clock|Counter12:UHou|ql~5                     ; out              ;
; |Clock|Counter12:UHou|ql~6                     ; |Clock|Counter12:UHou|ql~6                     ; out              ;
; |Clock|Counter12:UHou|ql~7                     ; |Clock|Counter12:UHou|ql~7                     ; out              ;
; |Clock|Counter12:UHou|qh~8                     ; |Clock|Counter12:UHou|qh~8                     ; out              ;
; |Clock|Counter12:UHou|qh~9                     ; |Clock|Counter12:UHou|qh~9                     ; out              ;
; |Clock|Counter12:UHou|qh~10                    ; |Clock|Counter12:UHou|qh~10                    ; out              ;
; |Clock|Counter12:UHou|qh~11                    ; |Clock|Counter12:UHou|qh~11                    ; out              ;
; |Clock|Counter12:UHou|ql~8                     ; |Clock|Counter12:UHou|ql~8                     ; out              ;
; |Clock|Counter12:UHou|ql~9                     ; |Clock|Counter12:UHou|ql~9                     ; out              ;
; |Clock|Counter12:UHou|ql~10                    ; |Clock|Counter12:UHou|ql~10                    ; out              ;
; |Clock|Counter12:UHou|ql~11                    ; |Clock|Counter12:UHou|ql~11                    ; out              ;
; |Clock|Counter12:UHou|qh[3]                    ; |Clock|Counter12:UHou|qh[3]                    ; regout           ;
; |Clock|Counter12:UHou|qh[2]                    ; |Clock|Counter12:UHou|qh[2]                    ; regout           ;
; |Clock|Counter12:UHou|qh[1]                    ; |Clock|Counter12:UHou|qh[1]                    ; regout           ;
; |Clock|Counter12:UHou|qh[0]                    ; |Clock|Counter12:UHou|qh[0]                    ; regout           ;
; |Clock|Counter12:UHou|ql[3]                    ; |Clock|Counter12:UHou|ql[3]                    ; regout           ;
; |Clock|Counter12:UHou|ql[2]                    ; |Clock|Counter12:UHou|ql[2]                    ; regout           ;
; |Clock|Counter12:UHou|ql[1]                    ; |Clock|Counter12:UHou|ql[1]                    ; regout           ;
; |Clock|Counter6:UMin1|Q[0]                     ; |Clock|Counter6:UMin1|Q[0]                     ; regout           ;
; |Clock|Counter6:UMin1|Q~0                      ; |Clock|Counter6:UMin1|Q~0                      ; out              ;
; |Clock|Counter6:UMin1|Q~1                      ; |Clock|Counter6:UMin1|Q~1                      ; out              ;
; |Clock|Counter6:UMin1|Q~2                      ; |Clock|Counter6:UMin1|Q~2                      ; out              ;
; |Clock|Counter6:UMin1|Q~3                      ; |Clock|Counter6:UMin1|Q~3                      ; out              ;
; |Clock|Counter6:UMin1|Q[3]                     ; |Clock|Counter6:UMin1|Q[3]                     ; regout           ;
; |Clock|Counter6:UMin1|Q[2]                     ; |Clock|Counter6:UMin1|Q[2]                     ; regout           ;
; |Clock|Counter6:UMin1|Q[1]                     ; |Clock|Counter6:UMin1|Q[1]                     ; regout           ;
; |Clock|Counter10:UMin0|Q~0                     ; |Clock|Counter10:UMin0|Q~0                     ; out              ;
; |Clock|Counter10:UMin0|Q~1                     ; |Clock|Counter10:UMin0|Q~1                     ; out              ;
; |Clock|Counter10:UMin0|Q~3                     ; |Clock|Counter10:UMin0|Q~3                     ; out              ;
; |Clock|Counter10:UMin0|Q[3]                    ; |Clock|Counter10:UMin0|Q[3]                    ; regout           ;
; |Clock|Counter10:UMin0|Q[2]                    ; |Clock|Counter10:UMin0|Q[2]                    ; regout           ;
; |Clock|Counter10:UMin0|Q[1]                    ; |Clock|Counter10:UMin0|Q[1]                    ; regout           ;
; |Clock|Counter6:USec1|Q~0                      ; |Clock|Counter6:USec1|Q~0                      ; out              ;
; |Clock|Counter6:USec1|Q[3]                     ; |Clock|Counter6:USec1|Q[3]                     ; regout           ;
; |Clock|_BCDto7LED:Shou|Decoder0~1              ; |Clock|_BCDto7LED:Shou|Decoder0~1              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~2              ; |Clock|_BCDto7LED:Shou|Decoder0~2              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~3              ; |Clock|_BCDto7LED:Shou|Decoder0~3              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~4              ; |Clock|_BCDto7LED:Shou|Decoder0~4              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~5              ; |Clock|_BCDto7LED:Shou|Decoder0~5              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~6              ; |Clock|_BCDto7LED:Shou|Decoder0~6              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~7              ; |Clock|_BCDto7LED:Shou|Decoder0~7              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~8              ; |Clock|_BCDto7LED:Shou|Decoder0~8              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~9              ; |Clock|_BCDto7LED:Shou|Decoder0~9              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~10             ; |Clock|_BCDto7LED:Shou|Decoder0~10             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~11             ; |Clock|_BCDto7LED:Shou|Decoder0~11             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~12             ; |Clock|_BCDto7LED:Shou|Decoder0~12             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~13             ; |Clock|_BCDto7LED:Shou|Decoder0~13             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~14             ; |Clock|_BCDto7LED:Shou|Decoder0~14             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~2              ; |Clock|_BCDto7LED:Shou|Decoder1~2              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~4              ; |Clock|_BCDto7LED:Shou|Decoder1~4              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~5              ; |Clock|_BCDto7LED:Shou|Decoder1~5              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~6              ; |Clock|_BCDto7LED:Shou|Decoder1~6              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~7              ; |Clock|_BCDto7LED:Shou|Decoder1~7              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~8              ; |Clock|_BCDto7LED:Shou|Decoder1~8              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~9              ; |Clock|_BCDto7LED:Shou|Decoder1~9              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~10             ; |Clock|_BCDto7LED:Shou|Decoder1~10             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~11             ; |Clock|_BCDto7LED:Shou|Decoder1~11             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~12             ; |Clock|_BCDto7LED:Shou|Decoder1~12             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~13             ; |Clock|_BCDto7LED:Shou|Decoder1~13             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder1~14             ; |Clock|_BCDto7LED:Shou|Decoder1~14             ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~6              ; |Clock|_BCDto7LED:Smin|Decoder0~6              ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~8              ; |Clock|_BCDto7LED:Smin|Decoder0~8              ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~9              ; |Clock|_BCDto7LED:Smin|Decoder0~9              ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~10             ; |Clock|_BCDto7LED:Smin|Decoder0~10             ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~11             ; |Clock|_BCDto7LED:Smin|Decoder0~11             ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder0~13             ; |Clock|_BCDto7LED:Smin|Decoder0~13             ; out              ;
; |Clock|_BCDto7LED:Smin|Decoder1~11             ; |Clock|_BCDto7LED:Smin|Decoder1~11             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~6              ; |Clock|_BCDto7LED:Ssec|Decoder0~6              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~7              ; |Clock|_BCDto7LED:Ssec|Decoder0~7              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~8              ; |Clock|_BCDto7LED:Ssec|Decoder0~8              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~9              ; |Clock|_BCDto7LED:Ssec|Decoder0~9              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~10             ; |Clock|_BCDto7LED:Ssec|Decoder0~10             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~11             ; |Clock|_BCDto7LED:Ssec|Decoder0~11             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~12             ; |Clock|_BCDto7LED:Ssec|Decoder0~12             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~13             ; |Clock|_BCDto7LED:Ssec|Decoder0~13             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~14             ; |Clock|_BCDto7LED:Ssec|Decoder0~14             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~9              ; |Clock|_BCDto7LED:Ssec|Decoder1~9              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~10             ; |Clock|_BCDto7LED:Ssec|Decoder1~10             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~11             ; |Clock|_BCDto7LED:Ssec|Decoder1~11             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~12             ; |Clock|_BCDto7LED:Ssec|Decoder1~12             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~13             ; |Clock|_BCDto7LED:Ssec|Decoder1~13             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~14             ; |Clock|_BCDto7LED:Ssec|Decoder1~14             ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~1 ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~1 ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~2 ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~2 ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~2 ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~2 ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~0  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~0  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~1  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~1  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~2  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~2  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~3  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~3  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~0  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~0  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~1  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~1  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~2  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~2  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan3~0  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan3~0  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan3~1  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan3~1  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan3~2  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan3~2  ; out0             ;
; |Clock|Counter12:UHou|LessThan0~0              ; |Clock|Counter12:UHou|LessThan0~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan0~1              ; |Clock|Counter12:UHou|LessThan0~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan0~2              ; |Clock|Counter12:UHou|LessThan0~2              ; out0             ;
; |Clock|Counter12:UHou|LessThan0~3              ; |Clock|Counter12:UHou|LessThan0~3              ; out0             ;
; |Clock|Counter12:UHou|LessThan1~0              ; |Clock|Counter12:UHou|LessThan1~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan1~1              ; |Clock|Counter12:UHou|LessThan1~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan1~2              ; |Clock|Counter12:UHou|LessThan1~2              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~0              ; |Clock|Counter12:UHou|LessThan2~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~1              ; |Clock|Counter12:UHou|LessThan2~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~2              ; |Clock|Counter12:UHou|LessThan2~2              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~3              ; |Clock|Counter12:UHou|LessThan2~3              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~4              ; |Clock|Counter12:UHou|LessThan2~4              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~5              ; |Clock|Counter12:UHou|LessThan2~5              ; out0             ;
; |Clock|Counter12:UHou|LessThan3~0              ; |Clock|Counter12:UHou|LessThan3~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan3~1              ; |Clock|Counter12:UHou|LessThan3~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan3~2              ; |Clock|Counter12:UHou|LessThan3~2              ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~2      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~2      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~1      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~1      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~2      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~2      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~3      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~3      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~4      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~4      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~5      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~5      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~6      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~6      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~3      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~3      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~4      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~4      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~5      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~5      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~6      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~6      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~7      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~7      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~8      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~8      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~9      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~9      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~10     ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~10     ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~11     ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~11     ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~12     ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~12     ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~2      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~2      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~5    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~5    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~9    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~9    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~10   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~10   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~14   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~14   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~15   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~15   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~3    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~3    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~7    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~7    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~8    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~8    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~9    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~9    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~10   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~10   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~11   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~11   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~12   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~12   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~13   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~13   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~14   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~14   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~15   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~15   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~16   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~16   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~17   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~17   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~1    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~1    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~2    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~2    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~3    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~3    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~5    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~5    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~6    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~6    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~7    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~7    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~5    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~5    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~8    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~8    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~9    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~9    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~10   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~10   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~11   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~11   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~12   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~12   ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~0       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~0       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~1       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~1       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~2       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~2       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~3       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~3       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~4       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~4       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~1       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~1       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~2       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~2       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~3       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~3       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~4       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~4       ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~3       ; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~3       ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~4       ; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~4       ; out0             ;
; |Clock|Counter12:UHou|Add0~0                   ; |Clock|Counter12:UHou|Add0~0                   ; out0             ;
; |Clock|Counter12:UHou|Add0~1                   ; |Clock|Counter12:UHou|Add0~1                   ; out0             ;
; |Clock|Counter12:UHou|Add0~2                   ; |Clock|Counter12:UHou|Add0~2                   ; out0             ;
; |Clock|Counter12:UHou|Add0~3                   ; |Clock|Counter12:UHou|Add0~3                   ; out0             ;
; |Clock|Counter12:UHou|Add0~4                   ; |Clock|Counter12:UHou|Add0~4                   ; out0             ;
; |Clock|Counter12:UHou|Add1~0                   ; |Clock|Counter12:UHou|Add1~0                   ; out0             ;
; |Clock|Counter12:UHou|Add1~1                   ; |Clock|Counter12:UHou|Add1~1                   ; out0             ;
; |Clock|Counter12:UHou|Add1~2                   ; |Clock|Counter12:UHou|Add1~2                   ; out0             ;
; |Clock|Counter12:UHou|Add1~3                   ; |Clock|Counter12:UHou|Add1~3                   ; out0             ;
; |Clock|Counter12:UHou|Add1~4                   ; |Clock|Counter12:UHou|Add1~4                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~0                   ; |Clock|Counter6:UMin1|Add0~0                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~1                   ; |Clock|Counter6:UMin1|Add0~1                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~2                   ; |Clock|Counter6:UMin1|Add0~2                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~3                   ; |Clock|Counter6:UMin1|Add0~3                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~4                   ; |Clock|Counter6:UMin1|Add0~4                   ; out0             ;
; |Clock|Counter10:UMin0|Add0~1                  ; |Clock|Counter10:UMin0|Add0~1                  ; out0             ;
; |Clock|Counter10:UMin0|Add0~2                  ; |Clock|Counter10:UMin0|Add0~2                  ; out0             ;
; |Clock|Counter10:UMin0|Add0~3                  ; |Clock|Counter10:UMin0|Add0~3                  ; out0             ;
; |Clock|Counter10:UMin0|Add0~4                  ; |Clock|Counter10:UMin0|Add0~4                  ; out0             ;
; |Clock|Counter6:USec1|Add0~3                   ; |Clock|Counter6:USec1|Add0~3                   ; out0             ;
; |Clock|Counter6:USec1|Add0~4                   ; |Clock|Counter6:USec1|Add0~4                   ; out0             ;
; |Clock|BellAlarm:Ba0|Equal2~0                  ; |Clock|BellAlarm:Ba0|Equal2~0                  ; out0             ;
; |Clock|BellAlarm:Ba0|Equal3~2                  ; |Clock|BellAlarm:Ba0|Equal3~2                  ; out0             ;
; |Clock|BellAlarm:Ba0|Equal3~3                  ; |Clock|BellAlarm:Ba0|Equal3~3                  ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal0~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal0~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal1~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal1~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal2~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal2~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal3~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal3~0    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Equal0~0     ; |Clock|BellSet:Bs0|Counter12:BHou|Equal0~0     ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Equal1~0     ; |Clock|BellSet:Bs0|Counter12:BHou|Equal1~0     ; out0             ;
; |Clock|Counter12:UHou|Equal0~0                 ; |Clock|Counter12:UHou|Equal0~0                 ; out0             ;
; |Clock|Counter12:UHou|Equal1~0                 ; |Clock|Counter12:UHou|Equal1~0                 ; out0             ;
; |Clock|Counter6:UMin1|Equal0~0                 ; |Clock|Counter6:UMin1|Equal0~0                 ; out0             ;
; |Clock|Counter10:UMin0|Equal0~0                ; |Clock|Counter10:UMin0|Equal0~0                ; out0             ;
+------------------------------------------------+------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                           ;
+------------------------------------------------+------------------------------------------------+------------------+
; Node Name                                      ; Output Port Name                               ; Output Port Type ;
+------------------------------------------------+------------------------------------------------+------------------+
; |Clock|EN_M_H                                  ; |Clock|EN_M_H                                  ; out0             ;
; |Clock|EN_H_L~0                                ; |Clock|EN_H_L~0                                ; out0             ;
; |Clock|EN_H_L                                  ; |Clock|EN_H_L                                  ; out0             ;
; |Clock|HourRadio~0                             ; |Clock|HourRadio~0                             ; out0             ;
; |Clock|HourRadio~1                             ; |Clock|HourRadio~1                             ; out0             ;
; |Clock|HouhShow~4                              ; |Clock|HouhShow~4                              ; out              ;
; |Clock|HouhShow~5                              ; |Clock|HouhShow~5                              ; out              ;
; |Clock|HouhShow~6                              ; |Clock|HouhShow~6                              ; out              ;
; |Clock|nCR                                     ; |Clock|nCR                                     ; out              ;
; |Clock|EN                                      ; |Clock|EN                                      ; out              ;
; |Clock|Adj_M                                   ; |Clock|Adj_M                                   ; out              ;
; |Clock|Adj_H                                   ; |Clock|Adj_H                                   ; out              ;
; |Clock|Secondh[3]                              ; |Clock|Secondh[3]                              ; pin_out          ;
; |Clock|Minuteh[0]                              ; |Clock|Minuteh[0]                              ; pin_out          ;
; |Clock|Minuteh[1]                              ; |Clock|Minuteh[1]                              ; pin_out          ;
; |Clock|Minuteh[2]                              ; |Clock|Minuteh[2]                              ; pin_out          ;
; |Clock|Minuteh[3]                              ; |Clock|Minuteh[3]                              ; pin_out          ;
; |Clock|Hourh[0]                                ; |Clock|Hourh[0]                                ; pin_out          ;
; |Clock|Hourh[1]                                ; |Clock|Hourh[1]                                ; pin_out          ;
; |Clock|Hourh[2]                                ; |Clock|Hourh[2]                                ; pin_out          ;
; |Clock|Hourh[3]                                ; |Clock|Hourh[3]                                ; pin_out          ;
; |Clock|Minutel[0]                              ; |Clock|Minutel[0]                              ; pin_out          ;
; |Clock|Minutel[1]                              ; |Clock|Minutel[1]                              ; pin_out          ;
; |Clock|Minutel[2]                              ; |Clock|Minutel[2]                              ; pin_out          ;
; |Clock|Minutel[3]                              ; |Clock|Minutel[3]                              ; pin_out          ;
; |Clock|Hourl[0]                                ; |Clock|Hourl[0]                                ; pin_out          ;
; |Clock|Hourl[1]                                ; |Clock|Hourl[1]                                ; pin_out          ;
; |Clock|Hourl[2]                                ; |Clock|Hourl[2]                                ; pin_out          ;
; |Clock|Hourl[3]                                ; |Clock|Hourl[3]                                ; pin_out          ;
; |Clock|HouhShow[1]                             ; |Clock|HouhShow[1]                             ; pin_out          ;
; |Clock|HouhShow[2]                             ; |Clock|HouhShow[2]                             ; pin_out          ;
; |Clock|HouhShow[3]                             ; |Clock|HouhShow[3]                             ; pin_out          ;
; |Clock|HouhBell[1]                             ; |Clock|HouhBell[1]                             ; pin_out          ;
; |Clock|HouhBell[2]                             ; |Clock|HouhBell[2]                             ; pin_out          ;
; |Clock|HouhBell[3]                             ; |Clock|HouhBell[3]                             ; pin_out          ;
; |Clock|segS[7]                                 ; |Clock|segS[7]                                 ; pin_out          ;
; |Clock|segS[15]                                ; |Clock|segS[15]                                ; pin_out          ;
; |Clock|segM[7]                                 ; |Clock|segM[7]                                 ; pin_out          ;
; |Clock|segM[15]                                ; |Clock|segM[15]                                ; pin_out          ;
; |Clock|segH[7]                                 ; |Clock|segH[7]                                 ; pin_out          ;
; |Clock|segH[9]                                 ; |Clock|segH[9]                                 ; pin_out          ;
; |Clock|segH[10]                                ; |Clock|segH[10]                                ; pin_out          ;
; |Clock|segH[14]                                ; |Clock|segH[14]                                ; pin_out          ;
; |Clock|segH[15]                                ; |Clock|segH[15]                                ; pin_out          ;
; |Clock|HourRadio                               ; |Clock|HourRadio                               ; pin_out          ;
; |Clock|BellEn                                  ; |Clock|BellEn                                  ; out              ;
; |Clock|SetHourBellKey                          ; |Clock|SetHourBellKey                          ; out              ;
; |Clock|BellRadio                               ; |Clock|BellRadio                               ; pin_out          ;
; |Clock|_BCDto7LED:Shou|WideOr0                 ; |Clock|_BCDto7LED:Shou|WideOr0                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr4                 ; |Clock|_BCDto7LED:Shou|WideOr4                 ; out0             ;
; |Clock|_BCDto7LED:Shou|WideOr5                 ; |Clock|_BCDto7LED:Shou|WideOr5                 ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~0               ; |Clock|BellAlarm:Ba0|BellRadio~0               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~1               ; |Clock|BellAlarm:Ba0|BellRadio~1               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~2               ; |Clock|BellAlarm:Ba0|BellRadio~2               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~3               ; |Clock|BellAlarm:Ba0|BellRadio~3               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~4               ; |Clock|BellAlarm:Ba0|BellRadio~4               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio~5               ; |Clock|BellAlarm:Ba0|BellRadio~5               ; out0             ;
; |Clock|BellAlarm:Ba0|BellRadio                 ; |Clock|BellAlarm:Ba0|BellRadio                 ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~1    ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0~1    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0      ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hh0      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl0      ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl0      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl1      ; |Clock|BellSet:Bs0|hourAdd:comb_14|CF_hl1      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~0  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~0  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~1  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~1  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~3  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~3  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~4  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~4  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell~1  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HouhBell~1  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~6  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~6  ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~7  ; |Clock|BellSet:Bs0|hourAdd:comb_14|HoulBell~7  ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~0    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~0    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~1    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~1    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~2    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~2    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql[0]        ; |Clock|BellSet:Bs0|Counter12:BHou|ql[0]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|always0~3    ; |Clock|BellSet:Bs0|Counter12:BHou|always0~3    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~0         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~0         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~1         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~1         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~2         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~2         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~3         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~3         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~0         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~0         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~1         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~1         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~2         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~2         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~4         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~4         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~5         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~5         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~6         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~6         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~7         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~7         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~4         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~4         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~5         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~5         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~6         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~6         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~8         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~8         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~9         ; |Clock|BellSet:Bs0|Counter12:BHou|qh~9         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~10        ; |Clock|BellSet:Bs0|Counter12:BHou|qh~10        ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh~11        ; |Clock|BellSet:Bs0|Counter12:BHou|qh~11        ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~8         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~8         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~9         ; |Clock|BellSet:Bs0|Counter12:BHou|ql~9         ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql~10        ; |Clock|BellSet:Bs0|Counter12:BHou|ql~10        ; out              ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[3]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[3]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[2]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[2]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[1]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[1]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|qh[0]        ; |Clock|BellSet:Bs0|Counter12:BHou|qh[0]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql[3]        ; |Clock|BellSet:Bs0|Counter12:BHou|ql[3]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql[2]        ; |Clock|BellSet:Bs0|Counter12:BHou|ql[2]        ; regout           ;
; |Clock|BellSet:Bs0|Counter12:BHou|ql[1]        ; |Clock|BellSet:Bs0|Counter12:BHou|ql[1]        ; regout           ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q~0          ; |Clock|BellSet:Bs0|Counter6:BMin1|Q~0          ; out              ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Q[3]         ; |Clock|BellSet:Bs0|Counter6:BMin1|Q[3]         ; regout           ;
; |Clock|Counter12:UHou|always0~0                ; |Clock|Counter12:UHou|always0~0                ; out0             ;
; |Clock|Counter12:UHou|always0~1                ; |Clock|Counter12:UHou|always0~1                ; out0             ;
; |Clock|Counter12:UHou|always0~2                ; |Clock|Counter12:UHou|always0~2                ; out0             ;
; |Clock|Counter12:UHou|ql[0]                    ; |Clock|Counter12:UHou|ql[0]                    ; regout           ;
; |Clock|Counter12:UHou|always0~3                ; |Clock|Counter12:UHou|always0~3                ; out0             ;
; |Clock|Counter12:UHou|qh~0                     ; |Clock|Counter12:UHou|qh~0                     ; out              ;
; |Clock|Counter12:UHou|qh~1                     ; |Clock|Counter12:UHou|qh~1                     ; out              ;
; |Clock|Counter12:UHou|qh~2                     ; |Clock|Counter12:UHou|qh~2                     ; out              ;
; |Clock|Counter12:UHou|qh~3                     ; |Clock|Counter12:UHou|qh~3                     ; out              ;
; |Clock|Counter12:UHou|ql~0                     ; |Clock|Counter12:UHou|ql~0                     ; out              ;
; |Clock|Counter12:UHou|ql~1                     ; |Clock|Counter12:UHou|ql~1                     ; out              ;
; |Clock|Counter12:UHou|ql~2                     ; |Clock|Counter12:UHou|ql~2                     ; out              ;
; |Clock|Counter12:UHou|ql~3                     ; |Clock|Counter12:UHou|ql~3                     ; out              ;
; |Clock|Counter12:UHou|qh~4                     ; |Clock|Counter12:UHou|qh~4                     ; out              ;
; |Clock|Counter12:UHou|qh~5                     ; |Clock|Counter12:UHou|qh~5                     ; out              ;
; |Clock|Counter12:UHou|qh~6                     ; |Clock|Counter12:UHou|qh~6                     ; out              ;
; |Clock|Counter12:UHou|qh~7                     ; |Clock|Counter12:UHou|qh~7                     ; out              ;
; |Clock|Counter12:UHou|ql~4                     ; |Clock|Counter12:UHou|ql~4                     ; out              ;
; |Clock|Counter12:UHou|ql~5                     ; |Clock|Counter12:UHou|ql~5                     ; out              ;
; |Clock|Counter12:UHou|ql~6                     ; |Clock|Counter12:UHou|ql~6                     ; out              ;
; |Clock|Counter12:UHou|ql~7                     ; |Clock|Counter12:UHou|ql~7                     ; out              ;
; |Clock|Counter12:UHou|qh~8                     ; |Clock|Counter12:UHou|qh~8                     ; out              ;
; |Clock|Counter12:UHou|qh~9                     ; |Clock|Counter12:UHou|qh~9                     ; out              ;
; |Clock|Counter12:UHou|qh~10                    ; |Clock|Counter12:UHou|qh~10                    ; out              ;
; |Clock|Counter12:UHou|qh~11                    ; |Clock|Counter12:UHou|qh~11                    ; out              ;
; |Clock|Counter12:UHou|ql~8                     ; |Clock|Counter12:UHou|ql~8                     ; out              ;
; |Clock|Counter12:UHou|ql~9                     ; |Clock|Counter12:UHou|ql~9                     ; out              ;
; |Clock|Counter12:UHou|ql~10                    ; |Clock|Counter12:UHou|ql~10                    ; out              ;
; |Clock|Counter12:UHou|ql~11                    ; |Clock|Counter12:UHou|ql~11                    ; out              ;
; |Clock|Counter12:UHou|qh[3]                    ; |Clock|Counter12:UHou|qh[3]                    ; regout           ;
; |Clock|Counter12:UHou|qh[2]                    ; |Clock|Counter12:UHou|qh[2]                    ; regout           ;
; |Clock|Counter12:UHou|qh[1]                    ; |Clock|Counter12:UHou|qh[1]                    ; regout           ;
; |Clock|Counter12:UHou|qh[0]                    ; |Clock|Counter12:UHou|qh[0]                    ; regout           ;
; |Clock|Counter12:UHou|ql[3]                    ; |Clock|Counter12:UHou|ql[3]                    ; regout           ;
; |Clock|Counter12:UHou|ql[2]                    ; |Clock|Counter12:UHou|ql[2]                    ; regout           ;
; |Clock|Counter12:UHou|ql[1]                    ; |Clock|Counter12:UHou|ql[1]                    ; regout           ;
; |Clock|Counter6:UMin1|Q[0]                     ; |Clock|Counter6:UMin1|Q[0]                     ; regout           ;
; |Clock|Counter6:UMin1|Q~0                      ; |Clock|Counter6:UMin1|Q~0                      ; out              ;
; |Clock|Counter6:UMin1|Q~1                      ; |Clock|Counter6:UMin1|Q~1                      ; out              ;
; |Clock|Counter6:UMin1|Q~2                      ; |Clock|Counter6:UMin1|Q~2                      ; out              ;
; |Clock|Counter6:UMin1|Q~3                      ; |Clock|Counter6:UMin1|Q~3                      ; out              ;
; |Clock|Counter6:UMin1|Q[3]                     ; |Clock|Counter6:UMin1|Q[3]                     ; regout           ;
; |Clock|Counter6:UMin1|Q[2]                     ; |Clock|Counter6:UMin1|Q[2]                     ; regout           ;
; |Clock|Counter6:UMin1|Q[1]                     ; |Clock|Counter6:UMin1|Q[1]                     ; regout           ;
; |Clock|Counter10:UMin0|Q[0]                    ; |Clock|Counter10:UMin0|Q[0]                    ; regout           ;
; |Clock|Counter10:UMin0|Q~0                     ; |Clock|Counter10:UMin0|Q~0                     ; out              ;
; |Clock|Counter10:UMin0|Q~1                     ; |Clock|Counter10:UMin0|Q~1                     ; out              ;
; |Clock|Counter10:UMin0|Q~2                     ; |Clock|Counter10:UMin0|Q~2                     ; out              ;
; |Clock|Counter10:UMin0|Q[3]                    ; |Clock|Counter10:UMin0|Q[3]                    ; regout           ;
; |Clock|Counter10:UMin0|Q[2]                    ; |Clock|Counter10:UMin0|Q[2]                    ; regout           ;
; |Clock|Counter10:UMin0|Q[1]                    ; |Clock|Counter10:UMin0|Q[1]                    ; regout           ;
; |Clock|Counter6:USec1|Q~0                      ; |Clock|Counter6:USec1|Q~0                      ; out              ;
; |Clock|Counter6:USec1|Q[3]                     ; |Clock|Counter6:USec1|Q[3]                     ; regout           ;
; |Clock|_BCDto7LED:Shou|Decoder0~0              ; |Clock|_BCDto7LED:Shou|Decoder0~0              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~2              ; |Clock|_BCDto7LED:Shou|Decoder0~2              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~3              ; |Clock|_BCDto7LED:Shou|Decoder0~3              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~4              ; |Clock|_BCDto7LED:Shou|Decoder0~4              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~5              ; |Clock|_BCDto7LED:Shou|Decoder0~5              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~6              ; |Clock|_BCDto7LED:Shou|Decoder0~6              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~7              ; |Clock|_BCDto7LED:Shou|Decoder0~7              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~8              ; |Clock|_BCDto7LED:Shou|Decoder0~8              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~9              ; |Clock|_BCDto7LED:Shou|Decoder0~9              ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~10             ; |Clock|_BCDto7LED:Shou|Decoder0~10             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~11             ; |Clock|_BCDto7LED:Shou|Decoder0~11             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~12             ; |Clock|_BCDto7LED:Shou|Decoder0~12             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~13             ; |Clock|_BCDto7LED:Shou|Decoder0~13             ; out              ;
; |Clock|_BCDto7LED:Shou|Decoder0~14             ; |Clock|_BCDto7LED:Shou|Decoder0~14             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~6              ; |Clock|_BCDto7LED:Ssec|Decoder0~6              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~7              ; |Clock|_BCDto7LED:Ssec|Decoder0~7              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~8              ; |Clock|_BCDto7LED:Ssec|Decoder0~8              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~9              ; |Clock|_BCDto7LED:Ssec|Decoder0~9              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~10             ; |Clock|_BCDto7LED:Ssec|Decoder0~10             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~11             ; |Clock|_BCDto7LED:Ssec|Decoder0~11             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~12             ; |Clock|_BCDto7LED:Ssec|Decoder0~12             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~13             ; |Clock|_BCDto7LED:Ssec|Decoder0~13             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder0~14             ; |Clock|_BCDto7LED:Ssec|Decoder0~14             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~9              ; |Clock|_BCDto7LED:Ssec|Decoder1~9              ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~10             ; |Clock|_BCDto7LED:Ssec|Decoder1~10             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~11             ; |Clock|_BCDto7LED:Ssec|Decoder1~11             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~12             ; |Clock|_BCDto7LED:Ssec|Decoder1~12             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~13             ; |Clock|_BCDto7LED:Ssec|Decoder1~13             ; out              ;
; |Clock|_BCDto7LED:Ssec|Decoder1~14             ; |Clock|_BCDto7LED:Ssec|Decoder1~14             ; out              ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~1 ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~1 ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~2 ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan0~2 ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~2 ; |Clock|BellSet:Bs0|hourAdd:comb_14|LessThan1~2 ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~0  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~0  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~1  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~1  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~2  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~2  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~3  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan0~3  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~0  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~0  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~1  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~1  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~2  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan1~2  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~0  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~0  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~1  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~1  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~2  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~2  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~3  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~3  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~4  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~4  ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~5  ; |Clock|BellSet:Bs0|Counter12:BHou|LessThan2~5  ; out0             ;
; |Clock|Counter12:UHou|LessThan0~0              ; |Clock|Counter12:UHou|LessThan0~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan0~1              ; |Clock|Counter12:UHou|LessThan0~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan0~2              ; |Clock|Counter12:UHou|LessThan0~2              ; out0             ;
; |Clock|Counter12:UHou|LessThan0~3              ; |Clock|Counter12:UHou|LessThan0~3              ; out0             ;
; |Clock|Counter12:UHou|LessThan1~0              ; |Clock|Counter12:UHou|LessThan1~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan1~1              ; |Clock|Counter12:UHou|LessThan1~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan1~2              ; |Clock|Counter12:UHou|LessThan1~2              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~0              ; |Clock|Counter12:UHou|LessThan2~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~1              ; |Clock|Counter12:UHou|LessThan2~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~2              ; |Clock|Counter12:UHou|LessThan2~2              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~3              ; |Clock|Counter12:UHou|LessThan2~3              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~4              ; |Clock|Counter12:UHou|LessThan2~4              ; out0             ;
; |Clock|Counter12:UHou|LessThan2~5              ; |Clock|Counter12:UHou|LessThan2~5              ; out0             ;
; |Clock|Counter12:UHou|LessThan3~0              ; |Clock|Counter12:UHou|LessThan3~0              ; out0             ;
; |Clock|Counter12:UHou|LessThan3~1              ; |Clock|Counter12:UHou|LessThan3~1              ; out0             ;
; |Clock|Counter12:UHou|LessThan3~2              ; |Clock|Counter12:UHou|LessThan3~2              ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~2      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add0~2      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~1      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~1      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~2      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~2      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~3      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~3      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~4      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~4      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~5      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~5      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~6      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add1~6      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~3      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~3      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~4      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~4      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~5      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~5      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~6      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~6      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~7      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~7      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~8      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~8      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~9      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~9      ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~10     ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~10     ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~11     ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~11     ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~12     ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add2~12     ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~2      ; |Clock|BellSet:Bs0|hourAdd:comb_14|Add3~2      ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~5    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~5    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~9    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~9    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~10   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~10   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~14   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~14   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~15   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add0~15   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~3    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~3    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~7    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~7    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~8    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~8    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~9    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~9    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~10   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~10   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~11   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~11   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~12   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~12   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~13   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~13   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~14   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~14   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~15   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~15   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~16   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~16   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~17   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add1~17   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~1    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~1    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~2    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~2    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~3    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~3    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~5    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~5    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~6    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~6    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~7    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add4~7    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~4    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~4    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~5    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~5    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~8    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~8    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~9    ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~9    ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~10   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~10   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~11   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~11   ; out0             ;
; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~12   ; |Clock|BellSet:Bs0|minuteAdd:comb_13|Add5~12   ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~0       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~0       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~1       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~1       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~2       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~2       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~3       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~3       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add0~4       ; |Clock|BellSet:Bs0|Counter12:BHou|Add0~4       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~0       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~0       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~1       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~1       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~2       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~2       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~3       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~3       ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Add1~4       ; |Clock|BellSet:Bs0|Counter12:BHou|Add1~4       ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~3       ; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~3       ; out0             ;
; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~4       ; |Clock|BellSet:Bs0|Counter6:BMin1|Add0~4       ; out0             ;
; |Clock|Counter12:UHou|Add0~0                   ; |Clock|Counter12:UHou|Add0~0                   ; out0             ;
; |Clock|Counter12:UHou|Add0~1                   ; |Clock|Counter12:UHou|Add0~1                   ; out0             ;
; |Clock|Counter12:UHou|Add0~2                   ; |Clock|Counter12:UHou|Add0~2                   ; out0             ;
; |Clock|Counter12:UHou|Add0~3                   ; |Clock|Counter12:UHou|Add0~3                   ; out0             ;
; |Clock|Counter12:UHou|Add0~4                   ; |Clock|Counter12:UHou|Add0~4                   ; out0             ;
; |Clock|Counter12:UHou|Add1~0                   ; |Clock|Counter12:UHou|Add1~0                   ; out0             ;
; |Clock|Counter12:UHou|Add1~1                   ; |Clock|Counter12:UHou|Add1~1                   ; out0             ;
; |Clock|Counter12:UHou|Add1~2                   ; |Clock|Counter12:UHou|Add1~2                   ; out0             ;
; |Clock|Counter12:UHou|Add1~3                   ; |Clock|Counter12:UHou|Add1~3                   ; out0             ;
; |Clock|Counter12:UHou|Add1~4                   ; |Clock|Counter12:UHou|Add1~4                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~0                   ; |Clock|Counter6:UMin1|Add0~0                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~1                   ; |Clock|Counter6:UMin1|Add0~1                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~2                   ; |Clock|Counter6:UMin1|Add0~2                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~3                   ; |Clock|Counter6:UMin1|Add0~3                   ; out0             ;
; |Clock|Counter6:UMin1|Add0~4                   ; |Clock|Counter6:UMin1|Add0~4                   ; out0             ;
; |Clock|Counter10:UMin0|Add0~0                  ; |Clock|Counter10:UMin0|Add0~0                  ; out0             ;
; |Clock|Counter10:UMin0|Add0~1                  ; |Clock|Counter10:UMin0|Add0~1                  ; out0             ;
; |Clock|Counter10:UMin0|Add0~2                  ; |Clock|Counter10:UMin0|Add0~2                  ; out0             ;
; |Clock|Counter10:UMin0|Add0~3                  ; |Clock|Counter10:UMin0|Add0~3                  ; out0             ;
; |Clock|Counter10:UMin0|Add0~4                  ; |Clock|Counter10:UMin0|Add0~4                  ; out0             ;
; |Clock|Counter6:USec1|Add0~3                   ; |Clock|Counter6:USec1|Add0~3                   ; out0             ;
; |Clock|Counter6:USec1|Add0~4                   ; |Clock|Counter6:USec1|Add0~4                   ; out0             ;
; |Clock|BellAlarm:Ba0|Equal2~1                  ; |Clock|BellAlarm:Ba0|Equal2~1                  ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal0~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal0~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal1~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal1~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal2~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal2~0    ; out0             ;
; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal3~0    ; |Clock|BellSet:Bs0|hourAdd:comb_14|Equal3~0    ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Equal0~0     ; |Clock|BellSet:Bs0|Counter12:BHou|Equal0~0     ; out0             ;
; |Clock|BellSet:Bs0|Counter12:BHou|Equal1~0     ; |Clock|BellSet:Bs0|Counter12:BHou|Equal1~0     ; out0             ;
; |Clock|Counter12:UHou|Equal0~0                 ; |Clock|Counter12:UHou|Equal0~0                 ; out0             ;
; |Clock|Counter12:UHou|Equal1~0                 ; |Clock|Counter12:UHou|Equal1~0                 ; out0             ;
; |Clock|Counter6:UMin1|Equal0~0                 ; |Clock|Counter6:UMin1|Equal0~0                 ; out0             ;
; |Clock|Counter10:UMin0|Equal0~0                ; |Clock|Counter10:UMin0|Equal0~0                ; out0             ;
+------------------------------------------------+------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jan 07 10:49:10 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Clock -c Clock
Info: Using vector source file "C:/Users/row31976300/Documents/ForLearning/elc/quartusProjects/Clock/Clock.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      44.61 %
Info: Number of transitions in simulation is 10213
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Thu Jan 07 10:49:10 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


