// Seed: 2613531282
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    output wire id_2
);
  wire id_4;
  logic [7:0] id_5;
  module_2 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_6;
  assign id_5[1] = 1;
  buf primCall (id_2, id_5);
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output wor id_2,
    input tri id_3,
    output supply1 id_4
);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = 1'd0 ==? id_0;
  bufif1 primCall (id_4, id_3, id_0);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
