reg [11:0] stage_5_1;
stage_5_1 <= stage_4_1 + stage_4_2 + stage_4_3 + stage_4_4;
