---
layout: post
title: "Multi-level Memristive Memory with Resistive Networks"
date: 2017-09-13 06:04:14
categories: arXiv_CV
tags: arXiv_CV
author: Aidana Irmanova, Alex Pappachen James
mathjax: true
---

* content
{:toc}

##### Abstract
Analog memory is of great importance in neurocomputing technologies field, but still remains difficult to implement. With emergence of memristors in VLSI technologies the idea of designing scalable analog data storage elements finds its second wind. A memristor, known for its history dependent resistance levels, independently can provide blocks of binary or discrete state data storage. However, using single memristor to save the analog value is practically limited due to the device variability and implementation complexity. In this paper, we present a new design of discrete state memory cell consisting of subcells constructed from a memristor and its resistive network. A memristor in the sub-cells provides the storage element, while its resistive network is used for programming its resistance. Several sub-cells are then connected in parallel, resembling potential divider configuration. The output of the memory cell is the voltage resulting from distributing the input voltage among the sub-cells. Here, proposed design was programmed to obtain 10 and 27 different output levels depending on the configuration of the combined resistive networks within the sub-cell. Despite the simplicity of the circuit, this realization of multilevel memory provides increased number of output levels compared to previous designs of memory technologies based on memristors. Simulation results of proposed memory are analyzed providing explicit data on the issues of distinguishing discrete analog output levels and sensitivity of the cell to oscillations in write signal patterns.

##### Abstract (translated by Google)
模拟记忆在神经计算技术领域具有重要意义，但仍然难以实现。随着VLSI技术中的忆阻器的出现，设计可扩展的模拟数据存储元件的思想发现了它的第二个风向。忆阻器以其历史依赖的电阻水平而闻名，独立地可以提供二进制或离散状态数据存储块。然而，由于器件的可变性和实现的复杂性，使用单个忆阻器来保存模拟值实际上受到限制。在本文中，我们提出了由忆阻器及其电阻网络构成的子单元组成的离散状态存储单元的新设计。子单元中的忆阻器提供存储元件，而其电阻网络用于编程其电阻。然后几个子电池并联，类似于分压器配置。存储单元的输出是通过在子单元之间分配输入电压而产生的电压。在此，所提出的设计被编程为根据子电池内的组合电阻网络的配置来获得10和27个不同的输出电平。尽管电路简单，但与先前基于忆阻器的存储器技术设计相比，这种多电平存储器的实现提供了更多数量的输出电平。对所提出的存储器的仿真结果进行分析，提供关于区分离散模拟输出电平和单元对写入信号模式中的振荡的敏感性的明确数据。

##### URL
[https://arxiv.org/abs/1709.04149](https://arxiv.org/abs/1709.04149)

##### PDF
[https://arxiv.org/pdf/1709.04149](https://arxiv.org/pdf/1709.04149)

