$date
	Sun Oct 23 09:58:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#304550
b100 &
b100 %
1$
b100 !
1"
#304551
0"
#304554
b10 &
b10 %
#304558
b1 &
1#
b1 %
#304562
b0 &
b0 %
0#
0$
#1357831
b11101 !
1"
#1357834
b11101 &
b11101 %
1$
#1357835
0"
#1357838
b1011000 &
b1011000 %
#1357842
b101100 &
b101100 %
#1357846
b10110 &
b10110 %
#1357850
b1011 &
b1011 %
#1357854
b100010 &
b100010 %
#1357858
b10001 &
b10001 %
#1357862
b110100 &
b110100 %
#1357866
b11010 &
b11010 %
#1357870
b1101 &
b1101 %
#1357874
b101000 &
b101000 %
#1357878
b10100 &
b10100 %
#1357882
b1010 &
b1010 %
#1357886
b101 &
b101 %
#1357890
b10000 &
b10000 %
#1357894
b1000 &
b1000 %
#1357898
b100 &
b100 %
#1357902
b10 &
b10 %
#1357906
b1 &
b1 %
1#
#1357910
b0 &
0#
b0 %
0$
#2291560
b10 !
1"
#2291562
b10 &
b10 %
1$
#2291563
0"
#2291566
b1 &
1#
b1 %
#2291570
b0 &
b0 %
0#
0$
#4500012
