strict digraph "" {
	node [label="\N"];
	"394:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7881749550>",
		fillcolor=firebrick,
		label="394:NS
character_miscompare <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7881749550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_392:AL"	 [def_var="['character_miscompare']",
		label="Leaf_392:AL"];
	"394:NS" -> "Leaf_392:AL"	 [cond="[]",
		lineno=None];
	"399:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d0d0>",
		fillcolor=firebrick,
		label="399:NS
character_miscompare <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d0d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"399:NS" -> "Leaf_392:AL"	 [cond="[]",
		lineno=None];
	"392:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f788174d550>",
		clk_sens=True,
		fillcolor=gold,
		label="392:AL",
		sens="['clk_i', 'reset_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['verify', 'serial_dat_i', 'idle', 'target_bits', 'reset_i', 'mid_bit_count']"];
	"393:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f788174d6d0>",
		fillcolor=turquoise,
		label="393:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"392:AL" -> "393:BL"	 [cond="[]",
		lineno=None];
	"394:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f788174d710>",
		fillcolor=springgreen,
		label="394:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"393:BL" -> "394:IF"	 [cond="[]",
		lineno=None];
	"397:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d850>",
		fillcolor=firebrick,
		label="397:NS
character_miscompare <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"397:NS" -> "Leaf_392:AL"	 [cond="[]",
		lineno=None];
	"394:IF" -> "394:NS"	 [cond="['reset_i']",
		label=reset_i,
		lineno=394];
	"396:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f788174d790>",
		fillcolor=turquoise,
		label="396:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"394:IF" -> "396:BL"	 [cond="['reset_i']",
		label="!(reset_i)",
		lineno=394];
	"397:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f788174d7d0>",
		fillcolor=springgreen,
		label="397:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"396:BL" -> "397:IF"	 [cond="[]",
		lineno=None];
	"398:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f788174da10>",
		fillcolor=springgreen,
		label="398:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"396:BL" -> "398:IF"	 [cond="[]",
		lineno=None];
	"397:IF" -> "397:NS"	 [cond="['idle']",
		label=idle,
		lineno=397];
	"398:IF" -> "399:NS"	 [cond="['verify', 'mid_bit_count', 'target_bits', 'serial_dat_i']",
		label="(verify && mid_bit_count && target_bits[0] ^ serial_dat_i)",
		lineno=398];
}
