$date
	Mon Apr  3 16:34:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SignExtenderTest $end
$var wire 64 ! BusImm [63:0] $end
$var reg 2 " Ctrl [1:0] $end
$var reg 26 # Inst26 [25:0] $end
$var reg 8 $ passed [7:0] $end
$scope module uut $end
$var wire 2 % Ctrl [1:0] $end
$var wire 26 & Inst26 [25:0] $end
$var reg 64 ' BusImm [63:0] $end
$var reg 1 ( extBit $end
$upscope $end
$scope task allPassed $end
$var reg 8 ) numTests [7:0] $end
$var reg 8 * passed [7:0] $end
$upscope $end
$scope task passTest $end
$var reg 64 + actualOut [63:0] $end
$var reg 64 , expectedOut [63:0] $end
$var reg 8 - passed [7:0] $end
$var reg 121 . testType [120:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#90
b11 !
b11 '
b11 #
b11 &
b10 "
b10 %
#100
b1 $
b1 -
b11000100010000001110100011110010111000001100101001000000110100101101110011100000111010101110100 .
b11 ,
b11 +
#190
b0 !
b0 '
b0 "
b0 %
#200
b10 $
b10 -
b11010010010000001110100011110010111000001100101001000000110100101101110011100000111010101110100 .
b0 ,
b0 +
#290
b1 "
b1 %
#300
b11 $
b11 -
b11001000010000001110100011110010111000001100101001000000110100101101110011100000111010101110100 .
#390
b11 "
b11 %
#400
b100 $
b100 -
b110001101100010011110100010000001110100011110010111000001100101001000000110100101101110011100000111010101110100 .
