{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458445948228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458445948232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 19 20:52:27 2016 " "Processing started: Sat Mar 19 20:52:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458445948232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458445948232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Radar -c Radar " "Command: quartus_map --read_settings_files=on --write_settings_files=off Radar -c Radar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458445948232 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458445950336 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "windowing.v(63) " "Verilog HDL information at windowing.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "windowing.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/windowing.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1458445950543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "windowing.v 1 1 " "Found 1 design units, including 1 entities, in source file windowing.v" { { "Info" "ISGN_ENTITY_NAME" "1 windowing " "Found entity 1: windowing" {  } { { "windowing.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/windowing.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/memory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitude.v 4 4 " "Found 4 design units, including 4 entities, in source file magnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "magnitude.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/magnitude.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950567 ""} { "Info" "ISGN_ENTITY_NAME" "2 toPositive " "Found entity 2: toPositive" {  } { { "magnitude.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/magnitude.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950567 ""} { "Info" "ISGN_ENTITY_NAME" "3 max " "Found entity 3: max" {  } { { "magnitude.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/magnitude.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950567 ""} { "Info" "ISGN_ENTITY_NAME" "4 min " "Found entity 4: min" {  } { { "magnitude.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/magnitude.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file fft_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_Mag " "Found entity 1: FFT_Mag" {  } { { "FFT_Mag.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/FFT_Mag.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(627) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(627)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950587 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(627) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(627)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(627) " "Unrecognized synthesis attribute \"of\" at dft_top.v(627)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(627) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(627)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(627) " "Unrecognized synthesis attribute \"is\" at dft_top.v(627)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "block dft_top.v(627) " "Unrecognized synthesis attribute \"block\" at dft_top.v(627)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(651) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(651)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style dft_top.v(651) " "Unrecognized synthesis attribute \"ram_style\" at dft_top.v(651)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(651) " "Unrecognized synthesis attribute \"of\" at dft_top.v(651)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mem dft_top.v(651) " "Unrecognized synthesis attribute \"mem\" at dft_top.v(651)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(651) " "Unrecognized synthesis attribute \"is\" at dft_top.v(651)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "distributed dft_top.v(651) " "Unrecognized synthesis attribute \"distributed\" at dft_top.v(651)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 651 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950591 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(3050) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(3050)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 3050 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(3050) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(3050)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 3050 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(3050) " "Unrecognized synthesis attribute \"of\" at dft_top.v(3050)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 3050 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(3050) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(3050)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 3050 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(3050) " "Unrecognized synthesis attribute \"is\" at dft_top.v(3050)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 3050 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950607 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute dft_top.v(5116) " "Unrecognized synthesis attribute \"attribute\" at dft_top.v(5116)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950619 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style dft_top.v(5116) " "Unrecognized synthesis attribute \"rom_style\" at dft_top.v(5116)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of dft_top.v(5116) " "Unrecognized synthesis attribute \"of\" at dft_top.v(5116)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "out3 dft_top.v(5116) " "Unrecognized synthesis attribute \"out3\" at dft_top.v(5116)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is dft_top.v(5116) " "Unrecognized synthesis attribute \"is\" at dft_top.v(5116)" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458445950623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_top.v 22 22 " "Found 22 design units, including 22 entities, in source file dft_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dft_top " "Found entity 1: dft_top" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "2 rc41776 " "Found entity 2: rc41776" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "3 perm41774 " "Found entity 3: perm41774" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "4 memArray2048_41774 " "Found entity 4: memArray2048_41774" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "5 nextReg " "Found entity 5: nextReg" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 587 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "6 memMod " "Found entity 6: memMod" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "7 memMod_dist " "Found entity 7: memMod_dist" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "8 switch " "Found entity 8: switch" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "9 shiftRegFIFO " "Found entity 9: shiftRegFIFO" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 672 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "10 ICompose_46101 " "Found entity 10: ICompose_46101" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "11 statementList46099 " "Found entity 11: statementList46099" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "12 DirSum_46014 " "Found entity 12: DirSum_46014" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "13 D1_43962 " "Found entity 13: D1_43962" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 989 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "14 D2_46012 " "Found entity 14: D2_46012" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 3055 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "15 codeBlock41778 " "Found entity 15: codeBlock41778" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "16 codeBlock46016 " "Found entity 16: codeBlock46016" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "17 rc46097 " "Found entity 17: rc46097" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "18 perm46095 " "Found entity 18: perm46095" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "19 memArray2048_46095 " "Found entity 19: memArray2048_46095" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "20 multfix " "Found entity 20: multfix" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "21 addfxp " "Found entity 21: addfxp" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""} { "Info" "ISGN_ENTITY_NAME" "22 subfxp " "Found entity 22: subfxp" {  } { { "dft_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/dft_top.v" 5717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Average_Filter.v(53) " "Verilog HDL information at Average_Filter.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "Average_Filter.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Average_Filter.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1458445950643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "average_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file average_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Average_Filter " "Found entity 1: Average_Filter" {  } { { "Average_Filter.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Average_Filter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radar_top.v 1 1 " "Found 1 design units, including 1 entities, in source file radar_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radar_top " "Found entity 1: Radar_top" {  } { { "Radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Radar_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950648 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" tb_radar_top.v(18) " "Verilog HDL syntax error at tb_radar_top.v(18) near text \";\";  expecting \")\"" {  } { { "tb_radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/tb_radar_top.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1458445950663 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "counter tb_radar_top.v(25) " "Verilog HDL Declaration error at tb_radar_top.v(25): identifier \"counter\" is already declared in the present scope" {  } { { "tb_radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/tb_radar_top.v" 25 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1458445950663 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tb_radar_top tb_radar_top.v(2) " "Ignored design unit \"tb_radar_top\" at tb_radar_top.v(2) due to previous errors" {  } { { "tb_radar_top.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/tb_radar_top.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1458445950663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_radar_top.v 0 0 " "Found 0 design units, including 0 entities, in source file tb_radar_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/clk_div.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file serialinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialInterface " "Found entity 1: SerialInterface" {  } { { "SerialInterface.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/SerialInterface.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_Ram " "Found entity 1: Serial_Ram" {  } { { "Serial_Ram.v" "" { Text "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/Serial_Ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458445950692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458445950692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/output_files/Radar.map.smsg " "Generated suppressed messages file C:/Users/Micah/Desktop/My Documents/Academic/Winter 2016/EEC134/Final Project/Final Modules/Radar_Senior_Design/Radar_DSP/Radar_DSP/output_files/Radar.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1458445950815 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 23 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458445951385 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 19 20:52:31 2016 " "Processing ended: Sat Mar 19 20:52:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458445951385 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458445951385 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458445951385 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458445951385 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 23 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 23 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458445952120 ""}
