{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668375950846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668375950846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 21:45:50 2022 " "Processing started: Sun Nov 13 21:45:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668375950846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375950846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoder_serial -c encoder_serial " "Command: quartus_map --read_settings_files=on --write_settings_files=off encoder_serial -c encoder_serial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375950846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668375950935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668375950935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_serial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_serial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_serial-structure " "Found design unit 1: encoder_serial-structure" {  } { { "encoder_serial.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955942 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_serial " "Found entity 1: encoder_serial" {  } { { "encoder_serial.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375955942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375955943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 14 7 " "Found 14 design units, including 7 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateAnd8-structure " "Found design unit 5: gateAnd8-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateXor8-structure " "Found design unit 6: gateXor8-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 busy-structure " "Found design unit 7: busy-structure" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateAnd8 " "Found entity 5: gateAnd8" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateXor8 " "Found entity 6: gateXor8" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""} { "Info" "ISGN_ENTITY_NAME" "7 busy " "Found entity 7: busy" {  } { { "simpleLogic.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375955943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storeDev.vhd 12 6 " "Found 12 design units, including 6 entities, in source file storeDev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_6bit-structure " "Found design unit 2: binCounter_6bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parReg_5bit-structure " "Found design unit 3: parReg_5bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 parReg_6bit-structure " "Found design unit 4: parReg_6bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ParReg_8bit-structure " "Found design unit 5: ParReg_8bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 binCounter_3bit-structure " "Found design unit 6: binCounter_3bit-structure" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_6bit " "Found entity 2: binCounter_6bit" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_ENTITY_NAME" "3 parReg_5bit " "Found entity 3: parReg_5bit" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_ENTITY_NAME" "4 parReg_6bit " "Found entity 4: parReg_6bit" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_ENTITY_NAME" "5 ParReg_8bit " "Found entity 5: ParReg_8bit" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""} { "Info" "ISGN_ENTITY_NAME" "6 binCounter_3bit " "Found entity 6: binCounter_3bit" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668375955944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375955944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_serial " "Elaborating entity \"encoder_serial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668375955970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:FF_Op " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:FF_Op\"" {  } { { "encoder_serial.vhd" "FF_Op" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd8 gateAnd8:and8_Op " "Elaborating entity \"gateAnd8\" for hierarchy \"gateAnd8:and8_Op\"" {  } { { "encoder_serial.vhd" "and8_Op" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 gateAnd8:and8_Op\|gateAnd2:bit7 " "Elaborating entity \"gateAnd2\" for hierarchy \"gateAnd8:and8_Op\|gateAnd2:bit7\"" {  } { { "simpleLogic.vhd" "bit7" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor8 gateXor8:xor8_Op " "Elaborating entity \"gateXor8\" for hierarchy \"gateXor8:xor8_Op\"" {  } { { "encoder_serial.vhd" "xor8_Op" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 gateXor8:xor8_Op\|gateXor2:bit7 " "Elaborating entity \"gateXor2\" for hierarchy \"gateXor8:xor8_Op\|gateXor2:bit7\"" {  } { { "simpleLogic.vhd" "bit7" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/simpleLogic.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParReg_8bit ParReg_8bit:reg8bits_Op " "Elaborating entity \"ParReg_8bit\" for hierarchy \"ParReg_8bit:reg8bits_Op\"" {  } { { "encoder_serial.vhd" "reg8bits_Op" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_3bit binCounter_3bit:binC_Op " "Elaborating entity \"binCounter_3bit\" for hierarchy \"binCounter_3bit:binC_Op\"" {  } { { "encoder_serial.vhd" "binC_Op" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:cntrl_Op " "Elaborating entity \"control\" for hierarchy \"control:cntrl_Op\"" {  } { { "encoder_serial.vhd" "cntrl_Op" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:cntrl_Op\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:cntrl_Op\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:cntrl_Op\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:cntrl_Op\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:cntrl_Op\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:cntrl_Op\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busy busy:busy_Op " "Elaborating entity \"busy\" for hierarchy \"busy:busy_Op\"" {  } { { "encoder_serial.vhd" "busy_Op" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/encoder_serial.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375955982 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:cntrl_Op\|contMem:cMem\|prog " "RAM logic \"control:cntrl_Op\|contMem:cMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/control.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668375956101 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668375956101 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "storeDev.vhd" "" { Text "/home/joao/Desktop/Mestrado/AAD/Projeto1/encoder_serial/storeDev.vhd" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668375956214 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668375956214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668375956275 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668375956483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668375956483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668375956501 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668375956501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668375956501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668375956501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668375956505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 21:45:56 2022 " "Processing ended: Sun Nov 13 21:45:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668375956505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668375956505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668375956505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668375956505 ""}
