{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528077407638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528077407642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 04:56:47 2018 " "Processing started: Mon Jun 04 04:56:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528077407642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077407642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077407642 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077408130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528077408485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528077408485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "D:/Proje/vga/vgabenim/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077418053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077418053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.v(100) " "Verilog HDL information at vga.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1528077418060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528077418061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077418061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.v(74) " "Verilog HDL Instantiation warning at vga.v(74): instance has no name" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1528077418061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528077418377 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi1 vga.v(18) " "Verilog HDL warning at vga.v(18): object vrms_sayi1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418382 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "vrms_sayi2 vga.v(19) " "Verilog HDL warning at vga.v(19): object vrms_sayi2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418382 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "voltdiv1 vga.v(27) " "Verilog HDL warning at vga.v(27): object voltdiv1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "voltdiv2 vga.v(28) " "Verilog HDL warning at vga.v(28): object voltdiv2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv1 vga.v(29) " "Verilog HDL warning at vga.v(29): object timediv1 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv2 vga.v(30) " "Verilog HDL warning at vga.v(30): object timediv2 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv3 vga.v(31) " "Verilog HDL warning at vga.v(31): object timediv3 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv4 vga.v(32) " "Verilog HDL warning at vga.v(32): object timediv4 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv5 vga.v(33) " "Verilog HDL warning at vga.v(33): object timediv5 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "timediv6 vga.v(34) " "Verilog HDL warning at vga.v(34): object timediv6 used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418383 "|vga"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dalgalar vga.v(59) " "Verilog HDL warning at vga.v(59): object dalgalar used but never assigned" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 59 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1528077418385 "|vga"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clk_25 vga.v(100) " "Verilog HDL Event Control warning at vga.v(100): posedge or negedge of vector \"clk_25\" depends solely on its least-significant bit" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 100 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1528077418389 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(183) " "Verilog HDL Case Statement warning at vga.v(183): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 183 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418393 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(299) " "Verilog HDL Case Statement warning at vga.v(299): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 299 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418396 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(405) " "Verilog HDL Case Statement warning at vga.v(405): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 405 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418399 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(519) " "Verilog HDL Case Statement warning at vga.v(519): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 519 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418403 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(624) " "Verilog HDL Case Statement warning at vga.v(624): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 624 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418406 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(739) " "Verilog HDL Case Statement warning at vga.v(739): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 739 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418409 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(842) " "Verilog HDL Case Statement warning at vga.v(842): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 842 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418410 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(896) " "Verilog HDL Case Statement warning at vga.v(896): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 896 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418413 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1009) " "Verilog HDL Case Statement warning at vga.v(1009): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1009 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418416 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1127) " "Verilog HDL Case Statement warning at vga.v(1127): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1127 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418419 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1230) " "Verilog HDL Case Statement warning at vga.v(1230): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1230 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418422 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1335) " "Verilog HDL Case Statement warning at vga.v(1335): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1335 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418425 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1454) " "Verilog HDL Case Statement warning at vga.v(1454): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1454 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418428 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1561) " "Verilog HDL Case Statement warning at vga.v(1561): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1561 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418429 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1616) " "Verilog HDL Case Statement warning at vga.v(1616): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1616 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418432 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1725) " "Verilog HDL Case Statement warning at vga.v(1725): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1725 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418435 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1841) " "Verilog HDL Case Statement warning at vga.v(1841): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1841 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418438 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(1945) " "Verilog HDL Case Statement warning at vga.v(1945): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 1945 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418441 "|vga"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(2051) " "Verilog HDL Case Statement warning at vga.v(2051): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2051 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418445 "|vga"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "red vga.v(13) " "Verilog HDL error at vga.v(13): variable \"red\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 13 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1528077418449 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "vga.v(2160) " "Verilog HDL Case Statement warning at vga.v(2160): can't check case statement for completeness because the case expression has too many possible states" {  } { { "vga.v" "" { Text "D:/Proje/vga/vgabenim/vga.v" 2160 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1528077418449 "|vga"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528077418499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proje/vga/vgabenim/output_files/vga.map.smsg " "Generated suppressed messages file D:/Proje/vga/vgabenim/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077418530 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528077418886 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 04 04:56:58 2018 " "Processing ended: Mon Jun 04 04:56:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528077418886 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528077418886 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528077418886 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077418886 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528077419505 ""}
