
*** Running vivado
    with args -log testbench.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source testbench.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb  2 12:04:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: link_design -top testbench -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint '/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'dut/mem_map/adc/your_instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1441.223 ; gain = 0.000 ; free physical = 1279 ; free virtual = 11992
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'dut/mem_map/adc/your_instance_name/inst'
Finished Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'dut/mem_map/adc/your_instance_name/inst'
Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2096.578 ; gain = 428.828 ; free physical = 721 ; free virtual = 11455
Finished Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/constraintFiles/originalBasy3.xdc]
Finished Parsing XDC File [/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/constraintFiles/originalBasy3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.578 ; gain = 0.000 ; free physical = 728 ; free virtual = 11462
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.578 ; gain = 722.762 ; free physical = 728 ; free virtual = 11462
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2174.922 ; gain = 78.344 ; free physical = 648 ; free virtual = 11387

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2174.922 ; gain = 0.000 ; free physical = 651 ; free virtual = 11390

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 11085

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 11085
Phase 1 Initialization | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 11085

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 11085

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 11086
Phase 2 Timer Update And Timing Data Collection | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 11086

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 336a4bcdc

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 346 ; free virtual = 11086
Retarget | Checksum: 336a4bcdc
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 34ea797e7

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 354 ; free virtual = 11093
Constant propagation | Checksum: 34ea797e7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 354 ; free virtual = 11094
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 354 ; free virtual = 11094
Phase 5 Sweep | Checksum: 3441ede7c

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2469.906 ; gain = 0.000 ; free physical = 354 ; free virtual = 11094
Sweep | Checksum: 3441ede7c
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 3441ede7c

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2501.922 ; gain = 32.016 ; free physical = 353 ; free virtual = 11093
BUFG optimization | Checksum: 3441ede7c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 3441ede7c

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2501.922 ; gain = 32.016 ; free physical = 353 ; free virtual = 11093
Shift Register Optimization | Checksum: 3441ede7c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2e5ef1c06

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2501.922 ; gain = 32.016 ; free physical = 353 ; free virtual = 11093
Post Processing Netlist | Checksum: 2e5ef1c06
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2777f192c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2501.922 ; gain = 32.016 ; free physical = 353 ; free virtual = 11093

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.922 ; gain = 0.000 ; free physical = 353 ; free virtual = 11093
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2777f192c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2501.922 ; gain = 32.016 ; free physical = 353 ; free virtual = 11093
Phase 9 Finalization | Checksum: 2777f192c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2501.922 ; gain = 32.016 ; free physical = 353 ; free virtual = 11093
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2777f192c

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2501.922 ; gain = 32.016 ; free physical = 353 ; free virtual = 11093

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2777f192c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.922 ; gain = 0.000 ; free physical = 353 ; free virtual = 11093

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2777f192c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.922 ; gain = 0.000 ; free physical = 353 ; free virtual = 11093

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.922 ; gain = 0.000 ; free physical = 353 ; free virtual = 11093
Ending Netlist Obfuscation Task | Checksum: 2777f192c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.922 ; gain = 0.000 ; free physical = 353 ; free virtual = 11093
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file testbench_drc_opted.rpt -pb testbench_drc_opted.pb -rpx testbench_drc_opted.rpx
Command: report_drc -file testbench_drc_opted.rpt -pb testbench_drc_opted.pb -rpx testbench_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.runs/impl_1/testbench_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 298 ; free virtual = 11037
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 298 ; free virtual = 11037
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 298 ; free virtual = 11037
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 11035
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 296 ; free virtual = 11035
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 292 ; free virtual = 11033
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2563.391 ; gain = 0.000 ; free physical = 292 ; free virtual = 11032
INFO: [Common 17-1381] The checkpoint '/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.runs/impl_1/testbench_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.992 ; gain = 0.000 ; free physical = 246 ; free virtual = 10986
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1df98ea6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.992 ; gain = 0.000 ; free physical = 246 ; free virtual = 10986
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.992 ; gain = 0.000 ; free physical = 246 ; free virtual = 10986

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17faa7b9f

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2612.992 ; gain = 0.000 ; free physical = 245 ; free virtual = 10986

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 260129a60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 244 ; free virtual = 10985

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 260129a60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 244 ; free virtual = 10985
Phase 1 Placer Initialization | Checksum: 260129a60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 245 ; free virtual = 10985

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f681ee1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 239 ; free virtual = 10980

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20bd00d8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 243 ; free virtual = 10984

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20bd00d8c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 243 ; free virtual = 10984

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d2e80d98

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 225 ; free virtual = 10966

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 29338219b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 226 ; free virtual = 10967

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 2, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 3 LUTs, combined 10 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 225 ; free virtual = 10968

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |             10  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |             10  |                    13  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2cf2ccd95

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 224 ; free virtual = 10968
Phase 2.5 Global Place Phase2 | Checksum: 2f8da2681

Time (s): cpu = 00:00:39 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 224 ; free virtual = 10967
Phase 2 Global Placement | Checksum: 2f8da2681

Time (s): cpu = 00:00:39 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 224 ; free virtual = 10967

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 215cd6a55

Time (s): cpu = 00:00:40 ; elapsed = 00:00:08 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 227 ; free virtual = 10970

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2910a28f4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 228 ; free virtual = 10972

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 244a0c8df

Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 229 ; free virtual = 10973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2d434fb20

Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 229 ; free virtual = 10973

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 256809a82

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 233 ; free virtual = 10977

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 185502214

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 171 ; free virtual = 10907

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19d74b622

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 203 ; free virtual = 10929

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1edd8e461

Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 205 ; free virtual = 10932

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 264fe9de7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 216 ; free virtual = 10802
Phase 3 Detail Placement | Checksum: 264fe9de7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 216 ; free virtual = 10802

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b9526643

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.649 | TNS=-34.131 |
Phase 1 Physical Synthesis Initialization | Checksum: 113e22174

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 435 ; free virtual = 11022
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e91a98d2

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 436 ; free virtual = 11022
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b9526643

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 435 ; free virtual = 11021

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.588. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1eef3f265

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10997

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10997
Phase 4.1 Post Commit Optimization | Checksum: 1eef3f265

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10997

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1eef3f265

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10997

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1eef3f265

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10997
Phase 4.3 Placer Reporting | Checksum: 1eef3f265

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10996

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 406 ; free virtual = 10996

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10996
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23f069e27

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10996
Ending Placer Task | Checksum: 1ae34077f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2652.035 ; gain = 39.043 ; free physical = 406 ; free virtual = 10996
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 2652.035 ; gain = 88.645 ; free physical = 406 ; free virtual = 10996
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file testbench_utilization_placed.rpt -pb testbench_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file testbench_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10989
INFO: [Vivado 12-24828] Executing command : report_io -file testbench_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 399 ; free virtual = 10990
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10989
Wrote PlaceDB: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 10989
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 10989
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 10989
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 10989
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 10990
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 397 ; free virtual = 10990
INFO: [Common 17-1381] The checkpoint '/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.runs/impl_1/testbench_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 10987
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.82s |  WALL: 0.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 10987

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.588 | TNS=-20.408 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a6d4e895

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 403 ; free virtual = 10995
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.588 | TNS=-20.408 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a6d4e895

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 404 ; free virtual = 10995

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.588 | TNS=-20.408 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/vclk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig01__158_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.527 | TNS=-19.493 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig01__158_carry__1_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.398 | TNS=-17.558 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig01__68_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.397 | TNS=-17.543 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig01__68_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.393 | TNS=-17.483 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.388 | TNS=-17.408 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/p_1_in[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.374 | TNS=-17.278 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig1[1]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.369 | TNS=-17.146 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig2[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.367 | TNS=-17.029 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dut/mem_map/therm/ssd/dig2[2]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.264 | TNS=-16.926 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig03_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/vclk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig03_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.264 | TNS=-16.926 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 402 ; free virtual = 10995
Phase 3 Critical Path Optimization | Checksum: 1a6d4e895

Time (s): cpu = 00:00:51 ; elapsed = 00:00:10 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 402 ; free virtual = 10995

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.264 | TNS=-16.926 |
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/vclk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig03_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net instance_name/inst/vclk_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig3[3]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__158_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__113_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__68_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig01__2_carry__1_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig2[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dut/mem_map/therm/ssd/dig03_n_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.264 | TNS=-16.926 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10992
Phase 4 Critical Path Optimization | Checksum: 1a6d4e895

Time (s): cpu = 00:01:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10992
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.264 | TNS=-16.926 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.324  |          3.482  |            0  |              0  |                     9  |           0  |           2  |  00:00:15  |
|  Total          |          0.324  |          3.482  |            0  |              0  |                     9  |           0  |           3  |  00:00:15  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10992
Ending Physical Synthesis Task | Checksum: 2102b3fe5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10992
INFO: [Common 17-83] Releasing license: Implementation
225 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10992
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 398 ; free virtual = 10992
Wrote PlaceDB: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 396 ; free virtual = 10991
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 396 ; free virtual = 10991
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 10991
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 10991
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 10991
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2652.035 ; gain = 0.000 ; free physical = 395 ; free virtual = 10991
INFO: [Common 17-1381] The checkpoint '/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.runs/impl_1/testbench_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 76ba9b2c ConstDB: 0 ShapeSum: 610919a2 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 3b48dc92 | NumContArr: a6690ce4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26703deb0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2660.020 ; gain = 7.984 ; free physical = 315 ; free virtual = 10914

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26703deb0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2660.020 ; gain = 7.984 ; free physical = 315 ; free virtual = 10914

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26703deb0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2660.020 ; gain = 7.984 ; free physical = 315 ; free virtual = 10914
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2331d9932

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2685.082 ; gain = 33.047 ; free physical = 303 ; free virtual = 10902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.969 | TNS=-12.459| WHS=-0.191 | THS=-9.700 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 988
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 988
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 228661fe3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2685.082 ; gain = 33.047 ; free physical = 290 ; free virtual = 10889

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 228661fe3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2685.082 ; gain = 33.047 ; free physical = 290 ; free virtual = 10889

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 263fbb40b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2685.082 ; gain = 33.047 ; free physical = 290 ; free virtual = 10890
Phase 4 Initial Routing | Checksum: 263fbb40b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2685.082 ; gain = 33.047 ; free physical = 290 ; free virtual = 10890

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 477
 Number of Nodes with overlaps = 238
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.772 | TNS=-37.373| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24a8eeb6f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 293 ; free virtual = 10893

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.097 | TNS=-42.095| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 33aba7db6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 293 ; free virtual = 10894
Phase 5 Rip-up And Reroute | Checksum: 33aba7db6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 293 ; free virtual = 10894

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ba261d8c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 292 ; free virtual = 10893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.692 | TNS=-36.173| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2bc33037b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 292 ; free virtual = 10893

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2bc33037b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 292 ; free virtual = 10893
Phase 6 Delay and Skew Optimization | Checksum: 2bc33037b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 292 ; free virtual = 10893

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.642 | TNS=-35.686| WHS=0.084  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2bfe63b6e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 292 ; free virtual = 10893
Phase 7 Post Hold Fix | Checksum: 2bfe63b6e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 292 ; free virtual = 10893

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.409471 %
  Global Horizontal Routing Utilization  = 0.530843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2bfe63b6e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 292 ; free virtual = 10893

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2bfe63b6e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 291 ; free virtual = 10892

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2db231d0a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 290 ; free virtual = 10892

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2db231d0a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 290 ; free virtual = 10892

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.642 | TNS=-35.686| WHS=0.084  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2db231d0a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 290 ; free virtual = 10892
Total Elapsed time in route_design: 27.49 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 114bf6f12

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 290 ; free virtual = 10892
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 114bf6f12

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2709.145 ; gain = 57.109 ; free physical = 290 ; free virtual = 10891

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
237 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 2709.938 ; gain = 57.902 ; free physical = 282 ; free virtual = 10883
INFO: [Vivado 12-24828] Executing command : report_drc -file testbench_drc_routed.rpt -pb testbench_drc_routed.pb -rpx testbench_drc_routed.rpx
Command: report_drc -file testbench_drc_routed.rpt -pb testbench_drc_routed.pb -rpx testbench_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.runs/impl_1/testbench_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file testbench_methodology_drc_routed.rpt -pb testbench_methodology_drc_routed.pb -rpx testbench_methodology_drc_routed.rpx
Command: report_methodology -file testbench_methodology_drc_routed.rpt -pb testbench_methodology_drc_routed.pb -rpx testbench_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.runs/impl_1/testbench_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file testbench_route_status.rpt -pb testbench_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file testbench_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file testbench_bus_skew_routed.rpt -pb testbench_bus_skew_routed.pb -rpx testbench_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file testbench_power_routed.rpt -pb testbench_power_summary_routed.pb -rpx testbench_power_routed.rpx
Command: report_power -file testbench_power_routed.rpt -pb testbench_power_summary_routed.pb -rpx testbench_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
257 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file testbench_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 2861.812 ; gain = 151.875 ; free physical = 221 ; free virtual = 10780
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2861.812 ; gain = 0.000 ; free physical = 220 ; free virtual = 10780
Wrote PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2861.812 ; gain = 0.000 ; free physical = 219 ; free virtual = 10780
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.812 ; gain = 0.000 ; free physical = 219 ; free virtual = 10780
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2861.812 ; gain = 0.000 ; free physical = 215 ; free virtual = 10777
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2861.812 ; gain = 0.000 ; free physical = 215 ; free virtual = 10776
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.812 ; gain = 0.000 ; free physical = 218 ; free virtual = 10780
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2861.812 ; gain = 0.000 ; free physical = 218 ; free virtual = 10780
INFO: [Common 17-1381] The checkpoint '/home/bill/Desktop/CODES/micro-processor/labs/lab6/final_project/final_project.runs/impl_1/testbench_routed.dcp' has been generated.
Command: write_bitstream -force testbench.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13184832 bits.
Writing bitstream ./testbench.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3092.805 ; gain = 230.992 ; free physical = 319 ; free virtual = 10599
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 12:06:51 2025...

*** Running vivado
    with args -log testbench.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source testbench.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb  2 13:28:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: open_checkpoint testbench_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1431.316 ; gain = 0.000 ; free physical = 1770 ; free virtual = 12155
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.191 ; gain = 0.000 ; free physical = 1800 ; free virtual = 12068
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.707 ; gain = 0.000 ; free physical = 1351 ; free virtual = 11618
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.707 ; gain = 0.000 ; free physical = 1350 ; free virtual = 11618
Read PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2024.707 ; gain = 0.000 ; free physical = 1351 ; free virtual = 11618
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.707 ; gain = 0.000 ; free physical = 1351 ; free virtual = 11618
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2024.707 ; gain = 0.000 ; free physical = 1350 ; free virtual = 11617
Read Physdb Files: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2024.707 ; gain = 0.000 ; free physical = 1350 ; free virtual = 11617
Restored from archive | CPU: 0.190000 secs | Memory: 2.618080 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2024.707 ; gain = 6.938 ; free physical = 1350 ; free virtual = 11617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.707 ; gain = 0.000 ; free physical = 1350 ; free virtual = 11617
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2024.707 ; gain = 658.820 ; free physical = 1350 ; free virtual = 11617
Command: write_bitstream -force testbench.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13184832 bits.
Writing bitstream ./testbench.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2559.324 ; gain = 534.617 ; free physical = 841 ; free virtual = 11109
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 13:28:59 2025...

*** Running vivado
    with args -log testbench.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source testbench.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb  2 13:34:02 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: open_checkpoint testbench_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1430.379 ; gain = 0.000 ; free physical = 1923 ; free virtual = 12123
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1488.223 ; gain = 1.000 ; free physical = 1867 ; free virtual = 12045
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.738 ; gain = 0.000 ; free physical = 1411 ; free virtual = 11590
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.738 ; gain = 0.000 ; free physical = 1411 ; free virtual = 11589
Read PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2024.738 ; gain = 0.000 ; free physical = 1410 ; free virtual = 11589
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.738 ; gain = 0.000 ; free physical = 1410 ; free virtual = 11589
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.738 ; gain = 0.000 ; free physical = 1419 ; free virtual = 11598
Read Physdb Files: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2024.738 ; gain = 0.000 ; free physical = 1420 ; free virtual = 11598
Restored from archive | CPU: 0.170000 secs | Memory: 2.618080 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2024.738 ; gain = 6.938 ; free physical = 1420 ; free virtual = 11598
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.738 ; gain = 0.000 ; free physical = 1420 ; free virtual = 11598
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2024.738 ; gain = 660.820 ; free physical = 1420 ; free virtual = 11598
Command: write_bitstream -force testbench.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13184832 bits.
Writing bitstream ./testbench.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2559.082 ; gain = 534.344 ; free physical = 940 ; free virtual = 11136
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 13:34:32 2025...

*** Running vivado
    with args -log testbench.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source testbench.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Feb  2 16:48:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: open_checkpoint testbench_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.250 ; gain = 0.000 ; free physical = 212 ; free virtual = 11194
INFO: [Netlist 29-17] Analyzing 165 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1488.156 ; gain = 0.000 ; free physical = 178 ; free virtual = 11078
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.703 ; gain = 0.000 ; free physical = 287 ; free virtual = 10829
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.703 ; gain = 0.000 ; free physical = 287 ; free virtual = 10829
Read PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2024.703 ; gain = 0.000 ; free physical = 286 ; free virtual = 10828
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.703 ; gain = 0.000 ; free physical = 286 ; free virtual = 10828
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.703 ; gain = 0.000 ; free physical = 285 ; free virtual = 10827
Read Physdb Files: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2024.703 ; gain = 0.000 ; free physical = 286 ; free virtual = 10828
Restored from archive | CPU: 0.150000 secs | Memory: 2.618042 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2024.703 ; gain = 7.938 ; free physical = 286 ; free virtual = 10828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.703 ; gain = 0.000 ; free physical = 283 ; free virtual = 10825
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 110 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2024.703 ; gain = 666.820 ; free physical = 282 ; free virtual = 10824
Command: write_bitstream -force testbench.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13184832 bits.
Writing bitstream ./testbench.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2559.148 ; gain = 534.445 ; free physical = 147 ; free virtual = 10440
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 16:49:15 2025...
