{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447263506757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447263506757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 11:38:26 2015 " "Processing started: Wed Nov 11 11:38:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447263506757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447263506757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EqualizerLoopBack -c EqualizerLoopBack " "Command: quartus_map --read_settings_files=on --write_settings_files=off EqualizerLoopBack -c EqualizerLoopBack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447263506757 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447263507727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posedgedetect.v 1 1 " "Found 1 design units, including 1 entities, in source file posedgedetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedgeDetect " "Found entity 1: posedgeDetect" {  } { { "posedgeDetect.v" "" { Text "I:/ece551/thundercatz/ICE12/posedgeDetect.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447263519269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447263519269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n EqualizerLoopBack.sv(11) " "Verilog HDL Declaration information at EqualizerLoopBack.sv(11): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "EqualizerLoopBack.sv" "" { Text "I:/ece551/thundercatz/ICE12/EqualizerLoopBack.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1447263519269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizerloopback.sv 1 1 " "Found 1 design units, including 1 entities, in source file equalizerloopback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EqualizerLoopBack " "Found entity 1: EqualizerLoopBack" {  } { { "EqualizerLoopBack.sv" "" { Text "I:/ece551/thundercatz/ICE12/EqualizerLoopBack.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447263519269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447263519269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file codec_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 codec_intf " "Found entity 1: codec_intf" {  } { { "codec_intf.sv" "" { Text "I:/ece551/thundercatz/ICE12/codec_intf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447263519284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447263519284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.v(11) " "Verilog HDL Declaration information at reset_synch.v(11): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.v" "" { Text "I:/ece551/thundercatz/ICE12/reset_synch.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1447263519284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.v" "" { Text "I:/ece551/thundercatz/ICE12/reset_synch.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447263519284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447263519284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EqualizerLoopBack " "Elaborating entity \"EqualizerLoopBack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447263519362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:irst_sync " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:irst_sync\"" {  } { { "EqualizerLoopBack.sv" "irst_sync" { Text "I:/ece551/thundercatz/ICE12/EqualizerLoopBack.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447263519362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_intf codec_intf:iCODEC_intf " "Elaborating entity \"codec_intf\" for hierarchy \"codec_intf:iCODEC_intf\"" {  } { { "EqualizerLoopBack.sv" "iCODEC_intf" { Text "I:/ece551/thundercatz/ICE12/EqualizerLoopBack.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447263519378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 codec_intf.sv(45) " "Verilog HDL assignment warning at codec_intf.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "codec_intf.sv" "" { Text "I:/ece551/thundercatz/ICE12/codec_intf.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1447263519393 "|EqualizerLoopBack|codec_intf:iCODEC_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedgeDetect posedgeDetect:iedgeDet " "Elaborating entity \"posedgeDetect\" for hierarchy \"posedgeDetect:iedgeDet\"" {  } { { "EqualizerLoopBack.sv" "iedgeDet" { Text "I:/ece551/thundercatz/ICE12/EqualizerLoopBack.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447263519393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1447263520255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/thundercatz/ICE12/EqualizerLoopBack.map.smsg " "Generated suppressed messages file I:/ece551/thundercatz/ICE12/EqualizerLoopBack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1447263520760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447263521224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447263521224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447263521493 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447263521493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447263521493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447263521493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447263521634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 11:38:41 2015 " "Processing ended: Wed Nov 11 11:38:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447263521634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447263521634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447263521634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447263521634 ""}
