// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tiled_conv_tiled_conv,hls_ip_2022_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=549388289,HLS_SYN_TPT=none,HLS_SYN_MEM=72,HLS_SYN_DSP=0,HLS_SYN_FF=10959,HLS_SYN_LUT=42500,HLS_VERSION=2022_1_2}" *)

module tiled_conv (
        ap_clk,
        ap_rst_n,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 30'd1;
parameter    ap_ST_fsm_state2 = 30'd2;
parameter    ap_ST_fsm_state3 = 30'd4;
parameter    ap_ST_fsm_state4 = 30'd8;
parameter    ap_ST_fsm_state5 = 30'd16;
parameter    ap_ST_fsm_state6 = 30'd32;
parameter    ap_ST_fsm_state7 = 30'd64;
parameter    ap_ST_fsm_state8 = 30'd128;
parameter    ap_ST_fsm_state9 = 30'd256;
parameter    ap_ST_fsm_state10 = 30'd512;
parameter    ap_ST_fsm_state11 = 30'd1024;
parameter    ap_ST_fsm_state12 = 30'd2048;
parameter    ap_ST_fsm_state13 = 30'd4096;
parameter    ap_ST_fsm_state14 = 30'd8192;
parameter    ap_ST_fsm_state15 = 30'd16384;
parameter    ap_ST_fsm_state16 = 30'd32768;
parameter    ap_ST_fsm_state17 = 30'd65536;
parameter    ap_ST_fsm_state18 = 30'd131072;
parameter    ap_ST_fsm_state19 = 30'd262144;
parameter    ap_ST_fsm_state20 = 30'd524288;
parameter    ap_ST_fsm_state21 = 30'd1048576;
parameter    ap_ST_fsm_state22 = 30'd2097152;
parameter    ap_ST_fsm_state23 = 30'd4194304;
parameter    ap_ST_fsm_state24 = 30'd8388608;
parameter    ap_ST_fsm_state25 = 30'd16777216;
parameter    ap_ST_fsm_state26 = 30'd33554432;
parameter    ap_ST_fsm_state27 = 30'd67108864;
parameter    ap_ST_fsm_state28 = 30'd134217728;
parameter    ap_ST_fsm_state29 = 30'd268435456;
parameter    ap_ST_fsm_state30 = 30'd536870912;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_ID_WIDTH = 1;
parameter    C_M_AXI_FM_ADDR_WIDTH = 64;
parameter    C_M_AXI_FM_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_FM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_FM_WUSER_WIDTH = 1;
parameter    C_M_AXI_FM_RUSER_WIDTH = 1;
parameter    C_M_AXI_FM_BUSER_WIDTH = 1;
parameter    C_M_AXI_FM_USER_VALUE = 0;
parameter    C_M_AXI_FM_PROT_VALUE = 0;
parameter    C_M_AXI_FM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_ID_WIDTH = 1;
parameter    C_M_AXI_WT_ADDR_WIDTH = 64;
parameter    C_M_AXI_WT_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_WT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WT_WUSER_WIDTH = 1;
parameter    C_M_AXI_WT_RUSER_WIDTH = 1;
parameter    C_M_AXI_WT_BUSER_WIDTH = 1;
parameter    C_M_AXI_WT_USER_VALUE = 0;
parameter    C_M_AXI_WT_PROT_VALUE = 0;
parameter    C_M_AXI_WT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_FM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_AWADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_AWID;
output  [7:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [C_M_AXI_FM_AWUSER_WIDTH - 1:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_WDATA;
output  [C_M_AXI_FM_WSTRB_WIDTH - 1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_WID;
output  [C_M_AXI_FM_WUSER_WIDTH - 1:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_ARADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_ARID;
output  [7:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [C_M_AXI_FM_ARUSER_WIDTH - 1:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_RID;
input  [C_M_AXI_FM_RUSER_WIDTH - 1:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_BID;
input  [C_M_AXI_FM_BUSER_WIDTH - 1:0] m_axi_fm_BUSER;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_AWADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_AWID;
output  [7:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [C_M_AXI_WT_AWUSER_WIDTH - 1:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_WDATA;
output  [C_M_AXI_WT_WSTRB_WIDTH - 1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_WID;
output  [C_M_AXI_WT_WUSER_WIDTH - 1:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_ARADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_ARID;
output  [7:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [C_M_AXI_WT_ARUSER_WIDTH - 1:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_RID;
input  [C_M_AXI_WT_RUSER_WIDTH - 1:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_BID;
input  [C_M_AXI_WT_BUSER_WIDTH - 1:0] m_axi_wt_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_feature_map;
wire   [63:0] layer_weights;
wire   [63:0] layer_bias;
wire   [63:0] output_feature_map;
reg   [111:0] conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe;
reg    wt_blk_n_AR;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state14;
reg   [63:0] output_feature_map_read_reg_2147;
reg   [63:0] layer_bias_read_reg_2152;
reg   [63:0] layer_weights_read_reg_2157;
reg   [63:0] input_feature_map_read_reg_2162;
wire   [4:0] empty_fu_612_p1;
reg   [4:0] empty_reg_2206;
wire    ap_CS_fsm_state2;
wire   [10:0] shl_ln133_2_fu_646_p3;
reg   [10:0] shl_ln133_2_reg_2211;
wire   [10:0] shl_ln133_3_fu_660_p3;
reg   [10:0] shl_ln133_3_reg_2216;
wire   [10:0] shl_ln133_4_fu_674_p3;
reg   [10:0] shl_ln133_4_reg_2221;
wire   [10:0] shl_ln133_5_fu_688_p3;
reg   [10:0] shl_ln133_5_reg_2226;
wire   [10:0] shl_ln133_6_fu_702_p3;
reg   [10:0] shl_ln133_6_reg_2231;
wire   [10:0] shl_ln133_7_fu_716_p3;
reg   [10:0] shl_ln133_7_reg_2236;
wire   [10:0] shl_ln133_8_fu_730_p3;
reg   [10:0] shl_ln133_8_reg_2241;
wire   [10:0] shl_ln133_9_fu_744_p3;
reg   [10:0] shl_ln133_9_reg_2246;
wire   [10:0] shl_ln133_s_fu_758_p3;
reg   [10:0] shl_ln133_s_reg_2251;
wire   [10:0] shl_ln133_1_fu_772_p3;
reg   [10:0] shl_ln133_1_reg_2256;
wire   [10:0] shl_ln133_10_fu_786_p3;
reg   [10:0] shl_ln133_10_reg_2261;
wire   [10:0] shl_ln133_11_fu_800_p3;
reg   [10:0] shl_ln133_11_reg_2266;
wire   [10:0] shl_ln133_12_fu_814_p3;
reg   [10:0] shl_ln133_12_reg_2271;
wire   [10:0] shl_ln133_13_fu_828_p3;
reg   [10:0] shl_ln133_13_reg_2276;
wire   [10:0] shl_ln133_14_fu_842_p3;
reg   [10:0] shl_ln133_14_reg_2281;
wire   [10:0] shl_ln133_15_fu_856_p3;
reg   [10:0] shl_ln133_15_reg_2286;
wire   [10:0] shl_ln133_16_fu_870_p3;
reg   [10:0] shl_ln133_16_reg_2291;
wire   [10:0] shl_ln133_17_fu_884_p3;
reg   [10:0] shl_ln133_17_reg_2296;
wire   [10:0] shl_ln133_18_fu_898_p3;
reg   [10:0] shl_ln133_18_reg_2301;
wire   [10:0] shl_ln133_19_fu_912_p3;
reg   [10:0] shl_ln133_19_reg_2306;
wire   [13:0] add_ln50_1_fu_926_p2;
reg   [13:0] add_ln50_1_reg_2314;
wire   [0:0] icmp_ln53_fu_935_p2;
reg   [0:0] icmp_ln53_reg_2319;
wire   [0:0] icmp_ln50_fu_920_p2;
wire   [0:0] icmp_ln66_mid2477_fu_953_p2;
reg   [0:0] icmp_ln66_mid2477_reg_2347;
wire   [4:0] select_ln53_fu_965_p3;
reg   [4:0] select_ln53_reg_2373;
wire   [3:0] trunc_ln68_fu_973_p1;
reg   [3:0] trunc_ln68_reg_2380;
wire   [4:0] select_ln53_1_fu_1143_p3;
reg   [4:0] select_ln53_1_reg_2386;
wire    ap_CS_fsm_state3;
wire   [10:0] select_ln53_2_fu_1164_p3;
reg   [10:0] select_ln53_2_reg_2391;
wire   [10:0] select_ln53_3_fu_1185_p3;
reg   [10:0] select_ln53_3_reg_2396;
wire   [10:0] select_ln53_4_fu_1206_p3;
reg   [10:0] select_ln53_4_reg_2401;
wire   [10:0] select_ln53_5_fu_1227_p3;
reg   [10:0] select_ln53_5_reg_2406;
wire   [10:0] select_ln53_6_fu_1248_p3;
reg   [10:0] select_ln53_6_reg_2411;
wire   [10:0] select_ln53_7_fu_1269_p3;
reg   [10:0] select_ln53_7_reg_2416;
wire   [10:0] select_ln53_8_fu_1290_p3;
reg   [10:0] select_ln53_8_reg_2421;
wire   [10:0] select_ln53_9_fu_1311_p3;
reg   [10:0] select_ln53_9_reg_2426;
wire   [10:0] select_ln53_10_fu_1332_p3;
reg   [10:0] select_ln53_10_reg_2431;
wire   [10:0] select_ln53_11_fu_1353_p3;
reg   [10:0] select_ln53_11_reg_2436;
wire   [10:0] select_ln53_12_fu_1374_p3;
reg   [10:0] select_ln53_12_reg_2441;
wire   [10:0] select_ln53_13_fu_1395_p3;
reg   [10:0] select_ln53_13_reg_2446;
wire   [10:0] select_ln53_14_fu_1416_p3;
reg   [10:0] select_ln53_14_reg_2451;
wire   [10:0] select_ln53_15_fu_1437_p3;
reg   [10:0] select_ln53_15_reg_2456;
wire   [10:0] select_ln53_16_fu_1458_p3;
reg   [10:0] select_ln53_16_reg_2461;
wire   [10:0] select_ln53_17_fu_1479_p3;
reg   [10:0] select_ln53_17_reg_2466;
wire   [10:0] select_ln53_18_fu_1500_p3;
reg   [10:0] select_ln53_18_reg_2471;
wire   [10:0] select_ln53_19_fu_1521_p3;
reg   [10:0] select_ln53_19_reg_2476;
wire   [10:0] select_ln53_20_fu_1542_p3;
reg   [10:0] select_ln53_20_reg_2481;
wire   [10:0] select_ln53_21_fu_1563_p3;
reg   [10:0] select_ln53_21_reg_2486;
wire   [5:0] select_ln53_22_fu_1570_p3;
reg   [5:0] select_ln53_22_reg_2491;
wire   [63:0] add_ln68_fu_1591_p2;
reg   [63:0] add_ln68_reg_2496;
wire   [15:0] mul_ln68_fu_2073_p2;
reg   [15:0] mul_ln68_reg_2501;
wire   [4:0] p_mid2299_v_v_fu_1605_p3;
reg   [4:0] p_mid2299_v_v_reg_2506;
wire    ap_CS_fsm_state4;
wire   [8:0] p_mid2299_fu_1616_p2;
reg   [8:0] p_mid2299_reg_2511;
wire   [3:0] empty_52_fu_1622_p1;
reg   [3:0] empty_52_reg_2516;
wire   [63:0] add_ln68_1_fu_1630_p2;
reg   [63:0] add_ln68_1_reg_2521;
wire   [0:0] icmp_ln68_fu_1635_p2;
reg   [0:0] icmp_ln68_reg_2526;
wire  signed [62:0] trunc_ln_fu_1640_p4;
reg   [62:0] trunc_ln_reg_2530;
reg   [62:0] trunc_ln1_reg_2540;
wire   [6:0] add_ln31_1_fu_1731_p2;
reg   [6:0] add_ln31_1_reg_2581;
wire    ap_CS_fsm_state24;
wire   [4:0] select_ln31_fu_1749_p3;
reg   [4:0] select_ln31_reg_2586;
wire   [0:0] icmp_ln31_fu_1725_p2;
wire   [5:0] select_ln31_1_fu_1757_p3;
reg   [5:0] select_ln31_1_reg_2592;
wire   [2:0] select_ln31_2_fu_1765_p3;
reg   [2:0] select_ln31_2_reg_2598;
wire   [15:0] select_ln31_3_fu_1787_p3;
reg   [15:0] select_ln31_3_reg_2606;
wire   [5:0] shl_ln73_1_fu_1795_p3;
reg   [5:0] shl_ln73_1_reg_2611;
reg   [6:0] conv_out_buf5_addr_1_reg_2616;
wire    ap_CS_fsm_state25;
wire   [5:0] sub_ln1319_fu_1889_p2;
reg   [5:0] sub_ln1319_reg_2621;
wire    ap_CS_fsm_state26;
wire   [319:0] conv_out_buf5_q0;
wire   [4:0] add_ln40_fu_1901_p2;
reg   [4:0] add_ln40_reg_2634;
wire    ap_CS_fsm_state27;
wire   [9:0] shl_ln2_fu_1907_p3;
reg   [9:0] shl_ln2_reg_2639;
wire   [0:0] icmp_ln40_fu_1895_p2;
wire   [9:0] shl_ln1317_1_fu_1922_p3;
reg   [9:0] shl_ln1317_1_reg_2644;
wire   [5:0] add_ln1317_fu_1931_p2;
reg   [5:0] add_ln1317_reg_2649;
wire   [9:0] shl_ln1317_2_fu_1937_p3;
reg   [9:0] shl_ln1317_2_reg_2654;
wire   [9:0] shl_ln1317_3_fu_1952_p3;
reg   [9:0] shl_ln1317_3_reg_2659;
wire   [9:0] shl_ln1317_4_fu_1967_p3;
reg   [9:0] shl_ln1317_4_reg_2664;
wire   [9:0] shl_ln1317_5_fu_1982_p3;
reg   [9:0] shl_ln1317_5_reg_2669;
wire   [9:0] shl_ln1317_6_fu_1997_p3;
reg   [9:0] shl_ln1317_6_reg_2674;
wire   [5:0] add_ln36_fu_2006_p2;
wire   [4:0] add_ln36_1_fu_2011_p2;
wire   [319:0] or_ln73_fu_2067_p2;
wire    ap_CS_fsm_state29;
reg   [7:0] conv_in_buf_V_address0;
reg    conv_in_buf_V_ce0;
reg    conv_in_buf_V_we0;
wire   [735:0] conv_in_buf_V_q0;
reg   [6:0] conv_wt_buf_V_address0;
reg    conv_wt_buf_V_ce0;
reg   [13:0] conv_wt_buf_V_we0;
wire   [111:0] conv_wt_buf_V_q0;
reg    conv_wt_buf_V_ce1;
wire   [111:0] conv_wt_buf_V_q1;
reg    conv_wt_buf_V_ce2;
wire   [111:0] conv_wt_buf_V_q2;
reg    conv_wt_buf_V_ce3;
wire   [111:0] conv_wt_buf_V_q3;
reg    conv_wt_buf_V_ce4;
wire   [111:0] conv_wt_buf_V_q4;
reg    conv_wt_buf_V_ce5;
wire   [111:0] conv_wt_buf_V_q5;
reg    conv_wt_buf_V_ce6;
wire   [111:0] conv_wt_buf_V_q6;
reg   [6:0] conv_out_buf5_address0;
reg    conv_out_buf5_ce0;
reg    conv_out_buf5_we0;
reg   [319:0] conv_out_buf5_d0;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_done;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_idle;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_ready;
wire   [7:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_address0;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_ce0;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_we0;
wire   [735:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_d0;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWVALID;
wire   [63:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWADDR;
wire   [0:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWID;
wire   [31:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWLEN;
wire   [2:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWSIZE;
wire   [1:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWBURST;
wire   [1:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWLOCK;
wire   [3:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWCACHE;
wire   [2:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWPROT;
wire   [3:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWQOS;
wire   [3:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWREGION;
wire   [0:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWUSER;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WVALID;
wire   [15:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WDATA;
wire   [1:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WSTRB;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WLAST;
wire   [0:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WID;
wire   [0:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WUSER;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARVALID;
wire   [63:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARADDR;
wire   [0:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARID;
wire   [31:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARLEN;
wire   [2:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARSIZE;
wire   [1:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARBURST;
wire   [1:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARLOCK;
wire   [3:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARCACHE;
wire   [2:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARPROT;
wire   [3:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARQOS;
wire   [3:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARREGION;
wire   [0:0] grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARUSER;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_RREADY;
wire    grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_BREADY;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_done;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_idle;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_ready;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWUSER;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WSTRB;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WID;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WUSER;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARUSER;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_RREADY;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_BREADY;
wire   [6:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_address0;
wire    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_ce0;
wire   [13:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_we0;
wire   [111:0] grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_d0;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_ap_done;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_ap_idle;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_ap_ready;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWUSER;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WSTRB;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WID;
wire   [0:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WUSER;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARUSER;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_RREADY;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_BREADY;
wire   [15:0] grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_3_3_out;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_3_3_out_ap_vld;
wire   [15:0] grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_2_3_out;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_2_3_out_ap_vld;
wire   [15:0] grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_1_3_out;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_1_3_out_ap_vld;
wire   [15:0] grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_0_3_out;
wire    grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_0_3_out_ap_vld;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_done;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_idle;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_ready;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWVALID;
wire   [63:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWADDR;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWID;
wire   [31:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWLEN;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWBURST;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWPROT;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWQOS;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWREGION;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WVALID;
wire   [15:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WDATA;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WSTRB;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WLAST;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WID;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARVALID;
wire   [63:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARADDR;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARID;
wire   [31:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARLEN;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARSIZE;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARBURST;
wire   [1:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARLOCK;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARCACHE;
wire   [2:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARPROT;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARQOS;
wire   [3:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARREGION;
wire   [0:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARUSER;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_RREADY;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_BREADY;
wire   [6:0] grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_conv_out_buf5_address0;
wire    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_conv_out_buf5_ce0;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_done;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_idle;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_ready;
wire   [6:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address0;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce0;
wire   [6:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address1;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce1;
wire   [6:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address2;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce2;
wire   [6:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address3;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce3;
wire   [6:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address4;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce4;
wire   [6:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address5;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce5;
wire   [6:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address6;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce6;
wire   [7:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_in_buf_V_address0;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_in_buf_V_ce0;
wire   [111:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_p_lcssa14_out;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_p_lcssa14_out_ap_vld;
wire   [15:0] grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_val_V_out;
wire    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_val_V_out_ap_vld;
reg    fm_AWVALID;
wire    fm_AWREADY;
reg    fm_WVALID;
wire    fm_WREADY;
reg    fm_ARVALID;
wire    fm_ARREADY;
wire    fm_RVALID;
reg    fm_RREADY;
wire   [15:0] fm_RDATA;
wire   [9:0] fm_RFIFONUM;
wire    fm_BVALID;
reg    fm_BREADY;
wire    wt_AWREADY;
wire    wt_WREADY;
reg    wt_ARVALID;
wire    wt_ARREADY;
reg   [63:0] wt_ARADDR;
reg   [31:0] wt_ARLEN;
wire    wt_RVALID;
reg    wt_RREADY;
wire   [15:0] wt_RDATA;
wire   [9:0] wt_RFIFONUM;
wire    wt_BVALID;
reg   [6:0] indvar_flatten256_reg_396;
wire    ap_CS_fsm_state23;
reg   [2:0] kernel_reg_407;
reg   [111:0] p_lcssa_lcssa_lcssa_lcssa19_reg_418;
reg   [4:0] oh_reg_428;
reg   [5:0] h_reg_439;
reg   [319:0] empty_45_reg_450;
reg   [111:0] p_lcssa_lcssa_lcssa17_reg_461;
reg   [4:0] ow_reg_473;
reg   [5:0] w_reg_485;
reg    grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start_reg;
reg    grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start_reg;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start_reg;
wire    ap_CS_fsm_state30;
reg    grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start_reg;
wire    ap_CS_fsm_state28;
wire   [63:0] p_cast554_fu_1871_p1;
wire  signed [63:0] sext_ln76_fu_1649_p1;
wire  signed [63:0] sext_ln94_fu_1669_p1;
reg    ap_block_state5_on_subcall_done;
reg   [4:0] kernel_group_fu_264;
wire   [4:0] add_ln66_fu_1809_p2;
reg   [15:0] conv_bias_buf_V_0_2_fu_268;
reg   [15:0] conv_bias_buf_V_1_2_fu_272;
reg   [15:0] conv_bias_buf_V_2_2_fu_276;
reg   [15:0] conv_bias_buf_V_3_2_fu_280;
reg   [5:0] tj_fu_284;
reg   [10:0] indvar_flatten279_fu_288;
wire   [10:0] select_ln53_23_fu_1820_p3;
reg   [4:0] ti_fu_292;
reg   [13:0] indvar_flatten478_fu_296;
wire   [6:0] tmp_6_fu_616_p3;
wire   [8:0] tmp_8_fu_628_p3;
wire   [9:0] p_cast_fu_636_p1;
wire   [9:0] p_cast15_fu_624_p1;
wire   [9:0] add_ln133_fu_640_p2;
wire   [9:0] or_ln133_fu_654_p2;
wire   [9:0] or_ln133_1_fu_668_p2;
wire   [9:0] or_ln133_2_fu_682_p2;
wire   [9:0] add_ln133_1_fu_696_p2;
wire   [9:0] add_ln133_2_fu_710_p2;
wire   [9:0] add_ln133_8_fu_724_p2;
wire   [9:0] add_ln133_10_fu_738_p2;
wire   [9:0] add_ln133_12_fu_752_p2;
wire   [9:0] add_ln133_14_fu_766_p2;
wire   [9:0] add_ln133_16_fu_780_p2;
wire   [9:0] add_ln133_18_fu_794_p2;
wire   [9:0] add_ln133_20_fu_808_p2;
wire   [9:0] add_ln133_22_fu_822_p2;
wire   [9:0] add_ln133_23_fu_836_p2;
wire   [9:0] add_ln133_24_fu_850_p2;
wire   [9:0] add_ln133_25_fu_864_p2;
wire   [9:0] add_ln133_26_fu_878_p2;
wire   [9:0] add_ln133_27_fu_892_p2;
wire   [9:0] add_ln133_28_fu_906_p2;
wire   [0:0] icmp_ln66_fu_947_p2;
wire   [0:0] not_exitcond_flatten281_fu_941_p2;
wire   [0:0] or_ln53_fu_959_p2;
wire   [5:0] tj_mid2292_fu_977_p3;
wire   [5:0] add_ln53_fu_1109_p2;
wire   [4:0] empty_53_fu_1115_p1;
wire   [6:0] p_mid_fu_1119_p3;
wire   [8:0] p_mid2_fu_1131_p3;
wire   [4:0] tj_cast14_mid2315_fu_983_p3;
wire   [9:0] p_cast_mid1_fu_1139_p1;
wire   [9:0] p_cast15_mid1_fu_1127_p1;
wire   [9:0] add_ln133_29_fu_1150_p2;
wire   [10:0] shl_ln133_2_mid1_fu_1156_p3;
wire   [10:0] zext_ln133_1_mid2323_fu_989_p3;
wire   [9:0] or_ln133_3_fu_1171_p2;
wire   [10:0] shl_ln133_3_mid1_fu_1177_p3;
wire   [10:0] zext_ln133_3_mid2331_fu_995_p3;
wire   [9:0] or_ln133_4_fu_1192_p2;
wire   [10:0] shl_ln133_4_mid1_fu_1198_p3;
wire   [10:0] zext_ln133_5_mid2339_fu_1001_p3;
wire   [9:0] or_ln133_5_fu_1213_p2;
wire   [10:0] shl_ln133_5_mid1_fu_1219_p3;
wire   [10:0] zext_ln133_7_mid2347_fu_1007_p3;
wire   [9:0] add_ln133_30_fu_1234_p2;
wire   [10:0] shl_ln133_6_mid1_fu_1240_p3;
wire   [10:0] zext_ln133_9_mid2355_fu_1013_p3;
wire   [9:0] add_ln133_31_fu_1255_p2;
wire   [10:0] shl_ln133_7_mid1_fu_1261_p3;
wire   [10:0] zext_ln133_11_mid2363_fu_1019_p3;
wire   [9:0] add_ln133_32_fu_1276_p2;
wire   [10:0] shl_ln133_8_mid1_fu_1282_p3;
wire   [10:0] zext_ln133_13_mid2371_fu_1025_p3;
wire   [9:0] add_ln133_33_fu_1297_p2;
wire   [10:0] shl_ln133_9_mid1_fu_1303_p3;
wire   [10:0] zext_ln133_15_mid2379_fu_1031_p3;
wire   [9:0] add_ln133_34_fu_1318_p2;
wire   [10:0] shl_ln133_10_mid1_fu_1324_p3;
wire   [10:0] zext_ln133_17_mid2387_fu_1037_p3;
wire   [9:0] add_ln133_35_fu_1339_p2;
wire   [10:0] shl_ln133_11_mid1_fu_1345_p3;
wire   [10:0] zext_ln133_19_mid2395_fu_1043_p3;
wire   [9:0] add_ln133_36_fu_1360_p2;
wire   [10:0] shl_ln133_12_mid1_fu_1366_p3;
wire   [10:0] zext_ln133_21_mid2403_fu_1049_p3;
wire   [9:0] add_ln133_37_fu_1381_p2;
wire   [10:0] shl_ln133_13_mid1_fu_1387_p3;
wire   [10:0] zext_ln133_23_mid2411_fu_1055_p3;
wire   [9:0] add_ln133_38_fu_1402_p2;
wire   [10:0] shl_ln133_14_mid1_fu_1408_p3;
wire   [10:0] zext_ln133_25_mid2419_fu_1061_p3;
wire   [9:0] add_ln133_39_fu_1423_p2;
wire   [10:0] shl_ln133_15_mid1_fu_1429_p3;
wire   [10:0] zext_ln133_27_mid2427_fu_1067_p3;
wire   [9:0] add_ln133_40_fu_1444_p2;
wire   [10:0] shl_ln133_16_mid1_fu_1450_p3;
wire   [10:0] zext_ln133_29_mid2435_fu_1073_p3;
wire   [9:0] add_ln133_41_fu_1465_p2;
wire   [10:0] shl_ln133_17_mid1_fu_1471_p3;
wire   [10:0] zext_ln133_31_mid2443_fu_1079_p3;
wire   [9:0] add_ln133_42_fu_1486_p2;
wire   [10:0] shl_ln133_18_mid1_fu_1492_p3;
wire   [10:0] zext_ln133_33_mid2451_fu_1085_p3;
wire   [9:0] add_ln133_43_fu_1507_p2;
wire   [10:0] shl_ln133_19_mid1_fu_1513_p3;
wire   [10:0] zext_ln133_35_mid2459_fu_1091_p3;
wire   [9:0] add_ln133_44_fu_1528_p2;
wire   [10:0] shl_ln133_20_mid1_fu_1534_p3;
wire   [10:0] zext_ln133_37_mid2467_fu_1097_p3;
wire   [9:0] add_ln133_45_fu_1549_p2;
wire   [10:0] shl_ln133_21_mid1_fu_1555_p3;
wire   [10:0] zext_ln66_mid2475_fu_1103_p3;
wire   [6:0] shl_ln_fu_1580_p3;
wire   [63:0] zext_ln68_fu_1587_p1;
wire   [4:0] add_ln50_fu_1599_p2;
wire   [4:0] p_mid2299_fu_1616_p0;
wire   [5:0] p_mid2299_fu_1616_p1;
wire   [63:0] zext_ln68_1_fu_1627_p1;
wire   [1:0] tmp_1_fu_1715_p5;
wire   [0:0] icmp_ln36_fu_1743_p2;
wire   [2:0] add_ln31_fu_1737_p2;
wire   [1:0] tmp_1_mid1_fu_1777_p5;
wire   [15:0] tmp_1_mid1_fu_1777_p6;
wire   [15:0] tmp_1_fu_1715_p6;
wire   [10:0] add_ln53_1_fu_1814_p2;
wire   [6:0] grp_fu_2079_p3;
wire   [4:0] tmp_s_fu_1878_p3;
wire   [5:0] zext_ln1319_16_fu_1885_p1;
wire   [5:0] zext_ln1319_fu_1875_p1;
wire   [5:0] or_ln1317_fu_1916_p2;
wire   [5:0] add_ln1317_1_fu_1946_p2;
wire   [5:0] add_ln1317_2_fu_1961_p2;
wire   [5:0] add_ln1317_3_fu_1976_p2;
wire   [5:0] add_ln1317_4_fu_1991_p2;
wire   [8:0] shl_ln3_fu_2027_p3;
wire   [319:0] zext_ln73_fu_2035_p1;
wire   [319:0] shl_ln73_fu_2039_p2;
wire   [319:0] xor_ln73_fu_2045_p2;
wire   [15:0] add_ln859_fu_2022_p2;
wire   [319:0] zext_ln73_1_fu_2057_p1;
wire   [319:0] and_ln73_fu_2051_p2;
wire   [319:0] shl_ln73_2_fu_2061_p2;
wire   [4:0] mul_ln68_fu_2073_p0;
wire   [10:0] mul_ln68_fu_2073_p1;
wire   [2:0] grp_fu_2079_p0;
wire   [4:0] grp_fu_2079_p1;
wire   [4:0] grp_fu_2079_p2;
reg   [29:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire   [6:0] grp_fu_2079_p00;
wire   [6:0] grp_fu_2079_p20;
wire   [15:0] mul_ln68_fu_2073_p00;
wire   [8:0] p_mid2299_fu_1616_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'd1;
#0 conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe = 112'd0;
#0 grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start_reg = 1'b0;
#0 grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start_reg = 1'b0;
end

tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W #(
    .DataWidth( 736 ),
    .AddressRange( 156 ),
    .AddressWidth( 8 ))
conv_in_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_address0),
    .ce0(conv_in_buf_V_ce0),
    .we0(conv_in_buf_V_we0),
    .d0(grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_d0),
    .q0(conv_in_buf_V_q0)
);

tiled_conv_conv_wt_buf_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 112 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_V_address0),
    .ce0(conv_wt_buf_V_ce0),
    .we0(conv_wt_buf_V_we0),
    .d0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_d0),
    .q0(conv_wt_buf_V_q0),
    .address1(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address1),
    .ce1(conv_wt_buf_V_ce1),
    .q1(conv_wt_buf_V_q1),
    .address2(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address2),
    .ce2(conv_wt_buf_V_ce2),
    .q2(conv_wt_buf_V_q2),
    .address3(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address3),
    .ce3(conv_wt_buf_V_ce3),
    .q3(conv_wt_buf_V_q3),
    .address4(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address4),
    .ce4(conv_wt_buf_V_ce4),
    .q4(conv_wt_buf_V_q4),
    .address5(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address5),
    .ce5(conv_wt_buf_V_ce5),
    .q5(conv_wt_buf_V_q5),
    .address6(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address6),
    .ce6(conv_wt_buf_V_ce6),
    .q6(conv_wt_buf_V_q6)
);

tiled_conv_conv_out_buf5_RAM_AUTO_1R1W #(
    .DataWidth( 320 ),
    .AddressRange( 92 ),
    .AddressWidth( 7 ))
conv_out_buf5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf5_address0),
    .ce0(conv_out_buf5_ce0),
    .we0(conv_out_buf5_we0),
    .d0(conv_out_buf5_d0),
    .q0(conv_out_buf5_q0)
);

tiled_conv_load_input_tile_block_from_DRAM_0_0 grp_load_input_tile_block_from_DRAM_0_0_fu_496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start),
    .ap_done(grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_done),
    .ap_idle(grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_idle),
    .ap_ready(grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_ready),
    .in_fm_buf_address0(grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_address0),
    .in_fm_buf_ce0(grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_ce0),
    .in_fm_buf_we0(grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_we0),
    .in_fm_buf_d0(grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_d0),
    .in_fm_buf_q0(conv_in_buf_V_q0),
    .m_axi_fm_AWVALID(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(1'b0),
    .m_axi_fm_AWADDR(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(1'b0),
    .m_axi_fm_WDATA(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(fm_ARREADY),
    .m_axi_fm_ARADDR(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(fm_RVALID),
    .m_axi_fm_RREADY(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(fm_RDATA),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(fm_RFIFONUM),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(1'b0),
    .m_axi_fm_BREADY(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .in_fm(input_feature_map_read_reg_2162),
    .ti(empty_52_reg_2516),
    .tj(select_ln53_1_reg_2386)
);

tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_ready),
    .m_axi_wt_AWVALID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .sext_ln76(trunc_ln_reg_2530),
    .conv_wt_buf_V_address0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_address0),
    .conv_wt_buf_V_ce0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_ce0),
    .conv_wt_buf_V_we0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_we0),
    .conv_wt_buf_V_d0(grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_d0)
);

tiled_conv_tiled_conv_Pipeline_BIAS grp_tiled_conv_Pipeline_BIAS_fu_514(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_BIAS_fu_514_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_BIAS_fu_514_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_BIAS_fu_514_ap_ready),
    .m_axi_wt_AWVALID(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(1'b0),
    .m_axi_wt_RID(1'd0),
    .m_axi_wt_RFIFONUM(wt_RFIFONUM),
    .m_axi_wt_RUSER(1'd0),
    .m_axi_wt_RRESP(2'd0),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .conv_bias_buf_V_3_2(conv_bias_buf_V_3_2_fu_280),
    .conv_bias_buf_V_2_2(conv_bias_buf_V_2_2_fu_276),
    .conv_bias_buf_V_1_2(conv_bias_buf_V_1_2_fu_272),
    .conv_bias_buf_V_0_2(conv_bias_buf_V_0_2_fu_268),
    .sext_ln94(trunc_ln1_reg_2540),
    .conv_bias_buf_V_3_3_out(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_3_3_out),
    .conv_bias_buf_V_3_3_out_ap_vld(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_3_3_out_ap_vld),
    .conv_bias_buf_V_2_3_out(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_2_3_out),
    .conv_bias_buf_V_2_3_out_ap_vld(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_2_3_out_ap_vld),
    .conv_bias_buf_V_1_3_out(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_1_3_out),
    .conv_bias_buf_V_1_3_out_ap_vld(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_1_3_out_ap_vld),
    .conv_bias_buf_V_0_3_out(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_0_3_out),
    .conv_bias_buf_V_0_3_out_ap_vld(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_0_3_out_ap_vld)
);

tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_ready),
    .m_axi_fm_AWVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWVALID),
    .m_axi_fm_AWREADY(fm_AWREADY),
    .m_axi_fm_AWADDR(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWADDR),
    .m_axi_fm_AWID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWID),
    .m_axi_fm_AWLEN(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWLEN),
    .m_axi_fm_AWSIZE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWSIZE),
    .m_axi_fm_AWBURST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWBURST),
    .m_axi_fm_AWLOCK(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWLOCK),
    .m_axi_fm_AWCACHE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWCACHE),
    .m_axi_fm_AWPROT(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWPROT),
    .m_axi_fm_AWQOS(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWQOS),
    .m_axi_fm_AWREGION(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWREGION),
    .m_axi_fm_AWUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWUSER),
    .m_axi_fm_WVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WVALID),
    .m_axi_fm_WREADY(fm_WREADY),
    .m_axi_fm_WDATA(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WDATA),
    .m_axi_fm_WSTRB(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WSTRB),
    .m_axi_fm_WLAST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WLAST),
    .m_axi_fm_WID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WID),
    .m_axi_fm_WUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WUSER),
    .m_axi_fm_ARVALID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARVALID),
    .m_axi_fm_ARREADY(1'b0),
    .m_axi_fm_ARADDR(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARADDR),
    .m_axi_fm_ARID(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARID),
    .m_axi_fm_ARLEN(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARLEN),
    .m_axi_fm_ARSIZE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARSIZE),
    .m_axi_fm_ARBURST(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARBURST),
    .m_axi_fm_ARLOCK(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARLOCK),
    .m_axi_fm_ARCACHE(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARCACHE),
    .m_axi_fm_ARPROT(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARPROT),
    .m_axi_fm_ARQOS(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARQOS),
    .m_axi_fm_ARREGION(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARREGION),
    .m_axi_fm_ARUSER(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_ARUSER),
    .m_axi_fm_RVALID(1'b0),
    .m_axi_fm_RREADY(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_RREADY),
    .m_axi_fm_RDATA(16'd0),
    .m_axi_fm_RLAST(1'b0),
    .m_axi_fm_RID(1'd0),
    .m_axi_fm_RFIFONUM(10'd0),
    .m_axi_fm_RUSER(1'd0),
    .m_axi_fm_RRESP(2'd0),
    .m_axi_fm_BVALID(fm_BVALID),
    .m_axi_fm_BREADY(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_BREADY),
    .m_axi_fm_BRESP(2'd0),
    .m_axi_fm_BID(1'd0),
    .m_axi_fm_BUSER(1'd0),
    .shl_ln73_1(shl_ln73_1_reg_2611),
    .output_feature_map(output_feature_map_read_reg_2147),
    .conv_out_buf5_address0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_conv_out_buf5_address0),
    .conv_out_buf5_ce0(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_conv_out_buf5_ce0),
    .conv_out_buf5_q0(conv_out_buf5_q0),
    .p_mid2299(p_mid2299_reg_2511),
    .select_ln53_2(select_ln53_2_reg_2391),
    .select_ln53_3(select_ln53_3_reg_2396),
    .select_ln53_4(select_ln53_4_reg_2401),
    .select_ln53_5(select_ln53_5_reg_2406),
    .select_ln53_6(select_ln53_6_reg_2411),
    .select_ln53_7(select_ln53_7_reg_2416),
    .select_ln53_8(select_ln53_8_reg_2421),
    .select_ln53_9(select_ln53_9_reg_2426),
    .select_ln53_10(select_ln53_10_reg_2431),
    .select_ln53_11(select_ln53_11_reg_2436),
    .select_ln53_12(select_ln53_12_reg_2441),
    .select_ln53_13(select_ln53_13_reg_2446),
    .select_ln53_14(select_ln53_14_reg_2451),
    .select_ln53_15(select_ln53_15_reg_2456),
    .select_ln53_16(select_ln53_16_reg_2461),
    .select_ln53_17(select_ln53_17_reg_2466),
    .select_ln53_18(select_ln53_18_reg_2471),
    .select_ln53_19(select_ln53_19_reg_2476),
    .select_ln53_20(select_ln53_20_reg_2481),
    .select_ln53_21(select_ln53_21_reg_2486)
);

tiled_conv_tiled_conv_Pipeline_CHANNEL_KERN_I grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start),
    .ap_done(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_done),
    .ap_idle(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_idle),
    .ap_ready(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_ready),
    .p_lcssa_lcssa_lcssa17(p_lcssa_lcssa_lcssa17_reg_461),
    .sub_ln1319(sub_ln1319_reg_2621),
    .conv_wt_buf_V_address0(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address0),
    .conv_wt_buf_V_ce0(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce0),
    .conv_wt_buf_V_q0(conv_wt_buf_V_q0),
    .conv_wt_buf_V_address1(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address1),
    .conv_wt_buf_V_ce1(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce1),
    .conv_wt_buf_V_q1(conv_wt_buf_V_q1),
    .conv_wt_buf_V_address2(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address2),
    .conv_wt_buf_V_ce2(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce2),
    .conv_wt_buf_V_q2(conv_wt_buf_V_q2),
    .conv_wt_buf_V_address3(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address3),
    .conv_wt_buf_V_ce3(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce3),
    .conv_wt_buf_V_q3(conv_wt_buf_V_q3),
    .conv_wt_buf_V_address4(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address4),
    .conv_wt_buf_V_ce4(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce4),
    .conv_wt_buf_V_q4(conv_wt_buf_V_q4),
    .conv_wt_buf_V_address5(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address5),
    .conv_wt_buf_V_ce5(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce5),
    .conv_wt_buf_V_q5(conv_wt_buf_V_q5),
    .conv_wt_buf_V_address6(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address6),
    .conv_wt_buf_V_ce6(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce6),
    .conv_wt_buf_V_q6(conv_wt_buf_V_q6),
    .select_ln31_1(select_ln31_1_reg_2592),
    .conv_in_buf_V_address0(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_in_buf_V_address0),
    .conv_in_buf_V_ce0(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_in_buf_V_ce0),
    .conv_in_buf_V_q0(conv_in_buf_V_q0),
    .zext_ln1317(shl_ln2_reg_2639),
    .zext_ln1317_1(shl_ln1317_1_reg_2644),
    .zext_ln1317_2(shl_ln1317_2_reg_2654),
    .zext_ln1317_3(shl_ln1317_3_reg_2659),
    .zext_ln1317_4(shl_ln1317_4_reg_2664),
    .zext_ln1317_5(shl_ln1317_5_reg_2669),
    .zext_ln46(shl_ln1317_6_reg_2674),
    .p_lcssa14_out(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_p_lcssa14_out),
    .p_lcssa14_out_ap_vld(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_p_lcssa14_out_ap_vld),
    .val_V_out(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_val_V_out),
    .val_V_out_ap_vld(grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_val_V_out_ap_vld)
);

tiled_conv_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_feature_map(input_feature_map),
    .layer_weights(layer_weights),
    .layer_bias(layer_bias),
    .output_feature_map(output_feature_map),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

tiled_conv_fm_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_FM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_FM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_FM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_FM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_FM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_FM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_FM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_FM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_FM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_FM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_FM_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
fm_m_axi_U(
    .AWVALID(m_axi_fm_AWVALID),
    .AWREADY(m_axi_fm_AWREADY),
    .AWADDR(m_axi_fm_AWADDR),
    .AWID(m_axi_fm_AWID),
    .AWLEN(m_axi_fm_AWLEN),
    .AWSIZE(m_axi_fm_AWSIZE),
    .AWBURST(m_axi_fm_AWBURST),
    .AWLOCK(m_axi_fm_AWLOCK),
    .AWCACHE(m_axi_fm_AWCACHE),
    .AWPROT(m_axi_fm_AWPROT),
    .AWQOS(m_axi_fm_AWQOS),
    .AWREGION(m_axi_fm_AWREGION),
    .AWUSER(m_axi_fm_AWUSER),
    .WVALID(m_axi_fm_WVALID),
    .WREADY(m_axi_fm_WREADY),
    .WDATA(m_axi_fm_WDATA),
    .WSTRB(m_axi_fm_WSTRB),
    .WLAST(m_axi_fm_WLAST),
    .WID(m_axi_fm_WID),
    .WUSER(m_axi_fm_WUSER),
    .ARVALID(m_axi_fm_ARVALID),
    .ARREADY(m_axi_fm_ARREADY),
    .ARADDR(m_axi_fm_ARADDR),
    .ARID(m_axi_fm_ARID),
    .ARLEN(m_axi_fm_ARLEN),
    .ARSIZE(m_axi_fm_ARSIZE),
    .ARBURST(m_axi_fm_ARBURST),
    .ARLOCK(m_axi_fm_ARLOCK),
    .ARCACHE(m_axi_fm_ARCACHE),
    .ARPROT(m_axi_fm_ARPROT),
    .ARQOS(m_axi_fm_ARQOS),
    .ARREGION(m_axi_fm_ARREGION),
    .ARUSER(m_axi_fm_ARUSER),
    .RVALID(m_axi_fm_RVALID),
    .RREADY(m_axi_fm_RREADY),
    .RDATA(m_axi_fm_RDATA),
    .RLAST(m_axi_fm_RLAST),
    .RID(m_axi_fm_RID),
    .RUSER(m_axi_fm_RUSER),
    .RRESP(m_axi_fm_RRESP),
    .BVALID(m_axi_fm_BVALID),
    .BREADY(m_axi_fm_BREADY),
    .BRESP(m_axi_fm_BRESP),
    .BID(m_axi_fm_BID),
    .BUSER(m_axi_fm_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(fm_ARVALID),
    .I_ARREADY(fm_ARREADY),
    .I_ARADDR(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARADDR),
    .I_ARLEN(grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARLEN),
    .I_RVALID(fm_RVALID),
    .I_RREADY(fm_RREADY),
    .I_RDATA(fm_RDATA),
    .I_RFIFONUM(fm_RFIFONUM),
    .I_AWVALID(fm_AWVALID),
    .I_AWREADY(fm_AWREADY),
    .I_AWADDR(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWADDR),
    .I_AWLEN(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWLEN),
    .I_WVALID(fm_WVALID),
    .I_WREADY(fm_WREADY),
    .I_WDATA(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WDATA),
    .I_WSTRB(grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WSTRB),
    .I_BVALID(fm_BVALID),
    .I_BREADY(fm_BREADY)
);

tiled_conv_wt_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_WT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_WT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_WT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_WT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_WT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_WT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_WT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_WT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_WT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_WT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_WT_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
wt_m_axi_U(
    .AWVALID(m_axi_wt_AWVALID),
    .AWREADY(m_axi_wt_AWREADY),
    .AWADDR(m_axi_wt_AWADDR),
    .AWID(m_axi_wt_AWID),
    .AWLEN(m_axi_wt_AWLEN),
    .AWSIZE(m_axi_wt_AWSIZE),
    .AWBURST(m_axi_wt_AWBURST),
    .AWLOCK(m_axi_wt_AWLOCK),
    .AWCACHE(m_axi_wt_AWCACHE),
    .AWPROT(m_axi_wt_AWPROT),
    .AWQOS(m_axi_wt_AWQOS),
    .AWREGION(m_axi_wt_AWREGION),
    .AWUSER(m_axi_wt_AWUSER),
    .WVALID(m_axi_wt_WVALID),
    .WREADY(m_axi_wt_WREADY),
    .WDATA(m_axi_wt_WDATA),
    .WSTRB(m_axi_wt_WSTRB),
    .WLAST(m_axi_wt_WLAST),
    .WID(m_axi_wt_WID),
    .WUSER(m_axi_wt_WUSER),
    .ARVALID(m_axi_wt_ARVALID),
    .ARREADY(m_axi_wt_ARREADY),
    .ARADDR(m_axi_wt_ARADDR),
    .ARID(m_axi_wt_ARID),
    .ARLEN(m_axi_wt_ARLEN),
    .ARSIZE(m_axi_wt_ARSIZE),
    .ARBURST(m_axi_wt_ARBURST),
    .ARLOCK(m_axi_wt_ARLOCK),
    .ARCACHE(m_axi_wt_ARCACHE),
    .ARPROT(m_axi_wt_ARPROT),
    .ARQOS(m_axi_wt_ARQOS),
    .ARREGION(m_axi_wt_ARREGION),
    .ARUSER(m_axi_wt_ARUSER),
    .RVALID(m_axi_wt_RVALID),
    .RREADY(m_axi_wt_RREADY),
    .RDATA(m_axi_wt_RDATA),
    .RLAST(m_axi_wt_RLAST),
    .RID(m_axi_wt_RID),
    .RUSER(m_axi_wt_RUSER),
    .RRESP(m_axi_wt_RRESP),
    .BVALID(m_axi_wt_BVALID),
    .BREADY(m_axi_wt_BREADY),
    .BRESP(m_axi_wt_BRESP),
    .BID(m_axi_wt_BID),
    .BUSER(m_axi_wt_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(wt_ARVALID),
    .I_ARREADY(wt_ARREADY),
    .I_ARADDR(wt_ARADDR),
    .I_ARLEN(wt_ARLEN),
    .I_RVALID(wt_RVALID),
    .I_RREADY(wt_RREADY),
    .I_RDATA(wt_RDATA),
    .I_RFIFONUM(wt_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(wt_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(wt_WREADY),
    .I_WDATA(16'd0),
    .I_WSTRB(2'd0),
    .I_BVALID(wt_BVALID),
    .I_BREADY(1'b0)
);

tiled_conv_mul_5ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_5ns_6ns_9_1_1_U85(
    .din0(p_mid2299_fu_1616_p0),
    .din1(p_mid2299_fu_1616_p1),
    .dout(p_mid2299_fu_1616_p2)
);

tiled_conv_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U86(
    .din0(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_0_3_out),
    .din1(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_1_3_out),
    .din2(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_2_3_out),
    .din3(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_3_3_out),
    .din4(tmp_1_fu_1715_p5),
    .dout(tmp_1_fu_1715_p6)
);

tiled_conv_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U87(
    .din0(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_0_3_out),
    .din1(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_1_3_out),
    .din2(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_2_3_out),
    .din3(grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_3_3_out),
    .din4(tmp_1_mid1_fu_1777_p5),
    .dout(tmp_1_mid1_fu_1777_p6)
);

tiled_conv_mul_mul_5ns_11ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
mul_mul_5ns_11ns_16_1_1_U88(
    .din0(mul_ln68_fu_2073_p0),
    .din1(mul_ln68_fu_2073_p1),
    .dout(mul_ln68_fu_2073_p2)
);

tiled_conv_mac_muladd_3ns_5ns_5ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mac_muladd_3ns_5ns_5ns_7_1_1_U89(
    .din0(grp_fu_2079_p0),
    .din1(grp_fu_2079_p1),
    .din2(grp_fu_2079_p2),
    .dout(grp_fu_2079_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln68_fu_1635_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start_reg <= 1'b1;
        end else if ((grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_ready == 1'b1)) begin
            grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_BIAS_fu_514_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln40_fu_1895_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
            grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start_reg <= 1'b1;
        end else if ((grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_ready == 1'b1)) begin
            grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        empty_45_reg_450 <= conv_out_buf5_q0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        empty_45_reg_450 <= or_ln73_fu_2067_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_1895_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        h_reg_439 <= add_ln36_fu_2006_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        h_reg_439 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_1895_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        indvar_flatten256_reg_396 <= add_ln31_1_reg_2581;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        indvar_flatten256_reg_396 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten279_fu_288 <= 11'd0;
    end else if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        indvar_flatten279_fu_288 <= select_ln53_23_fu_1820_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten478_fu_296 <= 14'd0;
    end else if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        indvar_flatten478_fu_296 <= add_ln50_1_reg_2314;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_group_fu_264 <= 5'd0;
    end else if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        kernel_group_fu_264 <= add_ln66_fu_1809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_1895_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        kernel_reg_407 <= select_ln31_2_reg_2598;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        kernel_reg_407 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_1895_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        oh_reg_428 <= add_ln36_1_fu_2011_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        oh_reg_428 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ow_reg_473 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        ow_reg_473 <= add_ln40_reg_2634;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        p_lcssa_lcssa_lcssa17_reg_461 <= p_lcssa_lcssa_lcssa_lcssa19_reg_418;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        p_lcssa_lcssa_lcssa17_reg_461 <= grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_p_lcssa14_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_1895_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        p_lcssa_lcssa_lcssa_lcssa19_reg_418 <= p_lcssa_lcssa_lcssa17_reg_461;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        p_lcssa_lcssa_lcssa_lcssa19_reg_418 <= conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ti_fu_292 <= 5'd0;
    end else if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ti_fu_292 <= p_mid2299_v_v_reg_2506;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tj_fu_284 <= 6'd0;
    end else if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        tj_fu_284 <= select_ln53_22_reg_2491;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        w_reg_485 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        w_reg_485 <= add_ln1317_reg_2649;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_1895_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        add_ln1317_reg_2649 <= add_ln1317_fu_1931_p2;
        shl_ln1317_1_reg_2644[9 : 5] <= shl_ln1317_1_fu_1922_p3[9 : 5];
        shl_ln1317_2_reg_2654[9 : 4] <= shl_ln1317_2_fu_1937_p3[9 : 4];
        shl_ln1317_3_reg_2659[9 : 4] <= shl_ln1317_3_fu_1952_p3[9 : 4];
        shl_ln1317_4_reg_2664[9 : 4] <= shl_ln1317_4_fu_1967_p3[9 : 4];
        shl_ln1317_5_reg_2669[9 : 4] <= shl_ln1317_5_fu_1982_p3[9 : 4];
        shl_ln1317_6_reg_2674[9 : 4] <= shl_ln1317_6_fu_1997_p3[9 : 4];
        shl_ln2_reg_2639[9 : 4] <= shl_ln2_fu_1907_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln31_1_reg_2581 <= add_ln31_1_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        add_ln40_reg_2634 <= add_ln40_fu_1901_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln50_1_reg_2314 <= add_ln50_1_fu_926_p2;
        empty_reg_2206 <= empty_fu_612_p1;
        shl_ln133_10_reg_2261[10 : 3] <= shl_ln133_10_fu_786_p3[10 : 3];
        shl_ln133_11_reg_2266[10 : 3] <= shl_ln133_11_fu_800_p3[10 : 3];
        shl_ln133_12_reg_2271[10 : 3] <= shl_ln133_12_fu_814_p3[10 : 3];
        shl_ln133_13_reg_2276[10 : 3] <= shl_ln133_13_fu_828_p3[10 : 3];
        shl_ln133_14_reg_2281[10 : 3] <= shl_ln133_14_fu_842_p3[10 : 3];
        shl_ln133_15_reg_2286[10 : 3] <= shl_ln133_15_fu_856_p3[10 : 3];
        shl_ln133_16_reg_2291[10 : 3] <= shl_ln133_16_fu_870_p3[10 : 3];
        shl_ln133_17_reg_2296[10 : 3] <= shl_ln133_17_fu_884_p3[10 : 3];
        shl_ln133_18_reg_2301[10 : 3] <= shl_ln133_18_fu_898_p3[10 : 3];
        shl_ln133_19_reg_2306[10 : 3] <= shl_ln133_19_fu_912_p3[10 : 3];
        shl_ln133_1_reg_2256[10 : 3] <= shl_ln133_1_fu_772_p3[10 : 3];
        shl_ln133_2_reg_2211[10 : 3] <= shl_ln133_2_fu_646_p3[10 : 3];
        shl_ln133_3_reg_2216[10 : 3] <= shl_ln133_3_fu_660_p3[10 : 3];
        shl_ln133_4_reg_2221[10 : 3] <= shl_ln133_4_fu_674_p3[10 : 3];
        shl_ln133_5_reg_2226[10 : 3] <= shl_ln133_5_fu_688_p3[10 : 3];
        shl_ln133_6_reg_2231[10 : 3] <= shl_ln133_6_fu_702_p3[10 : 3];
        shl_ln133_7_reg_2236[10 : 3] <= shl_ln133_7_fu_716_p3[10 : 3];
        shl_ln133_8_reg_2241[10 : 3] <= shl_ln133_8_fu_730_p3[10 : 3];
        shl_ln133_9_reg_2246[10 : 3] <= shl_ln133_9_fu_744_p3[10 : 3];
        shl_ln133_s_reg_2251[10 : 3] <= shl_ln133_s_fu_758_p3[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln68_1_reg_2521 <= add_ln68_1_fu_1630_p2;
        empty_52_reg_2516 <= empty_52_fu_1622_p1;
        icmp_ln68_reg_2526 <= icmp_ln68_fu_1635_p2;
        p_mid2299_reg_2511 <= p_mid2299_fu_1616_p2;
        p_mid2299_v_v_reg_2506 <= p_mid2299_v_v_fu_1605_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln68_reg_2496 <= add_ln68_fu_1591_p2;
        mul_ln68_reg_2501 <= mul_ln68_fu_2073_p2;
        select_ln53_10_reg_2431[10 : 3] <= select_ln53_10_fu_1332_p3[10 : 3];
        select_ln53_11_reg_2436[10 : 3] <= select_ln53_11_fu_1353_p3[10 : 3];
        select_ln53_12_reg_2441[10 : 3] <= select_ln53_12_fu_1374_p3[10 : 3];
        select_ln53_13_reg_2446[10 : 3] <= select_ln53_13_fu_1395_p3[10 : 3];
        select_ln53_14_reg_2451[10 : 3] <= select_ln53_14_fu_1416_p3[10 : 3];
        select_ln53_15_reg_2456[10 : 3] <= select_ln53_15_fu_1437_p3[10 : 3];
        select_ln53_16_reg_2461[10 : 3] <= select_ln53_16_fu_1458_p3[10 : 3];
        select_ln53_17_reg_2466[10 : 3] <= select_ln53_17_fu_1479_p3[10 : 3];
        select_ln53_18_reg_2471[10 : 3] <= select_ln53_18_fu_1500_p3[10 : 3];
        select_ln53_19_reg_2476[10 : 3] <= select_ln53_19_fu_1521_p3[10 : 3];
        select_ln53_1_reg_2386 <= select_ln53_1_fu_1143_p3;
        select_ln53_20_reg_2481[10 : 3] <= select_ln53_20_fu_1542_p3[10 : 3];
        select_ln53_21_reg_2486[10 : 3] <= select_ln53_21_fu_1563_p3[10 : 3];
        select_ln53_22_reg_2491 <= select_ln53_22_fu_1570_p3;
        select_ln53_2_reg_2391[10 : 3] <= select_ln53_2_fu_1164_p3[10 : 3];
        select_ln53_3_reg_2396[10 : 3] <= select_ln53_3_fu_1185_p3[10 : 3];
        select_ln53_4_reg_2401[10 : 3] <= select_ln53_4_fu_1206_p3[10 : 3];
        select_ln53_5_reg_2406[10 : 3] <= select_ln53_5_fu_1227_p3[10 : 3];
        select_ln53_6_reg_2411[10 : 3] <= select_ln53_6_fu_1248_p3[10 : 3];
        select_ln53_7_reg_2416[10 : 3] <= select_ln53_7_fu_1269_p3[10 : 3];
        select_ln53_8_reg_2421[10 : 3] <= select_ln53_8_fu_1290_p3[10 : 3];
        select_ln53_9_reg_2426[10 : 3] <= select_ln53_9_fu_1311_p3[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        conv_7x7_ap_fixed_23_20_ap_fixed_52_46_ap_fixed_3_7_7_ap_fixe <= p_lcssa_lcssa_lcssa_lcssa19_reg_418;
        conv_bias_buf_V_0_2_fu_268 <= grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_0_3_out;
        conv_bias_buf_V_1_2_fu_272 <= grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_1_3_out;
        conv_bias_buf_V_2_2_fu_276 <= grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_2_3_out;
        conv_bias_buf_V_3_2_fu_280 <= grp_tiled_conv_Pipeline_BIAS_fu_514_conv_bias_buf_V_3_3_out;
        shl_ln73_1_reg_2611[5 : 2] <= shl_ln73_1_fu_1795_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        conv_out_buf5_addr_1_reg_2616 <= p_cast554_fu_1871_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_fu_920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln53_reg_2319 <= icmp_ln53_fu_935_p2;
        icmp_ln66_mid2477_reg_2347 <= icmp_ln66_mid2477_fu_953_p2;
        select_ln53_reg_2373 <= select_ln53_fu_965_p3;
        trunc_ln68_reg_2380 <= trunc_ln68_fu_973_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_feature_map_read_reg_2162 <= input_feature_map;
        layer_bias_read_reg_2152 <= layer_bias;
        layer_weights_read_reg_2157 <= layer_weights;
        output_feature_map_read_reg_2147 <= output_feature_map;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_1725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        select_ln31_1_reg_2592 <= select_ln31_1_fu_1757_p3;
        select_ln31_2_reg_2598 <= select_ln31_2_fu_1765_p3;
        select_ln31_3_reg_2606 <= select_ln31_3_fu_1787_p3;
        select_ln31_reg_2586 <= select_ln31_fu_1749_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        sub_ln1319_reg_2621 <= sub_ln1319_fu_1889_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln1_reg_2540 <= {{add_ln68_reg_2496[63:1]}};
        trunc_ln_reg_2530 <= {{add_ln68_1_reg_2521[63:1]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((wt_ARREADY == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_BIAS_fu_514_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((wt_ARREADY == 1'b0) | (1'b1 == ap_block_state5_on_subcall_done))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln50_fu_920_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln50_fu_920_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_in_buf_V_address0 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_in_buf_V_address0;
    end else if (((icmp_ln68_reg_2526 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv_in_buf_V_address0 = grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_address0;
    end else begin
        conv_in_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_in_buf_V_ce0 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_in_buf_V_ce0;
    end else if (((icmp_ln68_reg_2526 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv_in_buf_V_ce0 = grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_ce0;
    end else begin
        conv_in_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_2526 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        conv_in_buf_V_we0 = grp_load_input_tile_block_from_DRAM_0_0_fu_496_in_fm_buf_we0;
    end else begin
        conv_in_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_out_buf5_address0 = conv_out_buf5_addr_1_reg_2616;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        conv_out_buf5_address0 = p_cast554_fu_1871_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf5_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv_out_buf5_address0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_conv_out_buf5_address0;
    end else begin
        conv_out_buf5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_out_buf5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        conv_out_buf5_ce0 = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_conv_out_buf5_ce0;
    end else begin
        conv_out_buf5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        conv_out_buf5_d0 = empty_45_reg_450;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf5_d0 = 320'd0;
    end else begin
        conv_out_buf5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln40_fu_1895_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_out_buf5_we0 = 1'b1;
    end else begin
        conv_out_buf5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_address0 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_wt_buf_V_address0 = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_address0;
    end else begin
        conv_wt_buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_ce0 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_wt_buf_V_ce0 = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_ce0;
    end else begin
        conv_wt_buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_ce1 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce1;
    end else begin
        conv_wt_buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_ce2 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce2;
    end else begin
        conv_wt_buf_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_ce3 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce3;
    end else begin
        conv_wt_buf_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_ce4 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce4;
    end else begin
        conv_wt_buf_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_ce5 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce5;
    end else begin
        conv_wt_buf_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        conv_wt_buf_V_ce6 = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_conv_wt_buf_V_ce6;
    end else begin
        conv_wt_buf_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        conv_wt_buf_V_we0 = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_conv_wt_buf_V_we0;
    end else begin
        conv_wt_buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln68_reg_2526 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln68_fu_1635_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        fm_ARVALID = grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_ARVALID;
    end else begin
        fm_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        fm_AWVALID = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_AWVALID;
    end else begin
        fm_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        fm_BREADY = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_BREADY;
    end else begin
        fm_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln68_reg_2526 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln68_fu_1635_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        fm_RREADY = grp_load_input_tile_block_from_DRAM_0_0_fu_496_m_axi_fm_RREADY;
    end else begin
        fm_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | ((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        fm_WVALID = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_m_axi_fm_WVALID;
    end else begin
        fm_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((wt_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        wt_ARADDR = sext_ln94_fu_1669_p1;
    end else if ((~((wt_ARREADY == 1'b0) | (1'b1 == ap_block_state5_on_subcall_done)) & (1'b1 == ap_CS_fsm_state5))) begin
        wt_ARADDR = sext_ln76_fu_1649_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22))) begin
        wt_ARADDR = grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_ARADDR = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARADDR;
    end else begin
        wt_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((wt_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        wt_ARLEN = 32'd4;
    end else if ((~((wt_ARREADY == 1'b0) | (1'b1 == ap_block_state5_on_subcall_done)) & (1'b1 == ap_CS_fsm_state5))) begin
        wt_ARLEN = 32'd588;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22))) begin
        wt_ARLEN = grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_ARLEN = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARLEN;
    end else begin
        wt_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((wt_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | (~((wt_ARREADY == 1'b0) | (1'b1 == ap_block_state5_on_subcall_done)) & (1'b1 == ap_CS_fsm_state5)))) begin
        wt_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22))) begin
        wt_ARVALID = grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_ARVALID = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_ARVALID;
    end else begin
        wt_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22))) begin
        wt_RREADY = grp_tiled_conv_Pipeline_BIAS_fu_514_m_axi_wt_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        wt_RREADY = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_m_axi_wt_RREADY;
    end else begin
        wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        wt_blk_n_AR = m_axi_wt_ARREADY;
    end else begin
        wt_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln50_fu_920_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if ((~((wt_ARREADY == 1'b0) | (1'b1 == ap_block_state5_on_subcall_done)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((wt_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_tiled_conv_Pipeline_BIAS_fu_514_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln31_fu_1725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln40_fu_1895_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1317_1_fu_1946_p2 = (w_reg_485 + 6'd3);

assign add_ln1317_2_fu_1961_p2 = (w_reg_485 + 6'd4);

assign add_ln1317_3_fu_1976_p2 = (w_reg_485 + 6'd5);

assign add_ln1317_4_fu_1991_p2 = (w_reg_485 + 6'd6);

assign add_ln1317_fu_1931_p2 = (w_reg_485 + 6'd2);

assign add_ln133_10_fu_738_p2 = (add_ln133_fu_640_p2 + 10'd7);

assign add_ln133_12_fu_752_p2 = (add_ln133_fu_640_p2 + 10'd8);

assign add_ln133_14_fu_766_p2 = (add_ln133_fu_640_p2 + 10'd9);

assign add_ln133_16_fu_780_p2 = (add_ln133_fu_640_p2 + 10'd10);

assign add_ln133_18_fu_794_p2 = (add_ln133_fu_640_p2 + 10'd11);

assign add_ln133_1_fu_696_p2 = (add_ln133_fu_640_p2 + 10'd4);

assign add_ln133_20_fu_808_p2 = (add_ln133_fu_640_p2 + 10'd12);

assign add_ln133_22_fu_822_p2 = (add_ln133_fu_640_p2 + 10'd13);

assign add_ln133_23_fu_836_p2 = (add_ln133_fu_640_p2 + 10'd14);

assign add_ln133_24_fu_850_p2 = (add_ln133_fu_640_p2 + 10'd15);

assign add_ln133_25_fu_864_p2 = (add_ln133_fu_640_p2 + 10'd16);

assign add_ln133_26_fu_878_p2 = (add_ln133_fu_640_p2 + 10'd17);

assign add_ln133_27_fu_892_p2 = (add_ln133_fu_640_p2 + 10'd18);

assign add_ln133_28_fu_906_p2 = (add_ln133_fu_640_p2 + 10'd19);

assign add_ln133_29_fu_1150_p2 = (p_cast_mid1_fu_1139_p1 + p_cast15_mid1_fu_1127_p1);

assign add_ln133_2_fu_710_p2 = (add_ln133_fu_640_p2 + 10'd5);

assign add_ln133_30_fu_1234_p2 = (add_ln133_29_fu_1150_p2 + 10'd4);

assign add_ln133_31_fu_1255_p2 = (add_ln133_29_fu_1150_p2 + 10'd5);

assign add_ln133_32_fu_1276_p2 = (add_ln133_29_fu_1150_p2 + 10'd6);

assign add_ln133_33_fu_1297_p2 = (add_ln133_29_fu_1150_p2 + 10'd7);

assign add_ln133_34_fu_1318_p2 = (add_ln133_29_fu_1150_p2 + 10'd8);

assign add_ln133_35_fu_1339_p2 = (add_ln133_29_fu_1150_p2 + 10'd9);

assign add_ln133_36_fu_1360_p2 = (add_ln133_29_fu_1150_p2 + 10'd10);

assign add_ln133_37_fu_1381_p2 = (add_ln133_29_fu_1150_p2 + 10'd11);

assign add_ln133_38_fu_1402_p2 = (add_ln133_29_fu_1150_p2 + 10'd12);

assign add_ln133_39_fu_1423_p2 = (add_ln133_29_fu_1150_p2 + 10'd13);

assign add_ln133_40_fu_1444_p2 = (add_ln133_29_fu_1150_p2 + 10'd14);

assign add_ln133_41_fu_1465_p2 = (add_ln133_29_fu_1150_p2 + 10'd15);

assign add_ln133_42_fu_1486_p2 = (add_ln133_29_fu_1150_p2 + 10'd16);

assign add_ln133_43_fu_1507_p2 = (add_ln133_29_fu_1150_p2 + 10'd17);

assign add_ln133_44_fu_1528_p2 = (add_ln133_29_fu_1150_p2 + 10'd18);

assign add_ln133_45_fu_1549_p2 = (add_ln133_29_fu_1150_p2 + 10'd19);

assign add_ln133_8_fu_724_p2 = (add_ln133_fu_640_p2 + 10'd6);

assign add_ln133_fu_640_p2 = (p_cast_fu_636_p1 + p_cast15_fu_624_p1);

assign add_ln31_1_fu_1731_p2 = (indvar_flatten256_reg_396 + 7'd1);

assign add_ln31_fu_1737_p2 = (kernel_reg_407 + 3'd1);

assign add_ln36_1_fu_2011_p2 = (select_ln31_reg_2586 + 5'd1);

assign add_ln36_fu_2006_p2 = (select_ln31_1_reg_2592 + 6'd2);

assign add_ln40_fu_1901_p2 = (ow_reg_473 + 5'd1);

assign add_ln50_1_fu_926_p2 = (indvar_flatten478_fu_296 + 14'd1);

assign add_ln50_fu_1599_p2 = (ti_fu_292 + 5'd1);

assign add_ln53_1_fu_1814_p2 = (indvar_flatten279_fu_288 + 11'd1);

assign add_ln53_fu_1109_p2 = (tj_mid2292_fu_977_p3 + 6'd1);

assign add_ln66_fu_1809_p2 = (select_ln53_reg_2373 + 5'd1);

assign add_ln68_1_fu_1630_p2 = (zext_ln68_1_fu_1627_p1 + layer_weights_read_reg_2157);

assign add_ln68_fu_1591_p2 = (zext_ln68_fu_1587_p1 + layer_bias_read_reg_2152);

assign add_ln859_fu_2022_p2 = (grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_val_V_out + select_ln31_3_reg_2606);

assign and_ln73_fu_2051_p2 = (xor_ln73_fu_2045_p2 & empty_45_reg_450);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_done == 1'b0) & (icmp_ln68_reg_2526 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_52_fu_1622_p1 = p_mid2299_v_v_fu_1605_p3[3:0];

assign empty_53_fu_1115_p1 = add_ln53_fu_1109_p2[4:0];

assign empty_fu_612_p1 = tj_fu_284[4:0];

assign grp_fu_2079_p0 = grp_fu_2079_p00;

assign grp_fu_2079_p00 = select_ln31_2_reg_2598;

assign grp_fu_2079_p1 = 7'd23;

assign grp_fu_2079_p2 = grp_fu_2079_p20;

assign grp_fu_2079_p20 = select_ln31_reg_2586;

assign grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start = grp_load_input_tile_block_from_DRAM_0_0_fu_496_ap_start_reg;

assign grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start = grp_tiled_conv_Pipeline_BIAS_fu_514_ap_start_reg;

assign grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start = grp_tiled_conv_Pipeline_CHANNEL_KERN_I_fu_559_ap_start_reg;

assign grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start = grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_fu_529_ap_start_reg;

assign grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start = grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_506_ap_start_reg;

assign icmp_ln31_fu_1725_p2 = ((indvar_flatten256_reg_396 == 7'd92) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_1743_p2 = ((oh_reg_428 == 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_1895_p2 = ((ow_reg_473 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_920_p2 = ((indvar_flatten478_fu_296 == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_935_p2 = ((indvar_flatten279_fu_288 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln66_fu_947_p2 = ((kernel_group_fu_264 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln66_mid2477_fu_953_p2 = (not_exitcond_flatten281_fu_941_p2 & icmp_ln66_fu_947_p2);

assign icmp_ln68_fu_1635_p2 = ((select_ln53_reg_2373 == 5'd0) ? 1'b1 : 1'b0);

assign mul_ln68_fu_2073_p0 = mul_ln68_fu_2073_p00;

assign mul_ln68_fu_2073_p00 = select_ln53_reg_2373;

assign mul_ln68_fu_2073_p1 = 16'd1176;

assign not_exitcond_flatten281_fu_941_p2 = (icmp_ln53_fu_935_p2 ^ 1'd1);

assign or_ln1317_fu_1916_p2 = (w_reg_485 | 6'd1);

assign or_ln133_1_fu_668_p2 = (10'd2 | add_ln133_fu_640_p2);

assign or_ln133_2_fu_682_p2 = (10'd3 | add_ln133_fu_640_p2);

assign or_ln133_3_fu_1171_p2 = (10'd1 | add_ln133_29_fu_1150_p2);

assign or_ln133_4_fu_1192_p2 = (10'd2 | add_ln133_29_fu_1150_p2);

assign or_ln133_5_fu_1213_p2 = (10'd3 | add_ln133_29_fu_1150_p2);

assign or_ln133_fu_654_p2 = (10'd1 | add_ln133_fu_640_p2);

assign or_ln53_fu_959_p2 = (icmp_ln66_mid2477_fu_953_p2 | icmp_ln53_fu_935_p2);

assign or_ln73_fu_2067_p2 = (shl_ln73_2_fu_2061_p2 | and_ln73_fu_2051_p2);

assign p_cast15_fu_624_p1 = tmp_6_fu_616_p3;

assign p_cast15_mid1_fu_1127_p1 = p_mid_fu_1119_p3;

assign p_cast554_fu_1871_p1 = grp_fu_2079_p3;

assign p_cast_fu_636_p1 = tmp_8_fu_628_p3;

assign p_cast_mid1_fu_1139_p1 = p_mid2_fu_1131_p3;

assign p_mid2299_fu_1616_p0 = p_mid2299_fu_1616_p00;

assign p_mid2299_fu_1616_p00 = p_mid2299_v_v_fu_1605_p3;

assign p_mid2299_fu_1616_p1 = 9'd23;

assign p_mid2299_v_v_fu_1605_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? add_ln50_fu_1599_p2 : ti_fu_292);

assign p_mid2_fu_1131_p3 = {{empty_53_fu_1115_p1}, {4'd0}};

assign p_mid_fu_1119_p3 = {{empty_53_fu_1115_p1}, {2'd0}};

assign select_ln31_1_fu_1757_p3 = ((icmp_ln36_fu_1743_p2[0:0] == 1'b1) ? 6'd0 : h_reg_439);

assign select_ln31_2_fu_1765_p3 = ((icmp_ln36_fu_1743_p2[0:0] == 1'b1) ? add_ln31_fu_1737_p2 : kernel_reg_407);

assign select_ln31_3_fu_1787_p3 = ((icmp_ln36_fu_1743_p2[0:0] == 1'b1) ? tmp_1_mid1_fu_1777_p6 : tmp_1_fu_1715_p6);

assign select_ln31_fu_1749_p3 = ((icmp_ln36_fu_1743_p2[0:0] == 1'b1) ? 5'd0 : oh_reg_428);

assign select_ln53_10_fu_1332_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_10_mid1_fu_1324_p3 : zext_ln133_17_mid2387_fu_1037_p3);

assign select_ln53_11_fu_1353_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_11_mid1_fu_1345_p3 : zext_ln133_19_mid2395_fu_1043_p3);

assign select_ln53_12_fu_1374_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_12_mid1_fu_1366_p3 : zext_ln133_21_mid2403_fu_1049_p3);

assign select_ln53_13_fu_1395_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_13_mid1_fu_1387_p3 : zext_ln133_23_mid2411_fu_1055_p3);

assign select_ln53_14_fu_1416_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_14_mid1_fu_1408_p3 : zext_ln133_25_mid2419_fu_1061_p3);

assign select_ln53_15_fu_1437_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_15_mid1_fu_1429_p3 : zext_ln133_27_mid2427_fu_1067_p3);

assign select_ln53_16_fu_1458_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_16_mid1_fu_1450_p3 : zext_ln133_29_mid2435_fu_1073_p3);

assign select_ln53_17_fu_1479_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_17_mid1_fu_1471_p3 : zext_ln133_31_mid2443_fu_1079_p3);

assign select_ln53_18_fu_1500_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_18_mid1_fu_1492_p3 : zext_ln133_33_mid2451_fu_1085_p3);

assign select_ln53_19_fu_1521_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_19_mid1_fu_1513_p3 : zext_ln133_35_mid2459_fu_1091_p3);

assign select_ln53_1_fu_1143_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? empty_53_fu_1115_p1 : tj_cast14_mid2315_fu_983_p3);

assign select_ln53_20_fu_1542_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_20_mid1_fu_1534_p3 : zext_ln133_37_mid2467_fu_1097_p3);

assign select_ln53_21_fu_1563_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_21_mid1_fu_1555_p3 : zext_ln66_mid2475_fu_1103_p3);

assign select_ln53_22_fu_1570_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? add_ln53_fu_1109_p2 : tj_mid2292_fu_977_p3);

assign select_ln53_23_fu_1820_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd1 : add_ln53_1_fu_1814_p2);

assign select_ln53_2_fu_1164_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_2_mid1_fu_1156_p3 : zext_ln133_1_mid2323_fu_989_p3);

assign select_ln53_3_fu_1185_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_3_mid1_fu_1177_p3 : zext_ln133_3_mid2331_fu_995_p3);

assign select_ln53_4_fu_1206_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_4_mid1_fu_1198_p3 : zext_ln133_5_mid2339_fu_1001_p3);

assign select_ln53_5_fu_1227_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_5_mid1_fu_1219_p3 : zext_ln133_7_mid2347_fu_1007_p3);

assign select_ln53_6_fu_1248_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_6_mid1_fu_1240_p3 : zext_ln133_9_mid2355_fu_1013_p3);

assign select_ln53_7_fu_1269_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_7_mid1_fu_1261_p3 : zext_ln133_11_mid2363_fu_1019_p3);

assign select_ln53_8_fu_1290_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_8_mid1_fu_1282_p3 : zext_ln133_13_mid2371_fu_1025_p3);

assign select_ln53_9_fu_1311_p3 = ((icmp_ln66_mid2477_reg_2347[0:0] == 1'b1) ? shl_ln133_9_mid1_fu_1303_p3 : zext_ln133_15_mid2379_fu_1031_p3);

assign select_ln53_fu_965_p3 = ((or_ln53_fu_959_p2[0:0] == 1'b1) ? 5'd0 : kernel_group_fu_264);

assign sext_ln76_fu_1649_p1 = trunc_ln_fu_1640_p4;

assign sext_ln94_fu_1669_p1 = $signed(trunc_ln1_reg_2540);

assign shl_ln1317_1_fu_1922_p3 = {{or_ln1317_fu_1916_p2}, {4'd0}};

assign shl_ln1317_2_fu_1937_p3 = {{add_ln1317_fu_1931_p2}, {4'd0}};

assign shl_ln1317_3_fu_1952_p3 = {{add_ln1317_1_fu_1946_p2}, {4'd0}};

assign shl_ln1317_4_fu_1967_p3 = {{add_ln1317_2_fu_1961_p2}, {4'd0}};

assign shl_ln1317_5_fu_1982_p3 = {{add_ln1317_3_fu_1976_p2}, {4'd0}};

assign shl_ln1317_6_fu_1997_p3 = {{add_ln1317_4_fu_1991_p2}, {4'd0}};

assign shl_ln133_10_fu_786_p3 = {{add_ln133_16_fu_780_p2}, {1'd0}};

assign shl_ln133_10_mid1_fu_1324_p3 = {{add_ln133_34_fu_1318_p2}, {1'd0}};

assign shl_ln133_11_fu_800_p3 = {{add_ln133_18_fu_794_p2}, {1'd0}};

assign shl_ln133_11_mid1_fu_1345_p3 = {{add_ln133_35_fu_1339_p2}, {1'd0}};

assign shl_ln133_12_fu_814_p3 = {{add_ln133_20_fu_808_p2}, {1'd0}};

assign shl_ln133_12_mid1_fu_1366_p3 = {{add_ln133_36_fu_1360_p2}, {1'd0}};

assign shl_ln133_13_fu_828_p3 = {{add_ln133_22_fu_822_p2}, {1'd0}};

assign shl_ln133_13_mid1_fu_1387_p3 = {{add_ln133_37_fu_1381_p2}, {1'd0}};

assign shl_ln133_14_fu_842_p3 = {{add_ln133_23_fu_836_p2}, {1'd0}};

assign shl_ln133_14_mid1_fu_1408_p3 = {{add_ln133_38_fu_1402_p2}, {1'd0}};

assign shl_ln133_15_fu_856_p3 = {{add_ln133_24_fu_850_p2}, {1'd0}};

assign shl_ln133_15_mid1_fu_1429_p3 = {{add_ln133_39_fu_1423_p2}, {1'd0}};

assign shl_ln133_16_fu_870_p3 = {{add_ln133_25_fu_864_p2}, {1'd0}};

assign shl_ln133_16_mid1_fu_1450_p3 = {{add_ln133_40_fu_1444_p2}, {1'd0}};

assign shl_ln133_17_fu_884_p3 = {{add_ln133_26_fu_878_p2}, {1'd0}};

assign shl_ln133_17_mid1_fu_1471_p3 = {{add_ln133_41_fu_1465_p2}, {1'd0}};

assign shl_ln133_18_fu_898_p3 = {{add_ln133_27_fu_892_p2}, {1'd0}};

assign shl_ln133_18_mid1_fu_1492_p3 = {{add_ln133_42_fu_1486_p2}, {1'd0}};

assign shl_ln133_19_fu_912_p3 = {{add_ln133_28_fu_906_p2}, {1'd0}};

assign shl_ln133_19_mid1_fu_1513_p3 = {{add_ln133_43_fu_1507_p2}, {1'd0}};

assign shl_ln133_1_fu_772_p3 = {{add_ln133_14_fu_766_p2}, {1'd0}};

assign shl_ln133_20_mid1_fu_1534_p3 = {{add_ln133_44_fu_1528_p2}, {1'd0}};

assign shl_ln133_21_mid1_fu_1555_p3 = {{add_ln133_45_fu_1549_p2}, {1'd0}};

assign shl_ln133_2_fu_646_p3 = {{add_ln133_fu_640_p2}, {1'd0}};

assign shl_ln133_2_mid1_fu_1156_p3 = {{add_ln133_29_fu_1150_p2}, {1'd0}};

assign shl_ln133_3_fu_660_p3 = {{or_ln133_fu_654_p2}, {1'd0}};

assign shl_ln133_3_mid1_fu_1177_p3 = {{or_ln133_3_fu_1171_p2}, {1'd0}};

assign shl_ln133_4_fu_674_p3 = {{or_ln133_1_fu_668_p2}, {1'd0}};

assign shl_ln133_4_mid1_fu_1198_p3 = {{or_ln133_4_fu_1192_p2}, {1'd0}};

assign shl_ln133_5_fu_688_p3 = {{or_ln133_2_fu_682_p2}, {1'd0}};

assign shl_ln133_5_mid1_fu_1219_p3 = {{or_ln133_5_fu_1213_p2}, {1'd0}};

assign shl_ln133_6_fu_702_p3 = {{add_ln133_1_fu_696_p2}, {1'd0}};

assign shl_ln133_6_mid1_fu_1240_p3 = {{add_ln133_30_fu_1234_p2}, {1'd0}};

assign shl_ln133_7_fu_716_p3 = {{add_ln133_2_fu_710_p2}, {1'd0}};

assign shl_ln133_7_mid1_fu_1261_p3 = {{add_ln133_31_fu_1255_p2}, {1'd0}};

assign shl_ln133_8_fu_730_p3 = {{add_ln133_8_fu_724_p2}, {1'd0}};

assign shl_ln133_8_mid1_fu_1282_p3 = {{add_ln133_32_fu_1276_p2}, {1'd0}};

assign shl_ln133_9_fu_744_p3 = {{add_ln133_10_fu_738_p2}, {1'd0}};

assign shl_ln133_9_mid1_fu_1303_p3 = {{add_ln133_33_fu_1297_p2}, {1'd0}};

assign shl_ln133_s_fu_758_p3 = {{add_ln133_12_fu_752_p2}, {1'd0}};

assign shl_ln2_fu_1907_p3 = {{w_reg_485}, {4'd0}};

assign shl_ln3_fu_2027_p3 = {{ow_reg_473}, {4'd0}};

assign shl_ln73_1_fu_1795_p3 = {{trunc_ln68_reg_2380}, {2'd0}};

assign shl_ln73_2_fu_2061_p2 = zext_ln73_1_fu_2057_p1 << zext_ln73_fu_2035_p1;

assign shl_ln73_fu_2039_p2 = 320'd65535 << zext_ln73_fu_2035_p1;

assign shl_ln_fu_1580_p3 = {{trunc_ln68_reg_2380}, {3'd0}};

assign sub_ln1319_fu_1889_p2 = (zext_ln1319_16_fu_1885_p1 - zext_ln1319_fu_1875_p1);

assign tj_cast14_mid2315_fu_983_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 5'd0 : empty_reg_2206);

assign tj_mid2292_fu_977_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 6'd0 : tj_fu_284);

assign tmp_1_fu_1715_p5 = kernel_reg_407[1:0];

assign tmp_1_mid1_fu_1777_p5 = add_ln31_fu_1737_p2[1:0];

assign tmp_6_fu_616_p3 = {{empty_fu_612_p1}, {2'd0}};

assign tmp_8_fu_628_p3 = {{empty_fu_612_p1}, {4'd0}};

assign tmp_s_fu_1878_p3 = {{select_ln31_2_reg_2598}, {2'd0}};

assign trunc_ln68_fu_973_p1 = select_ln53_fu_965_p3[3:0];

assign trunc_ln_fu_1640_p4 = {{add_ln68_1_reg_2521[63:1]}};

assign xor_ln73_fu_2045_p2 = (shl_ln73_fu_2039_p2 ^ 320'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575);

assign zext_ln1319_16_fu_1885_p1 = tmp_s_fu_1878_p3;

assign zext_ln1319_fu_1875_p1 = select_ln31_2_reg_2598;

assign zext_ln133_11_mid2363_fu_1019_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd10 : shl_ln133_7_reg_2236);

assign zext_ln133_13_mid2371_fu_1025_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd12 : shl_ln133_8_reg_2241);

assign zext_ln133_15_mid2379_fu_1031_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd14 : shl_ln133_9_reg_2246);

assign zext_ln133_17_mid2387_fu_1037_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd16 : shl_ln133_s_reg_2251);

assign zext_ln133_19_mid2395_fu_1043_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd18 : shl_ln133_1_reg_2256);

assign zext_ln133_1_mid2323_fu_989_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd0 : shl_ln133_2_reg_2211);

assign zext_ln133_21_mid2403_fu_1049_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd20 : shl_ln133_10_reg_2261);

assign zext_ln133_23_mid2411_fu_1055_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd22 : shl_ln133_11_reg_2266);

assign zext_ln133_25_mid2419_fu_1061_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd24 : shl_ln133_12_reg_2271);

assign zext_ln133_27_mid2427_fu_1067_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd26 : shl_ln133_13_reg_2276);

assign zext_ln133_29_mid2435_fu_1073_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd28 : shl_ln133_14_reg_2281);

assign zext_ln133_31_mid2443_fu_1079_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd30 : shl_ln133_15_reg_2286);

assign zext_ln133_33_mid2451_fu_1085_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd32 : shl_ln133_16_reg_2291);

assign zext_ln133_35_mid2459_fu_1091_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd34 : shl_ln133_17_reg_2296);

assign zext_ln133_37_mid2467_fu_1097_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd36 : shl_ln133_18_reg_2301);

assign zext_ln133_3_mid2331_fu_995_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd2 : shl_ln133_3_reg_2216);

assign zext_ln133_5_mid2339_fu_1001_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd4 : shl_ln133_4_reg_2221);

assign zext_ln133_7_mid2347_fu_1007_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd6 : shl_ln133_5_reg_2226);

assign zext_ln133_9_mid2355_fu_1013_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd8 : shl_ln133_6_reg_2231);

assign zext_ln66_mid2475_fu_1103_p3 = ((icmp_ln53_reg_2319[0:0] == 1'b1) ? 11'd38 : shl_ln133_19_reg_2306);

assign zext_ln68_1_fu_1627_p1 = mul_ln68_reg_2501;

assign zext_ln68_fu_1587_p1 = shl_ln_fu_1580_p3;

assign zext_ln73_1_fu_2057_p1 = add_ln859_fu_2022_p2;

assign zext_ln73_fu_2035_p1 = shl_ln3_fu_2027_p3;

always @ (posedge ap_clk) begin
    shl_ln133_2_reg_2211[2:0] <= 3'b000;
    shl_ln133_3_reg_2216[2:0] <= 3'b010;
    shl_ln133_4_reg_2221[2:0] <= 3'b100;
    shl_ln133_5_reg_2226[2:0] <= 3'b110;
    shl_ln133_6_reg_2231[2:0] <= 3'b000;
    shl_ln133_7_reg_2236[2:0] <= 3'b010;
    shl_ln133_8_reg_2241[2:0] <= 3'b100;
    shl_ln133_9_reg_2246[2:0] <= 3'b110;
    shl_ln133_s_reg_2251[2:0] <= 3'b000;
    shl_ln133_1_reg_2256[2:0] <= 3'b010;
    shl_ln133_10_reg_2261[2:0] <= 3'b100;
    shl_ln133_11_reg_2266[2:0] <= 3'b110;
    shl_ln133_12_reg_2271[2:0] <= 3'b000;
    shl_ln133_13_reg_2276[2:0] <= 3'b010;
    shl_ln133_14_reg_2281[2:0] <= 3'b100;
    shl_ln133_15_reg_2286[2:0] <= 3'b110;
    shl_ln133_16_reg_2291[2:0] <= 3'b000;
    shl_ln133_17_reg_2296[2:0] <= 3'b010;
    shl_ln133_18_reg_2301[2:0] <= 3'b100;
    shl_ln133_19_reg_2306[2:0] <= 3'b110;
    select_ln53_2_reg_2391[2:0] <= 3'b000;
    select_ln53_3_reg_2396[2:0] <= 3'b010;
    select_ln53_4_reg_2401[2:0] <= 3'b100;
    select_ln53_5_reg_2406[2:0] <= 3'b110;
    select_ln53_6_reg_2411[2:0] <= 3'b000;
    select_ln53_7_reg_2416[2:0] <= 3'b010;
    select_ln53_8_reg_2421[2:0] <= 3'b100;
    select_ln53_9_reg_2426[2:0] <= 3'b110;
    select_ln53_10_reg_2431[2:0] <= 3'b000;
    select_ln53_11_reg_2436[2:0] <= 3'b010;
    select_ln53_12_reg_2441[2:0] <= 3'b100;
    select_ln53_13_reg_2446[2:0] <= 3'b110;
    select_ln53_14_reg_2451[2:0] <= 3'b000;
    select_ln53_15_reg_2456[2:0] <= 3'b010;
    select_ln53_16_reg_2461[2:0] <= 3'b100;
    select_ln53_17_reg_2466[2:0] <= 3'b110;
    select_ln53_18_reg_2471[2:0] <= 3'b000;
    select_ln53_19_reg_2476[2:0] <= 3'b010;
    select_ln53_20_reg_2481[2:0] <= 3'b100;
    select_ln53_21_reg_2486[2:0] <= 3'b110;
    shl_ln73_1_reg_2611[1:0] <= 2'b00;
    shl_ln2_reg_2639[3:0] <= 4'b0000;
    shl_ln1317_1_reg_2644[4:0] <= 5'b10000;
    shl_ln1317_2_reg_2654[3:0] <= 4'b0000;
    shl_ln1317_3_reg_2659[3:0] <= 4'b0000;
    shl_ln1317_4_reg_2664[3:0] <= 4'b0000;
    shl_ln1317_5_reg_2669[3:0] <= 4'b0000;
    shl_ln1317_6_reg_2674[3:0] <= 4'b0000;
end

endmodule //tiled_conv
