

================================================================
== Vivado HLS Report for 'Multiply'
================================================================
* Date:           Wed Feb 19 00:02:20 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignment2a
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z010clg225-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  322|  322|  322|  322|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   24|   24|         6|          -|          -|     4|    no    |
        | + Loop 1.1      |    4|    4|         1|          -|          -|     4|    no    |
        |- Loop 2         |  296|  296|        74|          -|          -|     4|    no    |
        | + Loop 2.1      |   72|   72|        18|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |   16|   16|         4|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      3|      0|    224|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    122|
|Register         |        -|      -|    145|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    145|    346|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_9_fu_280_p2      |     *    |      3|  0|  20|          32|          32|
    |i_2_fu_138_p2        |     +    |      0|  0|  12|           3|           1|
    |i_3_fu_188_p2        |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_162_p2        |     +    |      0|  0|  12|           3|           1|
    |j_3_fu_212_p2        |     +    |      0|  0|  12|           3|           1|
    |k_1_fu_238_p2        |     +    |      0|  0|  12|           3|           1|
    |tmp_1_fu_248_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_4_fu_270_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_5_fu_172_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_7_fu_222_p2      |     +    |      0|  0|  15|           6|           6|
    |tmp_s_fu_284_p2      |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_206_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_182_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_156_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond4_fu_132_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_232_p2   |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 224|         118|         113|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  47|         10|    1|         10|
    |i_1_reg_99    |   9|          2|    3|          6|
    |i_reg_77      |   9|          2|    3|          6|
    |j_1_reg_110   |   9|          2|    3|          6|
    |j_reg_88      |   9|          2|    3|          6|
    |k_reg_121     |   9|          2|    3|          6|
    |res_address0  |  15|          3|    4|         12|
    |res_d0        |  15|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 122|         26|   52|        148|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |A_load_reg_361      |  32|   0|   32|          0|
    |B_load_reg_366      |  32|   0|   32|          0|
    |ap_CS_fsm           |   9|   0|    9|          0|
    |i_1_reg_99          |   3|   0|    3|          0|
    |i_2_reg_293         |   3|   0|    3|          0|
    |i_3_reg_314         |   3|   0|    3|          0|
    |i_reg_77            |   3|   0|    3|          0|
    |j_1_reg_110         |   3|   0|    3|          0|
    |j_3_reg_328         |   3|   0|    3|          0|
    |j_reg_88            |   3|   0|    3|          0|
    |k_1_reg_346         |   3|   0|    3|          0|
    |k_reg_121           |   3|   0|    3|          0|
    |res_addr_1_reg_338  |   4|   0|    4|          0|
    |tmp_1_cast_reg_298  |   3|   0|    6|          3|
    |tmp_4_cast_reg_319  |   3|   0|    6|          3|
    |tmp_6_cast_reg_333  |   3|   0|    6|          3|
    |tmp_9_reg_371       |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 145|   0|  154|          9|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | Multiply<int> | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | Multiply<int> | return value |
|ap_start      |  in |    1| ap_ctrl_hs | Multiply<int> | return value |
|ap_done       | out |    1| ap_ctrl_hs | Multiply<int> | return value |
|ap_idle       | out |    1| ap_ctrl_hs | Multiply<int> | return value |
|ap_ready      | out |    1| ap_ctrl_hs | Multiply<int> | return value |
|A_address0    | out |    4|  ap_memory |       A       |     array    |
|A_ce0         | out |    1|  ap_memory |       A       |     array    |
|A_q0          |  in |   32|  ap_memory |       A       |     array    |
|B_address0    | out |    4|  ap_memory |       B       |     array    |
|B_ce0         | out |    1|  ap_memory |       B       |     array    |
|B_q0          |  in |   32|  ap_memory |       B       |     array    |
|res_address0  | out |    4|  ap_memory |      res      |     array    |
|res_ce0       | out |    1|  ap_memory |      res      |     array    |
|res_we0       | out |    1|  ap_memory |      res      |     array    |
|res_d0        | out |   32|  ap_memory |      res      |     array    |
|res_q0        |  in |   32|  ap_memory |      res      |     array    |
+--------------+-----+-----+------------+---------------+--------------+

