info x 79 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 stack
term mark 111 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 3 0 0 226 10 12 0 0 clockinstd_logic
var add 1 0 0 34 8 12 0 0 Pushinstd_logic
var add 2 0 0 34 8 17 0 0 Popinstd_logic
var add 4 0 0 34 10 18 0 0 resetinstd_logic
var add 6 5 0 36 12 14 0 0 outputoutstd_logic_vector
var add 8 31 0 34 13 14 0 0 flloutstd_logic
var add 9 31 0 34 13 19 0 0 empoutstd_logic
var add 5 5 0 36 11 11 0 0 inpinstd_logic_vector
var add 10 5 0 36 14 10 0 0 i0outstd_logic_vector
var add 14 5 0 36 14 22 0 0 o0outstd_logic_vector
var add 11 5 0 36 14 13 0 0 i1outstd_logic_vector
var add 15 5 0 36 14 25 0 0 o1outstd_logic_vector
var add 12 5 0 36 14 16 0 0 i2outstd_logic_vector
var add 16 5 0 36 14 28 0 0 o2outstd_logic_vector
var add 13 5 0 36 14 19 0 0 i3outstd_logic_vector
var add 17 5 0 36 14 31 0 0 o3outstd_logic_vector
var add 7 31 0 34 13 10 0 0 eroutstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 102 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0
cell fill 2 8 0 0 0 0 0 0 1
cell fill 2 32 0 0 0 0 0 0 0
cell fill 2 64 0 0 0 0 0 0 1
cell fill 2 80 0 0 0 0 0 0 0
cell fill 2 100 0 0 0 0 0 0 1
cell fill 2 104 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 40 0 0 0 0 0 0 1
cell fill 3 64 0 0 0 0 0 0 0
cell fill 3 76 0 0 0 0 0 0 1
cell fill 3 100 0 0 0 0 0 0 0
cell fill 3 104 0 0 0 0 0 0 1
cell fill 3 108 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 1
cell fill 4 4 0 0 0 0 0 0 0
cell fill 8 0 0 0 0 0 0 0 000000
cell fill 8 4 0 0 0 0 0 0 000001
cell fill 8 8 0 0 0 0 0 0 000010
cell fill 8 12 0 0 0 0 0 0 000011
cell fill 8 16 0 0 0 0 0 0 000100
cell fill 8 20 0 0 0 0 0 0 000101
cell fill 8 24 0 0 0 0 0 0 000110
cell fill 8 28 0 0 0 0 0 0 000111
cell fill 8 32 0 0 0 0 0 0 001000
cell fill 8 36 0 0 0 0 0 0 001001
cell fill 8 40 0 0 0 0 0 0 001010
cell fill 8 44 0 0 0 0 0 0 001011
cell fill 8 48 0 0 0 0 0 0 001100
cell fill 8 52 0 0 0 0 0 0 001101
cell fill 8 56 0 0 0 0 0 0 001110
cell fill 8 60 0 0 0 0 0 0 001111
cell fill 8 64 0 0 0 0 0 0 010000
cell fill 8 68 0 0 0 0 0 0 010001
cell fill 8 72 0 0 0 0 0 0 010010
cell fill 8 76 0 0 0 0 0 0 010011
cell fill 8 80 0 0 0 0 0 0 010100
cell fill 8 84 0 0 0 0 0 0 010101
cell fill 8 88 0 0 0 0 0 0 010110
cell fill 8 92 0 0 0 0 0 0 010111
cell fill 8 96 0 0 0 0 0 0 011000
cell fill 8 100 0 0 0 0 0 0 011001
cell fill 8 104 0 0 0 0 0 0 011010
cell fill 8 108 0 0 0 0 0 0 011011
time info 50 50 10 10 50 50 1 1 nsclock
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 388208068 29714917 0 0 0 0 0 stack.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 10 175 11 0 -71 0 Waveform created by
HDL Bencher 4.1i
Source = stack.vhd
Sun Jun 05 16:46:55 2005
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
