\hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx G\+P\+IO group driver}
\label{group___g_p_i_o_g_p__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+IO grouped interrupt register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_gaf15160a16e7ec36a9046ad41d9b5e85b}{G\+P\+I\+O\+G\+R\+\_\+\+I\+NT}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga99839b878e80485d41a8ed02c16a9aaf}{G\+P\+I\+O\+G\+R\+\_\+\+C\+O\+MB}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_gad93f80c7a388c505b90dd0a8daa2f6b4}{G\+P\+I\+O\+G\+R\+\_\+\+T\+R\+IG}~(1 $<$$<$ 2)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_gacb2b28673be061951f30cac631015be1}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Clear\+Int\+Status} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group)
\begin{DoxyCompactList}\small\item\em Clear interrupt pending status for the selected group. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga1f34e79048a85055093d15d67294a86f}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Get\+Int\+Status} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group)
\begin{DoxyCompactList}\small\item\em Returns current G\+P\+IO group inetrrupt pending status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga11ad479a890f736ae3479e69d8381d16}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Or\+Mode} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group)
\begin{DoxyCompactList}\small\item\em Selected G\+P\+IO group functionality for trigger on any pin in group (OR mode) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_gab829f4b04c6e3359b7ed5ce18f3a57a0}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+And\+Mode} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group)
\begin{DoxyCompactList}\small\item\em Selected G\+P\+IO group functionality for trigger on all matching pins in group (A\+ND mode) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga996008a6e3c8855e718f4be1964bcf95}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Edge\+Mode} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group)
\begin{DoxyCompactList}\small\item\em Selected G\+P\+IO group functionality edge trigger mode. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga89fb32921cee3e7f32d13eb039f211a4}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Level\+Mode} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group)
\begin{DoxyCompactList}\small\item\em Selected G\+P\+IO group functionality level trigger mode. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga230ad2c0745d1be272cbea3ac83a5925}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Low\+Level} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set selected pins for the group and port to low level trigger. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga8d2f30138917327117d2cecb9c1c50fb}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+High\+Level} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Set selected pins for the group and port to high level trigger. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_gac23132a059cba44f07718b6d3fe38a3f}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Disable\+Group\+Pins} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Disabled selected pins for the group interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___g_p_i_o_g_p__18_x_x__43_x_x_ga177072f557d0b74c6a1ab6d7f11674c7}{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Enable\+Group\+Pins} (\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$p\+G\+P\+I\+O\+G\+P\+I\+NT, uint8\+\_\+t group, uint8\+\_\+t port, uint32\+\_\+t pin\+Mask)
\begin{DoxyCompactList}\small\item\em Enable selected pins for the group interrupt. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga99839b878e80485d41a8ed02c16a9aaf}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga99839b878e80485d41a8ed02c16a9aaf}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!G\+P\+I\+O\+G\+R\+\_\+\+C\+O\+MB@{G\+P\+I\+O\+G\+R\+\_\+\+C\+O\+MB}}
\index{G\+P\+I\+O\+G\+R\+\_\+\+C\+O\+MB@{G\+P\+I\+O\+G\+R\+\_\+\+C\+O\+MB}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+G\+R\+\_\+\+C\+O\+MB}{GPIOGR\_COMB}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+G\+R\+\_\+\+C\+O\+MB~(1 $<$$<$ 1)}

G\+P\+IO interrupt O\+R(0)/\+A\+ND(1) mode bit 

Definition at line 59 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_gaf15160a16e7ec36a9046ad41d9b5e85b}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_gaf15160a16e7ec36a9046ad41d9b5e85b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!G\+P\+I\+O\+G\+R\+\_\+\+I\+NT@{G\+P\+I\+O\+G\+R\+\_\+\+I\+NT}}
\index{G\+P\+I\+O\+G\+R\+\_\+\+I\+NT@{G\+P\+I\+O\+G\+R\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+G\+R\+\_\+\+I\+NT}{GPIOGR\_INT}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+G\+R\+\_\+\+I\+NT~(1 $<$$<$ 0)}

L\+P\+C18xx/43xx G\+P\+IO group bit definitions\+G\+P\+IO interrupt pending/clear bit 

Definition at line 58 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_gad93f80c7a388c505b90dd0a8daa2f6b4}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_gad93f80c7a388c505b90dd0a8daa2f6b4}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!G\+P\+I\+O\+G\+R\+\_\+\+T\+R\+IG@{G\+P\+I\+O\+G\+R\+\_\+\+T\+R\+IG}}
\index{G\+P\+I\+O\+G\+R\+\_\+\+T\+R\+IG@{G\+P\+I\+O\+G\+R\+\_\+\+T\+R\+IG}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+G\+R\+\_\+\+T\+R\+IG}{GPIOGR\_TRIG}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+G\+R\+\_\+\+T\+R\+IG~(1 $<$$<$ 2)}

G\+P\+IO interrupt edge(0)/level(1) mode bit 

Definition at line 60 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_gacb2b28673be061951f30cac631015be1}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_gacb2b28673be061951f30cac631015be1}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Clear\+Int\+Status}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Clear\+Int\+Status@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Clear\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Clear\+Int\+Status()}{Chip\_GPIOGP\_ClearIntStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Clear\+Int\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group }\end{DoxyParamCaption})}



Clear interrupt pending status for the selected group. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 68 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_gac23132a059cba44f07718b6d3fe38a3f}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_gac23132a059cba44f07718b6d3fe38a3f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Disable\+Group\+Pins@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Disable\+Group\+Pins}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Disable\+Group\+Pins@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Disable\+Group\+Pins}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Disable\+Group\+Pins()}{Chip\_GPIOGP\_DisableGroupPins()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Disable\+Group\+Pins (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pin\+Mask }\end{DoxyParamCaption})}



Disabled selected pins for the group interrupt. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
{\em port} & \+: G\+P\+IO port number \\
\hline
{\em pin\+Mask} & \+: Or\textquotesingle{}ed value of pins to disable interrupt for (bit 0 = pin 0, 1 = pin1, etc.) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Disabled pins do not contrinute to the group interrupt. 
\end{DoxyNote}


Definition at line 172 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga177072f557d0b74c6a1ab6d7f11674c7}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga177072f557d0b74c6a1ab6d7f11674c7}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Enable\+Group\+Pins@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Enable\+Group\+Pins}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Enable\+Group\+Pins@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Enable\+Group\+Pins}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Enable\+Group\+Pins()}{Chip\_GPIOGP\_EnableGroupPins()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Enable\+Group\+Pins (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pin\+Mask }\end{DoxyParamCaption})}



Enable selected pins for the group interrupt. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
{\em port} & \+: G\+P\+IO port number \\
\hline
{\em pin\+Mask} & \+: Or\textquotesingle{}ed value of pins to enable interrupt for (bit 0 = pin 0, 1 = pin1, etc.) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Enabled pins contribute to the group interrupt. 
\end{DoxyNote}


Definition at line 189 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga1f34e79048a85055093d15d67294a86f}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga1f34e79048a85055093d15d67294a86f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Get\+Int\+Status}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Get\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Get\+Int\+Status()}{Chip\_GPIOGP\_GetIntStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Get\+Int\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group }\end{DoxyParamCaption})}



Returns current G\+P\+IO group inetrrupt pending status. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
true if the group interrupt is pending, otherwise false. 
\end{DoxyReturn}


Definition at line 82 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_gab829f4b04c6e3359b7ed5ce18f3a57a0}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_gab829f4b04c6e3359b7ed5ce18f3a57a0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+And\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+And\+Mode}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+And\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+And\+Mode}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+And\+Mode()}{Chip\_GPIOGP\_SelectAndMode()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+And\+Mode (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group }\end{DoxyParamCaption})}



Selected G\+P\+IO group functionality for trigger on all matching pins in group (A\+ND mode) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 104 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga996008a6e3c8855e718f4be1964bcf95}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga996008a6e3c8855e718f4be1964bcf95}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Edge\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Edge\+Mode}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Edge\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Edge\+Mode}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Edge\+Mode()}{Chip\_GPIOGP\_SelectEdgeMode()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Edge\+Mode (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group }\end{DoxyParamCaption})}



Selected G\+P\+IO group functionality edge trigger mode. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 115 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga8d2f30138917327117d2cecb9c1c50fb}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga8d2f30138917327117d2cecb9c1c50fb}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+High\+Level@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+High\+Level}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+High\+Level@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+High\+Level}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+High\+Level()}{Chip\_GPIOGP\_SelectHighLevel()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+High\+Level (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pin\+Mask }\end{DoxyParamCaption})}



Set selected pins for the group and port to high level trigger. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
{\em port} & \+: G\+P\+IO port number \\
\hline
{\em pin\+Mask} & \+: Or\textquotesingle{}ed value of pins to select for high level (bit 0 = pin 0, 1 = pin1, etc.) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 155 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga89fb32921cee3e7f32d13eb039f211a4}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga89fb32921cee3e7f32d13eb039f211a4}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Level\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Level\+Mode}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Level\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Level\+Mode}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Level\+Mode()}{Chip\_GPIOGP\_SelectLevelMode()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Level\+Mode (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group }\end{DoxyParamCaption})}



Selected G\+P\+IO group functionality level trigger mode. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 126 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga230ad2c0745d1be272cbea3ac83a5925}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga230ad2c0745d1be272cbea3ac83a5925}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Low\+Level@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Low\+Level}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Low\+Level@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Low\+Level}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Low\+Level()}{Chip\_GPIOGP\_SelectLowLevel()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Low\+Level (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group,  }\item[{uint8\+\_\+t}]{port,  }\item[{uint32\+\_\+t}]{pin\+Mask }\end{DoxyParamCaption})}



Set selected pins for the group and port to low level trigger. 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
{\em port} & \+: G\+P\+IO port number \\
\hline
{\em pin\+Mask} & \+: Or\textquotesingle{}ed value of pins to select for low level (bit 0 = pin 0, 1 = pin1, etc.) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 139 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___g_p_i_o_g_p__18_x_x__43_x_x_ga11ad479a890f736ae3479e69d8381d16}\label{group___g_p_i_o_g_p__18_x_x__43_x_x_ga11ad479a890f736ae3479e69d8381d16}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}!Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Or\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Or\+Mode}}
\index{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Or\+Mode@{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Or\+Mode}!C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx G\+P\+I\+O group driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Or\+Mode()}{Chip\_GPIOGP\_SelectOrMode()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+G\+P\+I\+O\+G\+P\+\_\+\+Select\+Or\+Mode (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___g_p_i_o_g_r_o_u_p_i_n_t___t}{L\+P\+C\+\_\+\+G\+P\+I\+O\+G\+R\+O\+U\+P\+I\+N\+T\+\_\+T} $\ast$}]{p\+G\+P\+I\+O\+G\+P\+I\+NT,  }\item[{uint8\+\_\+t}]{group }\end{DoxyParamCaption})}



Selected G\+P\+IO group functionality for trigger on any pin in group (OR mode) 


\begin{DoxyParams}{Parameters}
{\em p\+G\+P\+I\+O\+G\+P\+I\+NT} & \+: Pointer to G\+P\+IO group register block \\
\hline
{\em group} & \+: G\+P\+IO group number \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 93 of file gpiogroup\+\_\+18xx\+\_\+43xx.\+h.

