\documentclass[letter]{res}

\setlength{\textheight}{9.5in}
%\usepackage{fontspec}
\usepackage{geometry}
\usepackage{xcolor}
\usepackage[utf8]{inputenc}
\geometry{
 a4paper,
 total={210mm,297mm},
 left=10mm,
 right=24mm,
 top=6mm,
 bottom=5mm,
 bindingoffset=0mm
 }\usepackage{fontenc}
\usepackage{enumitem}
\setlist{nolistsep}
\usepackage[colorinlistoftodos]{todonotes}

\begin{document}

\name{{\Large Abraham Gonzalez}}
\address{
    \centerline{Email: abe.gonzalez@berkeley.edu}\\
    \centerline{Websites: abejgonzalez.github.io | linkedin.com/in/abraham-j-gonzalez/}
}
\begin{resume}
  %\noindent\makebox[\linewidth]{\rule{\paperwidth}{0.4pt}}
\vspace{-2mm}

\noindent\rule{16.5cm}{0.4pt}

\vspace{-2mm}

\section{Education}
{\sl \textbf{Ph.D.}}\textbf{ | Electrical Engineering and Computer Science}\hfill Aug. 2018 - Now\\
University of California, Berkeley

\vspace{-2mm}

{\sl \textbf{Bachelors of Science}}\textbf{ | Electrical Engineering}\hfill Aug. 2014 - May 2018\\
The University of Texas at Austin\\
GPA - Overall 3.98/4.00 Major 3.98/4.00

\vspace{-4mm}

\section{Experience}

{\sl \textbf{ADEPT Lab Ph.D. Student}} \hfill Aug. 2018 - Now\\
ADEPT Lab | Berkeley, CA \newline

 \vspace{-4mm}

 \begin{itemize}
 \item Research focus: Microarchitecture, Warehouse-scale computing, Architecture tooling.
 \item Main developer of the Chipyard SoC framework and FireSim FPGA-accelerated simulation platform.
 \item Developer of BOOM, a Linux booting open-source RISC-V out-of-order core.
 \end{itemize}

\vspace{-2mm}

{\sl \textbf{Data Analytics Student Researcher}} \hfill Jun. 2021 - Now\\
Google | Berkeley, CA \newline

 \vspace{-4mm}

 \begin{itemize}
 \item Research intern working on data analytics acceleration.
 \end{itemize}

\vspace{-2mm}

{\sl \textbf{BEAGLE: Heterogeneous Multi-Core Multi-Accelerator Chip in Intel 22FFL}} \hfill May 2019 - Sep. 2021\\
ADEPT Lab | Berkeley, CA \newline

 \vspace{-4mm}

 \begin{itemize}
 \item Led tapeout as well as integrated IP into new Chipyard SoC framework.
 \item Coordinated interaction between Berkeley and Intel during physical design process.
 \item Tested chip using newly created bringup collateral for BEAGLE-like designs.
 \end{itemize}

\vspace{-2mm}

{\sl \textbf{CPU Design Intern}} \hfill Jun. 2020 - Aug. 2020\\
Apple | Berkeley, CA \newline

 \vspace{-4mm}

 \begin{itemize}
 \item Performed research and development for CPU infrastructure team.
 \end{itemize}

\vspace{-2mm}

{\sl \textbf{Scalable Performance CPU Development Group Intern}} \hfill May 2018 - Aug. 2018\\
Intel | Austin, TX \newline

 \vspace{-4mm}

 \begin{itemize}
 \item Worked on debugging tools for microcontroller integration team.
 \item Helped setup infrastructure between firmware team and microcontroller integration team to speed up work.
 \end{itemize}

\vspace{-2mm}

{\sl \textbf{Microsystems Technology Lab Intern}} \hfill Jun. 2017 - Aug. 2017\\
Massachusetts Institute of Technology | Cambridge, MA \newline

 \vspace{-4mm}

 \begin{itemize}
 \item Researched variations in electroplating growth in redistribution layers under the supervision of Dr. Boning.
 \item Designed various neural networks and machine learning models for electroplating growth using Tensorflow.
 \item Presented final research poster summarizing work (2nd place at SHPE Conference 2017) and participated in multiple MITSRP workshops.
 \end{itemize}

\vspace{-2mm}

%{\sl \textbf{Printing Electronics Research Assistant}} \hfill Jan. 2017 - Jun. 2017\\
%The University of Texas at Austin | Austin, TX \newline
%
% \vspace{-4mm}
%
% \begin{itemize}
% \item Researched and fabricated printed antennas under the supervision of Dr. Chen.
% \item Printed and tested fixed PAA antennas on Kapton with various nano-particle inks.
% \end{itemize}
%
%\vspace{-2mm}

%{\sl \textbf{QCA Research Assistant}} \hfill May 2015 - Aug. 2016\\
%The University of Texas at Austin | Austin, TX \newline
%
% \vspace{-4mm}
%
% \begin{itemize}
% \item Researched and designed Quantum Cellular Automata (QCA) circuitry with Dr. Swartzlander.
% \item Optimized QCA implementations of the Carry-Lookahead and Conditional Sum adder through QCA Designer.
% \item Reported back to Dr. Swartzlander on results and improvements to QCA circuit designs and layouts.
% \end{itemize}
%
%\vspace{-2mm}

{\sl \textbf{Office Shared Graphics Explore Intern}} \hfill May 2016 - Aug. 2016\\
Microsoft | Redmond, WA \newline
 \vspace{-4mm}
  \begin{itemize}
  \item Created and added new features within the Office Ink suite using C++.
  \item Created physical network of Arduino microcontrollers for OneWeek Hack-a-thon that once connected to each other sent a unique code to main server (HTTP requests).
  \end{itemize}

\vspace{-2mm}

{\sl \textbf{UIM Driver Intern}} \hfill May 2015 - Aug. 2015\\
Qualcomm | San Diego, CA \newline

 \vspace{-4mm}

 \begin{itemize}
 \item Designed software framework for smartcard interaction in C++/CLI and C++.
 \item Integrated framework into .NET application managing smartcards via CCID by utilizing APDU transmission and logging; file system viewing; file data parsing and manipulation; and smartcard reader management.
 \end{itemize}

\vspace{-4mm}

\section{Skills}
\textbf{Hardware Experience:} RISC-V, Chisel/Verilog/VHDL, ARM Assembly\\
\textbf{Software Experience:} C/C++/C\#/CLI, Python/Bash, Make, Git, TensorFlow/PyTorch\\
\textbf{Other Experience:} AWS EC2, Xilinx FPGAs, Cadence Physical Design tooling\\
%Tiva Launchpad, Arduino, SparkFun, and Particle Core microcontrollers\\
%Experience with soldering, oscilloscopes, logic analyzers, multimeters\\

\vspace{-8mm}

\section{Professional Leadership and Membership}
Member of LAGSES (Fall 2018-Now)\\
Vice President (Spr. 2018), Corres. Secretary (Fall 2017), and member (Spr. 2016-Now) of HKN Honor Society\\
%Member of HKN Honor Society (Spr. 2016-Now)\\
%Equal Opportunity in Engineering (EOE) Pi tutor (Fall 2015, Fall 2017)\\
Academic Director (Fall 2016-Fall 2017), and member (Fall 2014-Now) of Society of Hispanic Professional Engineers\\
%3DS Austin Organizer Committee member (Fall 2014-Fall 2015) and participant (Fall 2014)\\

\vspace{-8mm}

\section{Accomplishments}

\textbf{UC Berkeley:} Analog Devices Outstanding Designer (Spr. 2020), Berkeley Fellowship (Fall 2018), EECS \\
Excellence Award (Fall 2018), GEM Fellowship (Spr. 2018) \\
\textbf{UT Austin:} Highest Honors (Spr. 2017), Distinguished College Scholar (Spr. 2017/2018), College Scholar \\
(Spr. 2016), R. Rocca (Fall 2017), V. L. Hand Endowed (Fall 2016), and TI Diversity Scholarship (Fall 2015)

\end{resume}
\end{document}



