Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Aug 16 19:31:01 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SpwStream_timing_summary_routed.rpt -pb SpwStream_timing_summary_routed.pb -rpx SpwStream_timing_summary_routed.rpx -warn_on_violation
| Design       : SpwStream
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1685)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4636)
5. checking no_input_delay (35)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1685)
---------------------------
 There are 1439 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: SPW_DI (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: SPW_SI (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: TXCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4636)
---------------------------------------------------
 There are 4636 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4703          inf        0.000                      0                 4703           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4703 Endpoints
Min Delay          4703 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXFLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.872ns  (logic 4.418ns (31.845%)  route 9.454ns (68.155%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.170     3.125    RXMEM/RXREAD_IBUF
    SLICE_X109Y33        LUT5 (Prop_lut5_I4_O)        0.124     3.249 r  RXMEM/res_seq[rxfifo_raddr][2]_i_1/O
                         net (fo=73, routed)          4.185     7.434    RXMEM/RADDR[2]
    SLICE_X98Y33         MUXF7 (Prop_muxf7_S_O)       0.314     7.748 r  RXMEM/RXFLAG_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     7.748    RXMEM/RXFLAG_OBUF_inst_i_8_n_0
    SLICE_X98Y33         MUXF8 (Prop_muxf8_I0_O)      0.098     7.846 r  RXMEM/RXFLAG_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.953     8.799    RXMEM/RXFLAG_OBUF_inst_i_3_n_0
    SLICE_X103Y33        LUT6 (Prop_lut6_I1_O)        0.319     9.118 r  RXMEM/RXFLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.146    11.264    RXFLAG_OBUF
    U20                  OBUF (Prop_obuf_I_O)         2.608    13.872 r  RXFLAG_OBUF_inst/O
                         net (fo=0)                   0.000    13.872    RXFLAG
    U20                                                               r  RXFLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.773ns  (logic 4.405ns (31.983%)  route 9.368ns (68.017%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.170     3.125    RXMEM/RXREAD_IBUF
    SLICE_X109Y33        LUT5 (Prop_lut5_I4_O)        0.124     3.249 r  RXMEM/res_seq[rxfifo_raddr][2]_i_1/O
                         net (fo=73, routed)          4.103     7.352    RXMEM/RADDR[2]
    SLICE_X97Y32         MUXF7 (Prop_muxf7_S_O)       0.276     7.628 r  RXMEM/RXDATA_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.628    RXMEM/RXDATA_OBUF[1]_inst_i_9_n_0
    SLICE_X97Y32         MUXF8 (Prop_muxf8_I1_O)      0.094     7.722 r  RXMEM/RXDATA_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.973     8.695    RXMEM/RXDATA_OBUF[1]_inst_i_3_n_0
    SLICE_X103Y32        LUT6 (Prop_lut6_I1_O)        0.316     9.011 r  RXMEM/RXDATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.121    11.133    RXDATA_OBUF[1]
    AB20                 OBUF (Prop_obuf_I_O)         2.640    13.773 r  RXDATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.773    RXDATA[1]
    AB20                                                              r  RXDATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.707ns  (logic 4.434ns (32.345%)  route 9.273ns (67.655%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.170     3.125    RXMEM/RXREAD_IBUF
    SLICE_X109Y33        LUT5 (Prop_lut5_I4_O)        0.124     3.249 r  RXMEM/res_seq[rxfifo_raddr][2]_i_1/O
                         net (fo=73, routed)          3.920     7.169    RXMEM/RADDR[2]
    SLICE_X96Y40         MUXF7 (Prop_muxf7_S_O)       0.314     7.483 r  RXMEM/RXDATA_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.483    RXMEM/RXDATA_OBUF[4]_inst_i_6_n_0
    SLICE_X96Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     7.581 r  RXMEM/RXDATA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.497     9.079    RXMEM/RXDATA_OBUF[4]_inst_i_2_n_0
    SLICE_X109Y31        LUT6 (Prop_lut6_I0_O)        0.319     9.398 r  RXMEM/RXDATA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.685    11.083    RXDATA_OBUF[4]
    Y20                  OBUF (Prop_obuf_I_O)         2.624    13.707 r  RXDATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.707    RXDATA[4]
    Y20                                                               r  RXDATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.692ns  (logic 4.390ns (32.061%)  route 9.302ns (67.939%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.170     3.125    RXMEM/RXREAD_IBUF
    SLICE_X109Y33        LUT5 (Prop_lut5_I4_O)        0.124     3.249 r  RXMEM/res_seq[rxfifo_raddr][2]_i_1/O
                         net (fo=73, routed)          4.121     7.370    RXMEM/RADDR[2]
    SLICE_X97Y40         MUXF7 (Prop_muxf7_S_O)       0.276     7.646 r  RXMEM/RXDATA_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.646    RXMEM/RXDATA_OBUF[3]_inst_i_7_n_0
    SLICE_X97Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     7.740 r  RXMEM/RXDATA_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.334     9.074    RXMEM/RXDATA_OBUF[3]_inst_i_2_n_0
    SLICE_X106Y31        LUT6 (Prop_lut6_I0_O)        0.316     9.390 r  RXMEM/RXDATA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.677    11.067    RXDATA_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         2.625    13.692 r  RXDATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.692    RXDATA[3]
    Y21                                                               r  RXDATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.563ns  (logic 4.464ns (32.911%)  route 9.099ns (67.089%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.647     3.601    RXMEM/RXREAD_IBUF
    SLICE_X109Y31        LUT3 (Prop_lut3_I2_O)        0.124     3.725 r  RXMEM/res_seq[rxfifo_raddr][0]_i_1/O
                         net (fo=145, routed)         3.224     6.949    RXMEM/RADDR[0]
    SLICE_X96Y37         LUT6 (Prop_lut6_I4_O)        0.124     7.073 r  RXMEM/RXDATA_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     7.073    RXMEM/RXDATA_OBUF[6]_inst_i_17_n_0
    SLICE_X96Y37         MUXF7 (Prop_muxf7_I1_O)      0.214     7.287 r  RXMEM/RXDATA_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.287    RXMEM/RXDATA_OBUF[6]_inst_i_7_n_0
    SLICE_X96Y37         MUXF8 (Prop_muxf8_I1_O)      0.088     7.375 r  RXMEM/RXDATA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.309     8.684    RXMEM/RXDATA_OBUF[6]_inst_i_2_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I0_O)        0.319     9.003 r  RXMEM/RXDATA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.920    10.923    RXDATA_OBUF[6]
    AA21                 OBUF (Prop_obuf_I_O)         2.640    13.563 r  RXDATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.563    RXDATA[6]
    AA21                                                              r  RXDATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.487ns  (logic 4.429ns (32.836%)  route 9.058ns (67.164%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.170     3.125    RXMEM/RXREAD_IBUF
    SLICE_X109Y33        LUT5 (Prop_lut5_I4_O)        0.124     3.249 r  RXMEM/res_seq[rxfifo_raddr][2]_i_1/O
                         net (fo=73, routed)          3.571     6.820    RXMEM/RADDR[2]
    SLICE_X99Y39         MUXF7 (Prop_muxf7_S_O)       0.296     7.116 r  RXMEM/RXDATA_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.116    RXMEM/RXDATA_OBUF[0]_inst_i_6_n_0
    SLICE_X99Y39         MUXF8 (Prop_muxf8_I0_O)      0.104     7.220 r  RXMEM/RXDATA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.216     8.437    RXMEM/RXDATA_OBUF[0]_inst_i_2_n_0
    SLICE_X105Y31        LUT6 (Prop_lut6_I0_O)        0.316     8.753 r  RXMEM/RXDATA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.101    10.853    RXDATA_OBUF[0]
    AA19                 OBUF (Prop_obuf_I_O)         2.634    13.487 r  RXDATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.487    RXDATA[0]
    AA19                                                              r  RXDATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.372ns  (logic 4.516ns (33.775%)  route 8.855ns (66.225%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.426     3.380    RXMEM/RXREAD_IBUF
    SLICE_X109Y31        LUT4 (Prop_lut4_I3_O)        0.124     3.504 r  RXMEM/res_seq[rxfifo_raddr][1]_i_1/O
                         net (fo=145, routed)         3.177     6.682    RXMEM/RADDR[1]
    SLICE_X100Y39        LUT6 (Prop_lut6_I2_O)        0.124     6.806 r  RXMEM/RXDATA_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.806    RXMEM/RXDATA_OBUF[7]_inst_i_15_n_0
    SLICE_X100Y39        MUXF7 (Prop_muxf7_I1_O)      0.247     7.053 r  RXMEM/RXDATA_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.053    RXMEM/RXDATA_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y39        MUXF8 (Prop_muxf8_I0_O)      0.098     7.151 r  RXMEM/RXDATA_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.427     8.578    RXMEM/RXDATA_OBUF[7]_inst_i_2_n_0
    SLICE_X108Y33        LUT6 (Prop_lut6_I0_O)        0.319     8.897 r  RXMEM/RXDATA_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.826    10.722    RXDATA_OBUF[7]
    AB22                 OBUF (Prop_obuf_I_O)         2.650    13.372 r  RXDATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.372    RXDATA[7]
    AB22                                                              r  RXDATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.251ns  (logic 4.310ns (32.528%)  route 8.941ns (67.472%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.286     3.241    RXMEM/RXREAD_IBUF
    SLICE_X109Y33        LUT6 (Prop_lut6_I5_O)        0.124     3.365 r  RXMEM/res_seq[rxfifo_raddr][3]_i_1/O
                         net (fo=37, routed)          3.434     6.800    RXMEM/RADDR[3]
    SLICE_X96Y28         MUXF8 (Prop_muxf8_S_O)       0.283     7.083 r  RXMEM/RXDATA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.140     8.223    RXMEM/RXDATA_OBUF[2]_inst_i_3_n_0
    SLICE_X103Y31        LUT6 (Prop_lut6_I1_O)        0.319     8.542 r  RXMEM/RXDATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.080    10.621    RXDATA_OBUF[2]
    AB19                 OBUF (Prop_obuf_I_O)         2.630    13.251 r  RXDATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.251    RXDATA[2]
    AB19                                                              r  RXDATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXREAD
                            (input port)
  Destination:            RXDATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.125ns  (logic 4.429ns (33.744%)  route 8.696ns (66.256%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  RXREAD (IN)
                         net (fo=0)                   0.000     0.000    RXREAD
    T19                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  RXREAD_IBUF_inst/O
                         net (fo=15, routed)          2.170     3.125    RXMEM/RXREAD_IBUF
    SLICE_X109Y33        LUT5 (Prop_lut5_I4_O)        0.124     3.249 r  RXMEM/res_seq[rxfifo_raddr][2]_i_1/O
                         net (fo=73, routed)          3.805     7.055    RXMEM/RADDR[2]
    SLICE_X100Y32        MUXF7 (Prop_muxf7_S_O)       0.292     7.347 r  RXMEM/RXDATA_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     7.347    RXMEM/RXDATA_OBUF[5]_inst_i_9_n_0
    SLICE_X100Y32        MUXF8 (Prop_muxf8_I1_O)      0.088     7.435 r  RXMEM/RXDATA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.805     8.240    RXMEM/RXDATA_OBUF[5]_inst_i_3_n_0
    SLICE_X105Y33        LUT6 (Prop_lut6_I1_O)        0.319     8.559 r  RXMEM/RXDATA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.915    10.474    RXDATA_OBUF[5]
    AB21                 OBUF (Prop_obuf_I_O)         2.651    13.125 r  RXDATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.125    RXDATA[5]
    AB21                                                              r  RXDATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECV_INST/res_seq_reg[bitshift][8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            RECV_INST/res_seq_reg[datareg][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 2.172ns (19.062%)  route 9.223ns (80.938%))
  Logic Levels:           9  (FDPE=1 LUT2=2 LUT5=5 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDPE                         0.000     0.000 r  RECV_INST/res_seq_reg[bitshift][8]/C
    SLICE_X107Y44        FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  RECV_INST/res_seq_reg[bitshift][8]/Q
                         net (fo=32, routed)          2.130     2.586    RECV_INST/res_seq_reg[bitshift][8]_0[0]
    SLICE_X106Y42        LUT5 (Prop_lut5_I0_O)        0.124     2.710 r  RECV_INST/res_seq[null_seen]_i_11/O
                         net (fo=1, routed)           0.433     3.143    RECV_INST/res_seq[null_seen]_i_11_n_0
    SLICE_X106Y42        LUT5 (Prop_lut5_I4_O)        0.124     3.267 f  RECV_INST/res_seq[null_seen]_i_5/O
                         net (fo=4, routed)           1.062     4.329    RECV_INST/res_seq[null_seen]_i_5_n_0
    SLICE_X105Y43        LUT5 (Prop_lut5_I0_O)        0.152     4.481 r  RECV_INST/res_seq[bitcnt][8]_i_2/O
                         net (fo=4, routed)           0.668     5.149    RECV_INST/res_seq[bitcnt][8]_i_2_n_0
    SLICE_X105Y43        LUT6 (Prop_lut6_I5_O)        0.326     5.475 r  RECV_INST/res_seq[bitcnt][2]_i_3/O
                         net (fo=7, routed)           1.226     6.701    RECV_INST/res_seq[bitcnt][2]_i_3_n_0
    SLICE_X107Y45        LUT5 (Prop_lut5_I4_O)        0.124     6.825 r  RECV_INST/res_seq[parity]_i_2/O
                         net (fo=4, routed)           0.990     7.815    RECV_INST/res_seq[parity]_i_2_n_0
    SLICE_X108Y45        LUT2 (Prop_lut2_I1_O)        0.150     7.965 f  RECV_INST/res_seq[escaped]_i_3/O
                         net (fo=5, routed)           0.842     8.807    RECV_INST/res_seq[escaped]_i_3_n_0
    SLICE_X108Y44        LUT2 (Prop_lut2_I1_O)        0.361     9.168 r  RECV_INST/res_seq[timereg][7]_i_5/O
                         net (fo=17, routed)          1.238    10.406    RECV_INST/res_seq[timereg][7]_i_5_n_0
    SLICE_X110Y40        LUT5 (Prop_lut5_I3_O)        0.355    10.761 r  RECV_INST/res_seq[datareg][3]_i_1/O
                         net (fo=1, routed)           0.634    11.395    RECV_INST/vres[datareg]__0[3]
    SLICE_X111Y40        FDCE                                         r  RECV_INST/res_seq_reg[datareg][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     0.220    RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff1_reg_n_0
    SLICE_X112Y49        FDCE                                         r  RECVFRONT_INST/SYNCSYSBITCNT0/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     0.220    RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff1_reg_n_0
    SLICE_X112Y49        FDCE                                         r  RECVFRONT_INST/SYNCSYSBITCNT1/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     0.220    RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff1_reg_n_0
    SLICE_X112Y49        FDCE                                         r  RECVFRONT_INST/SYNCSYSBITCNT2/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE                         0.000     0.000 r  RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/C
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.056     0.220    RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff1_reg_n_0
    SLICE_X112Y49        FDCE                                         r  RECVFRONT_INST/SYNCSYSBITCNT3/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            XMIT_FAST_INST/restx_seq_reg[txclken]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y11        FDCE                         0.000     0.000 r  XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/C
    SLICE_X113Y11        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  XMIT_FAST_INST/restx_seq_reg[txclkdone][1]/Q
                         net (fo=1, routed)           0.056     0.197    XMIT_FAST_INST/restx_seq_reg[txclkdone_n_0_][1]
    SLICE_X112Y11        LUT3 (Prop_lut3_I0_O)        0.045     0.242 r  XMIT_FAST_INST/restx_seq[txclken]_i_1/O
                         net (fo=1, routed)           0.000     0.242    XMIT_FAST_INST/restx_com[txclken]
    SLICE_X112Y11        FDCE                                         r  XMIT_FAST_INST/restx_seq_reg[txclken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.863%)  route 0.119ns (48.137%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y47        FDCE                         0.000     0.000 r  RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/C
    SLICE_X109Y47        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  RECVFRONT_INST/resrx_seq_reg[headptr_gray][0]/Q
                         net (fo=1, routed)           0.119     0.247    RECVFRONT_INST/SYNCSYSHEADPTR0/Q[0]
    SLICE_X111Y48        FDCE                                         r  RECVFRONT_INST/SYNCSYSHEADPTR0/syncdff_ff1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y26        FDCE                         0.000     0.000 r  XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/C
    SLICE_X109Y26        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.119     0.247    XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff1_reg_n_0
    SLICE_X109Y26        FDCE                                         r  XMIT_FAST_INST/SYNCSYSTXFLIP1/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y25        FDCE                         0.000     0.000 r  XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/C
    SLICE_X113Y25        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1_reg/Q
                         net (fo=1, routed)           0.119     0.247    XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff1
    SLICE_X113Y25        FDCE                                         r  XMIT_FAST_INST/SYNCTXSYSFLIP0/syncdff_ff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XMIT_FAST_INST/res_seq_reg[txdivreg][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            XMIT_FAST_INST/restx_seq_reg[txclkdiv][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.148ns (57.549%)  route 0.109ns (42.451%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y12        FDCE                         0.000     0.000 r  XMIT_FAST_INST/res_seq_reg[txdivreg][4]/C
    SLICE_X112Y12        FDCE (Prop_fdce_C_Q)         0.148     0.148 r  XMIT_FAST_INST/res_seq_reg[txdivreg][4]/Q
                         net (fo=1, routed)           0.109     0.257    XMIT_FAST_INST/res_seq_reg[txdivreg][4]
    SLICE_X113Y12        FDCE                                         r  XMIT_FAST_INST/restx_seq_reg[txclkdiv][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.800%)  route 0.116ns (45.200%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y49        FDCE                         0.000     0.000 r  RECVFRONT_INST/resrx_seq_reg[bufdata][1]/C
    SLICE_X109Y49        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RECVFRONT_INST/resrx_seq_reg[bufdata][1]/Q
                         net (fo=8, routed)           0.116     0.257    RECVFRONT_INST/FIFOMEM/Q[1]
    SLICE_X107Y49        FDCE                                         r  RECVFRONT_INST/FIFOMEM/s_mem_reg[5][1]/D
  -------------------------------------------------------------------    -------------------





