Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 17:48:51 2022
| Host         : DESKTOP-S6T5VL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.127        0.000                      0                  181        0.161        0.000                      0                  181        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.127        0.000                      0                  181        0.161        0.000                      0                  181        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.467ns (33.461%)  route 2.917ns (66.539%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.938     9.571    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.891    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[12]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.429    14.698    sin_gen/s_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.467ns (33.461%)  route 2.917ns (66.539%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.938     9.571    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.891    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[13]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.429    14.698    sin_gen/s_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.467ns (33.461%)  route 2.917ns (66.539%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.938     9.571    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.891    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[14]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.429    14.698    sin_gen/s_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.467ns (33.461%)  route 2.917ns (66.539%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.938     9.571    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.519    14.891    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  sin_gen/s_cnt_reg[15]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X4Y41          FDRE (Setup_fdre_C_R)       -0.429    14.698    sin_gen/s_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.467ns (34.580%)  route 2.775ns (65.420%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.796     9.429    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.890    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[10]/C
                         clock pessimism              0.297    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.429    14.722    sin_gen/s_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.467ns (34.580%)  route 2.775ns (65.420%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.796     9.429    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.890    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[11]/C
                         clock pessimism              0.297    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.429    14.722    sin_gen/s_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.467ns (34.580%)  route 2.775ns (65.420%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.796     9.429    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.890    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[8]/C
                         clock pessimism              0.297    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.429    14.722    sin_gen/s_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.467ns (34.580%)  route 2.775ns (65.420%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.962     8.304    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.329     8.633 r  sin_gen/s_cnt[0]_i_1/O
                         net (fo=16, routed)          0.796     9.429    sin_gen/s_cnt[0]_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.890    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
                         clock pessimism              0.297    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X4Y40          FDRE (Setup_fdre_C_R)       -0.429    14.722    sin_gen/s_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 sin_gen/s_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_data_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.467ns (35.252%)  route 2.694ns (64.748%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.635     5.187    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  sin_gen/s_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  sin_gen/s_cnt_reg[9]/Q
                         net (fo=2, routed)           1.017     6.660    sin_gen/s_cnt_reg[9]
    SLICE_X5Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.784 r  sin_gen/s_cnt0_carry_i_1/O
                         net (fo=1, routed)           0.000     6.784    sin_gen/s_cnt0_carry_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.185 r  sin_gen/s_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.185    sin_gen/s_cnt0_carry_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.342 r  sin_gen/s_cnt0_carry__0/CO[1]
                         net (fo=3, routed)           0.790     8.132    sin_gen/s_cnt0_carry__0_n_2
    SLICE_X4Y36          LUT3 (Prop_lut3_I1_O)        0.329     8.461 r  sin_gen/s_data_cnt[5]_i_1/O
                         net (fo=6, routed)           0.887     9.348    sin_gen/s_data_cnt[5]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  sin_gen/s_data_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.515    14.887    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  sin_gen/s_data_cnt_reg[5]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.694    sin_gen/s_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.026%)  route 3.307ns (79.974%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.639     5.191    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  driver_seg_4/clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=2, routed)           1.140     6.787    driver_seg_4/clk_en0/s_cnt_local_reg[23]
    SLICE_X1Y41          LUT4 (Prop_lut4_I1_O)        0.124     6.911 r  driver_seg_4/clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.806     7.717    driver_seg_4/clk_en0/ce_o_i_6_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  driver_seg_4/clk_en0/ce_o_i_3/O
                         net (fo=2, routed)           0.630     8.471    driver_seg_4/clk_en0/ce_o_i_3_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.124     8.595 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.731     9.326    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.890    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X0Y37          FDRE (Setup_fdre_C_R)       -0.429    14.698    driver_seg_4/clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sw_handler/desired_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_threshold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.595     1.508    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  sw_handler/desired_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sw_handler/desired_freq_reg[1]/Q
                         net (fo=1, routed)           0.102     1.751    sin_gen/s_threshold_reg[13]_0[1]
    SLICE_X3Y38          FDRE                                         r  sin_gen/s_threshold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.024    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  sin_gen/s_threshold_reg[1]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.066     1.590    sin_gen/s_threshold_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sw_handler/desired_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_threshold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.507    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sw_handler/desired_freq_reg[4]/Q
                         net (fo=1, routed)           0.112     1.760    sin_gen/s_threshold_reg[13]_0[4]
    SLICE_X3Y38          FDRE                                         r  sin_gen/s_threshold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.024    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  sin_gen/s_threshold_reg[4]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.070     1.594    sin_gen/s_threshold_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 sin_gen/output_sin_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_duty_old_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.504    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  sin_gen/output_sin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sin_gen/output_sin_reg[7]/Q
                         net (fo=2, routed)           0.112     1.758    pwm_gen/Q[7]
    SLICE_X6Y37          FDRE                                         r  pwm_gen/s_duty_old_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     2.020    pwm_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  pwm_gen/s_duty_old_reg[7]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.064     1.584    pwm_gen/s_duty_old_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sin_gen/output_sin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_gen/s_duty_old_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.908%)  route 0.119ns (42.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.504    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sin_gen/output_sin_reg[2]/Q
                         net (fo=2, routed)           0.119     1.788    pwm_gen/Q[2]
    SLICE_X6Y37          FDRE                                         r  pwm_gen/s_duty_old_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     2.020    pwm_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  pwm_gen/s_duty_old_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.076     1.596    pwm_gen/s_duty_old_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 sin_gen/s_data_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/output_sin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.601%)  route 0.143ns (43.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.504    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  sin_gen/s_data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sin_gen/s_data_cnt_reg[0]/Q
                         net (fo=15, routed)          0.143     1.788    sin_gen/s_data_cnt_reg_n_0_[0]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  sin_gen/g0_b4/O
                         net (fo=1, routed)           0.000     1.833    sin_gen/g0_b4_n_0
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.861     2.019    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[4]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121     1.640    sin_gen/output_sin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sw_handler/desired_freq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_threshold_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.457%)  route 0.169ns (54.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.507    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sw_handler/desired_freq_reg[8]/Q
                         net (fo=1, routed)           0.169     1.818    sin_gen/s_threshold_reg[13]_0[8]
    SLICE_X5Y37          FDRE                                         r  sin_gen/s_threshold_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     2.020    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  sin_gen/s_threshold_reg[8]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.072     1.613    sin_gen/s_threshold_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sw_handler/desired_freq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_threshold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.507    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  sw_handler/desired_freq_reg[6]/Q
                         net (fo=1, routed)           0.115     1.751    sin_gen/s_threshold_reg[13]_0[6]
    SLICE_X3Y38          FDRE                                         r  sin_gen/s_threshold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.024    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  sin_gen/s_threshold_reg[6]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.022     1.546    sin_gen/s_threshold_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.269%)  route 0.133ns (41.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.595     1.508    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_4/clk_en0/s_cnt_local_reg[14]/Q
                         net (fo=3, routed)           0.133     1.783    driver_seg_4/clk_en0/s_cnt_local_reg[14]
    SLICE_X1Y41          LUT5 (Prop_lut5_I2_O)        0.045     1.828 r  driver_seg_4/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.828    driver_seg_4/clk_en0/ce_o_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.867     2.025    driver_seg_4/clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092     1.617    driver_seg_4/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sw_handler/desired_freq_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_threshold_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.505    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  sw_handler/desired_freq_reg[9]/Q
                         net (fo=1, routed)           0.117     1.750    sin_gen/s_threshold_reg[13]_0[9]
    SLICE_X5Y37          FDRE                                         r  sin_gen/s_threshold_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     2.020    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  sin_gen/s_threshold_reg[9]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.021     1.539    sin_gen/s_threshold_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 sw_handler/desired_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sin_gen/s_threshold_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.426%)  route 0.156ns (52.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.507    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sw_handler/desired_freq_reg[2]/Q
                         net (fo=1, routed)           0.156     1.805    sin_gen/s_threshold_reg[13]_0[2]
    SLICE_X5Y37          FDRE                                         r  sin_gen/s_threshold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     2.020    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  sin_gen/s_threshold_reg[2]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.046     1.587    sin_gen/s_threshold_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41     driver_seg_4/dig_o_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     driver_seg_4/dig_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42     driver_seg_4/dp_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     driver_seg_4/s_hex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     driver_seg_4/s_hex_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     driver_seg_4/s_hex_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     driver_seg_4/seg_o_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     driver_seg_4/seg_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40     driver_seg_4/seg_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     driver_seg_4/dp_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     driver_seg_4/dp_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     driver_seg_4/dp_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     driver_seg_4/dp_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     driver_seg_4/s_hex_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_gen/pwm_signal_out_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.020ns (54.979%)  route 3.292ns (45.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.188    pwm_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  pwm_gen/pwm_signal_out_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  pwm_gen/pwm_signal_out_reg_lopt_replica/Q
                         net (fo=1, routed)           3.292     8.936    lopt
    A11                  OBUF (Prop_obuf_I_O)         3.564    12.500 r  AUD_PWM_OBUF_inst/O
                         net (fo=0)                   0.000    12.500    AUD_PWM
    A11                                                               r  AUD_PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.131ns (58.031%)  route 2.988ns (41.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.638     5.190    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  driver_seg_4/seg_o_reg[6]/Q
                         net (fo=1, routed)           2.988     8.597    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.712    12.309 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.309    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.127ns (58.063%)  route 2.980ns (41.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.638     5.190    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  driver_seg_4/seg_o_reg[5]/Q
                         net (fo=1, routed)           2.980     8.589    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.708    12.297 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.297    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.992ns (60.399%)  route 2.617ns (39.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.638     5.190    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/seg_o_reg[3]/Q
                         net (fo=1, routed)           2.617     8.263    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    11.799 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.799    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.992ns (60.607%)  route 2.595ns (39.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.638     5.190    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/seg_o_reg[1]/Q
                         net (fo=1, routed)           2.595     8.241    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    11.777 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.777    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_gen/pwm_signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 4.023ns (63.601%)  route 2.303ns (36.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.636     5.188    pwm_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  pwm_gen/pwm_signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  pwm_gen/pwm_signal_out_reg/Q
                         net (fo=1, routed)           2.303     7.946    JA_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.567    11.513 r  JA_OBUF_inst/O
                         net (fo=0)                   0.000    11.513    JA
    C17                                                               r  JA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 4.112ns (65.507%)  route 2.165ns (34.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.638     5.190    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  driver_seg_4/seg_o_reg[2]/Q
                         net (fo=1, routed)           2.165     7.774    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.693    11.467 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.467    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dp_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.260ns  (logic 4.002ns (63.933%)  route 2.258ns (36.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.639     5.191    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/dp_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  driver_seg_4/dp_o_reg/Q
                         net (fo=1, routed)           2.258     7.904    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.546    11.450 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    11.450    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.065ns (66.250%)  route 2.071ns (33.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.639     5.191    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  driver_seg_4/dig_o_reg[0]/Q
                         net (fo=1, routed)           2.071     7.779    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    11.326 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.326    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.082ns  (logic 4.011ns (65.955%)  route 2.071ns (34.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.638     5.190    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.456     5.646 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           2.071     7.716    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555    11.272 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.272    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.380ns (80.096%)  route 0.343ns (19.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/seg_o_reg[0]/Q
                         net (fo=1, routed)           0.343     1.993    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.233 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.348ns (73.535%)  route 0.485ns (26.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/seg_o_reg[4]/Q
                         net (fo=1, routed)           0.485     2.135    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.342 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.342    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.397ns (73.891%)  route 0.494ns (26.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y40          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.494     2.144    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.400 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.400    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.411ns (74.088%)  route 0.494ns (25.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  driver_seg_4/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.494     2.167    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.414 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.414    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dp_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.388ns (70.897%)  route 0.570ns (29.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/dp_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/dp_o_reg/Q
                         net (fo=1, routed)           0.570     2.220    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.247     3.467 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.467    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.401ns (71.112%)  route 0.569ns (28.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  driver_seg_4/seg_o_reg[2]/Q
                         net (fo=1, routed)           0.569     2.206    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.273     3.479 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_gen/pwm_signal_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.409ns (69.834%)  route 0.609ns (30.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.507    pwm_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  pwm_gen/pwm_signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  pwm_gen/pwm_signal_out_reg/Q
                         net (fo=1, routed)           0.609     2.257    JA_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.268     3.525 r  JA_OBUF_inst/O
                         net (fo=0)                   0.000     3.525    JA
    C17                                                               r  JA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.377ns (65.233%)  route 0.734ns (34.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/seg_o_reg[3]/Q
                         net (fo=1, routed)           0.734     2.384    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.621 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.621    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.378ns (64.276%)  route 0.766ns (35.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/seg_o_reg[1]/Q
                         net (fo=1, routed)           0.766     2.416    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.654 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.654    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/seg_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.421ns (61.202%)  route 0.901ns (38.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.596     1.509    driver_seg_4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/seg_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  driver_seg_4/seg_o_reg[6]/Q
                         net (fo=1, routed)           0.901     2.538    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.293     3.832 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.832    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.730ns (30.575%)  route 3.927ns (69.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.924     5.657    sw_handler/freq0
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518     4.890    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[0]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.730ns (30.575%)  route 3.927ns (69.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.924     5.657    sw_handler/freq0
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518     4.890    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[2]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.730ns (30.575%)  route 3.927ns (69.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.924     5.657    sw_handler/freq0
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518     4.890    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[4]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.730ns (30.575%)  route 3.927ns (69.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.924     5.657    sw_handler/freq0
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518     4.890    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[5]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.730ns (30.575%)  route 3.927ns (69.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.924     5.657    sw_handler/freq0
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518     4.890    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[6]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.730ns (30.575%)  route 3.927ns (69.425%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.924     5.657    sw_handler/freq0
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518     4.890    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  sw_handler/desired_freq_reg[8]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.730ns (31.392%)  route 3.780ns (68.608%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.777     5.510    sw_handler/freq0
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516     4.888    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[3]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.730ns (31.392%)  route 3.780ns (68.608%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.777     5.510    sw_handler/freq0
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516     4.888    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[7]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.730ns (31.392%)  route 3.780ns (68.608%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.777     5.510    sw_handler/freq0
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516     4.888    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[9]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.346ns  (logic 1.730ns (32.354%)  route 3.616ns (67.646%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SW_IBUF[6]_inst/O
                         net (fo=17, routed)          2.113     3.595    sw_handler/SW_IBUF[6]
    SLICE_X3Y39          LUT4 (Prop_lut4_I0_O)        0.124     3.719 r  sw_handler/desired_freq[13]_i_3/O
                         net (fo=2, routed)           0.890     4.609    sw_handler/desired_freq[13]_i_3_n_0
    SLICE_X2Y39          LUT5 (Prop_lut5_I3_O)        0.124     4.733 r  sw_handler/desired_freq[13]_i_1/O
                         net (fo=14, routed)          0.613     5.346    sw_handler/freq0
    SLICE_X5Y40          FDRE                                         r  sw_handler/desired_freq_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518     4.890    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  sw_handler/desired_freq_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            sw_handler/data1_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.298ns (42.936%)  route 0.396ns (57.064%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  SW_IBUF[7]_inst/O
                         net (fo=17, routed)          0.396     0.649    sw_handler/SW_IBUF[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.694 r  sw_handler/data1_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.694    sw_handler/data1_i[1]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  sw_handler/data1_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.024    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  sw_handler/data1_i_reg[1]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.283ns (40.553%)  route 0.415ns (59.447%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.415     0.653    sw_handler/SW_IBUF[2]
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.698 r  sw_handler/desired_freq[7]_i_1/O
                         net (fo=1, routed)           0.000     0.698    sw_handler/desired_freq[7]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     2.020    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  sw_handler/desired_freq_reg[7]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            sw_handler/data1_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.298ns (41.988%)  route 0.412ns (58.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  SW_IBUF[7]_inst/O
                         net (fo=17, routed)          0.412     0.665    sw_handler/SW_IBUF[7]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.710 r  sw_handler/data1_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.710    sw_handler/data1_i[2]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  sw_handler/data1_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.024    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sw_handler/data1_i_reg[2]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            sw_handler/data0_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.298ns (41.870%)  route 0.414ns (58.130%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[7]_inst/O
                         net (fo=17, routed)          0.414     0.667    sw_handler/SW_IBUF[7]
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.712 r  sw_handler/data0_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.712    sw_handler/data0_i[0]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  sw_handler/data0_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.024    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  sw_handler/data0_i_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            sw_handler/desired_freq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.283ns (38.575%)  route 0.451ns (61.425%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=10, routed)          0.451     0.689    sw_handler/SW_IBUF[2]
    SLICE_X1Y38          LUT6 (Prop_lut6_I3_O)        0.045     0.734 r  sw_handler/desired_freq[1]_i_1/O
                         net (fo=1, routed)           0.000     0.734    sw_handler/desired_freq[1]_i_1_n_0
    SLICE_X1Y38          FDRE                                         r  sw_handler/desired_freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.866     2.024    sw_handler/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  sw_handler/desired_freq_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            sin_gen/output_sin_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.238ns (31.358%)  route 0.522ns (68.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=34, routed)          0.522     0.760    sin_gen/BTNC_IBUF
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.861     2.019    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            sin_gen/output_sin_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.238ns (31.358%)  route 0.522ns (68.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=34, routed)          0.522     0.760    sin_gen/BTNC_IBUF
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.861     2.019    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            sin_gen/output_sin_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.238ns (31.358%)  route 0.522ns (68.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=34, routed)          0.522     0.760    sin_gen/BTNC_IBUF
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.861     2.019    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            sin_gen/output_sin_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.238ns (31.358%)  route 0.522ns (68.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=34, routed)          0.522     0.760    sin_gen/BTNC_IBUF
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.861     2.019    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  sin_gen/output_sin_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            sin_gen/output_sin_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.238ns (30.695%)  route 0.538ns (69.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=34, routed)          0.538     0.777    sin_gen/BTNC_IBUF
    SLICE_X5Y36          FDRE                                         r  sin_gen/output_sin_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.861     2.019    sin_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  sin_gen/output_sin_reg[0]/C





