graph [
  node [
    id 0
    label "P117200"
    title "spin orbit torque devices for hardware security from deterministic to probabilistic regime"
  ]
  node [
    id 1
    label "P146466"
    title "an interposer based root of trust seize the opportunity for secure system level integration of untrusted chiplets"
  ]
  node [
    id 2
    label "P37553"
    title "obfuscating the interconnects low cost and resilient full chip layout camouflaging"
  ]
  node [
    id 3
    label "P93779"
    title "boosting the bounds of symbolic qed for effective pre silicon verification of processor cores"
  ]
  node [
    id 4
    label "P135699"
    title "zombieload cross privilege boundary data sampling"
  ]
  node [
    id 5
    label "P45803"
    title "smart secure magnetoelectric antiferromagnet based tamper proof non volatile memory"
  ]
  node [
    id 6
    label "P157259"
    title "e qed electrical bug localization during post silicon validation enabled by quick error detection and formal methods"
  ]
  node [
    id 7
    label "P103100"
    title "hardware security for and beyond cmos technology an overview on fundamentals applications and challenges"
  ]
  node [
    id 8
    label "P47139"
    title "best of both worlds integration of split manufacturing and camouflaging into a security driven cad flow for 3d ics"
  ]
  node [
    id 9
    label "P95713"
    title "a look at the dark side of hardware reverse engineering a case study"
  ]
  node [
    id 10
    label "P135727"
    title "3d integration another dimension toward hardware security"
  ]
  node [
    id 11
    label "P77565"
    title "opening the doors to dynamic camouflaging harnessing the power of polymorphic devices"
  ]
  node [
    id 12
    label "P292"
    title "interdiction in practice hardware trojan against a high security usb flash drive"
  ]
  node [
    id 13
    label "P75912"
    title "physical design obfuscation of hardware a comprehensive investigation of device and logic level techniques"
  ]
  node [
    id 14
    label "P14907"
    title "on mitigation of side channel attacks in 3d ics decorrelating thermal patterns from power and activity"
  ]
  node [
    id 15
    label "P9576"
    title "exploiting spin orbit torque devices as reconfigurable logic for circuit obfuscation"
  ]
  node [
    id 16
    label "P121024"
    title "protect your chip design intellectual property an overview"
  ]
  node [
    id 17
    label "P151290"
    title "hardware reverse engineering overview and open challenges"
  ]
  node [
    id 18
    label "P146805"
    title "an sr flip flop based physical unclonable functions for hardware security"
  ]
  node [
    id 19
    label "P56088"
    title "advancing the state of the art in hardware trojans design"
  ]
  edge [
    source 0
    target 13
    relation "reference"
  ]
  edge [
    source 0
    target 2
    relation "reference"
  ]
  edge [
    source 0
    target 15
    relation "reference"
  ]
  edge [
    source 0
    target 7
    relation "reference"
  ]
  edge [
    source 1
    target 7
    relation "reference"
  ]
  edge [
    source 2
    target 13
    relation "reference"
  ]
  edge [
    source 2
    target 8
    relation "reference"
  ]
  edge [
    source 2
    target 16
    relation "reference"
  ]
  edge [
    source 2
    target 7
    relation "reference"
  ]
  edge [
    source 3
    target 19
    relation "reference"
  ]
  edge [
    source 3
    target 12
    relation "reference"
  ]
  edge [
    source 3
    target 10
    relation "reference"
  ]
  edge [
    source 3
    target 6
    relation "reference"
  ]
  edge [
    source 4
    target 7
    relation "reference"
  ]
  edge [
    source 5
    target 7
    relation "reference"
  ]
  edge [
    source 7
    target 12
    relation "reference"
  ]
  edge [
    source 7
    target 14
    relation "reference"
  ]
  edge [
    source 7
    target 15
    relation "reference"
  ]
  edge [
    source 7
    target 8
    relation "reference"
  ]
  edge [
    source 7
    target 11
    relation "reference"
  ]
  edge [
    source 7
    target 16
    relation "reference"
  ]
  edge [
    source 7
    target 10
    relation "reference"
  ]
  edge [
    source 8
    target 13
    relation "reference"
  ]
  edge [
    source 8
    target 16
    relation "reference"
  ]
  edge [
    source 8
    target 10
    relation "reference"
  ]
  edge [
    source 9
    target 12
    relation "reference"
  ]
  edge [
    source 10
    target 14
    relation "reference"
  ]
  edge [
    source 10
    target 16
    relation "reference"
  ]
  edge [
    source 11
    target 16
    relation "reference"
  ]
  edge [
    source 12
    target 17
    relation "reference"
  ]
  edge [
    source 13
    target 17
    relation "reference"
  ]
  edge [
    source 13
    target 16
    relation "reference"
  ]
  edge [
    source 17
    target 18
    relation "reference"
  ]
]
