#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 10 20:14:15 2019
# Process ID: 6120
# Current directory: D:/ComputerOrganization/cpu54/cpu54.runs/synth_1
# Command line: vivado.exe -log sccomp_dataflow.vds -mode batch -messageDb vivado.pb -notrace -source sccomp_dataflow.tcl
# Log file: D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/sccomp_dataflow.vds
# Journal file: D:/ComputerOrganization/cpu54/cpu54.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sccomp_dataflow.tcl -notrace
Command: synth_design -top sccomp_dataflow -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 274.852 ; gain = 68.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:5]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'cpu' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/cpu.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/PC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/PC.v:3]
INFO: [Synth 8-638] synthesizing module 'PC_plus4' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/NPC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC_plus4' (3#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/NPC.v:3]
INFO: [Synth 8-638] synthesizing module 'Divider_Ins' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Divider_Ins.v:4]
INFO: [Synth 8-256] done synthesizing module 'Divider_Ins' (4#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Divider_Ins.v:4]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v:95]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (5#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v:4]
INFO: [Synth 8-638] synthesizing module 'MUX_RF_rd' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_rd.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_rd.v:12]
INFO: [Synth 8-256] done synthesizing module 'MUX_RF_rd' (6#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_rd.v:5]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Register_Files.v:5]
INFO: [Synth 8-256] done synthesizing module 'regfile' (7#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Register_Files.v:5]
INFO: [Synth 8-638] synthesizing module 'Extend_5_32' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/5_32_extend.v:5]
INFO: [Synth 8-256] done synthesizing module 'Extend_5_32' (8#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/5_32_extend.v:5]
INFO: [Synth 8-638] synthesizing module 'Extend_16_32' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/16_32_extend.v:6]
INFO: [Synth 8-256] done synthesizing module 'Extend_16_32' (9#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/16_32_extend.v:6]
INFO: [Synth 8-638] synthesizing module 'MUX_ALU_A' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_ALU_A.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_ALU_A' (10#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_ALU_A.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_ALU_B' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_ALU_B.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_ALU_B' (11#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_ALU_B.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v:19]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v:5]
INFO: [Synth 8-638] synthesizing module 'PC_Joint' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/PC_Joint.v:6]
INFO: [Synth 8-256] done synthesizing module 'PC_Joint' (13#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/PC_Joint.v:6]
INFO: [Synth 8-638] synthesizing module 'MUX_PC' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_PC.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_PC.v:15]
INFO: [Synth 8-256] done synthesizing module 'MUX_PC' (14#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_PC.v:5]
INFO: [Synth 8-638] synthesizing module 'Extend_8_32' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Extend_8_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Extend_8_32' (15#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Extend_8_32.v:23]
INFO: [Synth 8-638] synthesizing module 'Extend_HW16_32' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Extend_16_32.v:22]
INFO: [Synth 8-256] done synthesizing module 'Extend_HW16_32' (16#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Extend_16_32.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX_RF_Write' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_Write.v:5]
INFO: [Synth 8-256] done synthesizing module 'MUX_RF_Write' (17#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_Write.v:5]
INFO: [Synth 8-638] synthesizing module 'MUX_HI' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_HI.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_HI' (18#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_HI.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_LO' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_LO.v:22]
INFO: [Synth 8-256] done synthesizing module 'MUX_LO' (19#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_LO.v:22]
INFO: [Synth 8-638] synthesizing module 'HI_LO' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/HI_LO.v:23]
INFO: [Synth 8-256] done synthesizing module 'HI_LO' (20#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/HI_LO.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_CP0_exc' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_CP0_exc.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_CP0_exc' (21#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_CP0_exc.v:23]
INFO: [Synth 8-638] synthesizing module 'CP0' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/CP0.v:23]
INFO: [Synth 8-256] done synthesizing module 'CP0' (22#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/CP0.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu' (23#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/cpu.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'scope' does not match port width (5) of module 'cpu' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:51]
INFO: [Synth 8-638] synthesizing module 'DMEM_temp' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/DMEM_temp.v:4]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DMEM_temp' (24#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/DMEM_temp.v:4]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (25#1) [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/seg7x16.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/seg7x16.v:86]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (26#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/seg7x16.v:21]
WARNING: [Synth 8-3848] Net scope in module/entity sccomp_dataflow does not have driver. [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:51]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow' (27#1) [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 448.902 ; gain = 242.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin sccpu:scope[0] to constant 0 [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 448.902 ; gain = 242.305
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'clk_wiz_0_1' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:33]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'imem' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/sccomp_dataflow.v:66]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/dcp/dist_mem_gen_0_in_context.xdc] for cell 'imem'
Finished Parsing XDC File [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/dcp/dist_mem_gen_0_in_context.xdc] for cell 'imem'
Parsing XDC File [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_1'
Finished Parsing XDC File [D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_1'
Parsing XDC File [D:/ComputerOrganization/cpu54/cpu54.srcs/constrs_1/new/first_board.xdc]
Finished Parsing XDC File [D:/ComputerOrganization/cpu54/cpu54.srcs/constrs_1/new/first_board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ComputerOrganization/cpu54/cpu54.srcs/constrs_1/new/first_board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sccomp_dataflow_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sccomp_dataflow_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 777.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 777.406 ; gain = 570.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 777.406 ; gain = 570.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/dcp_2/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  D:/ComputerOrganization/cpu54/cpu54.runs/synth_1/.Xil/Vivado-6120-DESKTOP-8HV8NOO/dcp_2/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 777.406 ; gain = 570.809
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ctr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v:19]
INFO: [Synth 8-5546] ROM "cp0_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp0_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ctr_reg' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/Control_Unit.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'RF_rd_reg' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_RF_rd.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_hi_reg' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_lo_reg' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/ALU.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'NPC_reg' [D:/ComputerOrganization/cpu54/cpu54.srcs/sources_1/imports/cpu54/MUX_PC.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:20 ; elapsed = 00:02:46 . Memory (MB): peak = 777.406 ; gain = 570.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |ALU__GB0             |           1|     11946|
|2     |ALU__GB1             |           1|     11198|
|3     |cpu__GC0             |           1|      8194|
|4     |DMEM_temp__GB0       |           1|     29102|
|5     |DMEM_temp__GB1       |           1|      7642|
|6     |DMEM_temp__GB2       |           1|      9580|
|7     |DMEM_temp__GB3       |           1|     11992|
|8     |DMEM_temp__GB4       |           1|     14895|
|9     |DMEM_temp__GB5       |           1|     18722|
|10    |DMEM_temp__GB6       |           1|     23314|
|11    |DMEM_temp__GB7       |           1|     32736|
|12    |DMEM_temp__GB8       |           1|     21660|
|13    |DMEM_temp__GB9       |           1|     16218|
|14    |DMEM_temp__GB10      |           1|     31635|
|15    |DMEM_temp__GB11      |           1|      8123|
|16    |DMEM_temp__GB12      |           1|      9987|
|17    |DMEM_temp__GB13      |           1|     24628|
|18    |DMEM_temp__GB14      |           1|     21732|
|19    |DMEM_temp__GB15      |           1|     34137|
|20    |DMEM_temp__GB16      |           1|      8405|
|21    |DMEM_temp__GB17      |           1|      4973|
|22    |DMEM_temp__GB18      |           1|     23777|
|23    |DMEM_temp__GB19      |           1|     26759|
|24    |DMEM_temp__GB20      |           1|     20828|
|25    |DMEM_temp__GB21      |           1|     29604|
|26    |DMEM_temp__GB22      |           1|     11941|
|27    |sccomp_dataflow__GC0 |           1|       225|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	  31 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input   8192 Bit        Muxes := 1     
	  29 Input     35 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 2     
	   3 Input     35 Bit        Muxes := 2     
	  25 Input     35 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 22    
	  23 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 10    
	   2 Input     23 Bit        Muxes := 11    
	   2 Input     22 Bit        Muxes := 12    
	   2 Input     21 Bit        Muxes := 13    
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     19 Bit        Muxes := 15    
	   2 Input     18 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 17    
	   2 Input     16 Bit        Muxes := 18    
	   2 Input     15 Bit        Muxes := 19    
	   2 Input     14 Bit        Muxes := 20    
	   2 Input     13 Bit        Muxes := 21    
	   2 Input     12 Bit        Muxes := 22    
	   2 Input     11 Bit        Muxes := 23    
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      9 Bit        Muxes := 25    
	   2 Input      8 Bit        Muxes := 27    
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 27    
	   2 Input      6 Bit        Muxes := 28    
	   2 Input      5 Bit        Muxes := 29    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 31    
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 31    
	  23 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 34    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	  31 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	  23 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 9     
	   2 Input     24 Bit        Muxes := 10    
	   2 Input     23 Bit        Muxes := 11    
	   2 Input     22 Bit        Muxes := 12    
	   2 Input     21 Bit        Muxes := 13    
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     19 Bit        Muxes := 15    
	   2 Input     18 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 17    
	   2 Input     16 Bit        Muxes := 18    
	   2 Input     15 Bit        Muxes := 19    
	   2 Input     14 Bit        Muxes := 20    
	   2 Input     13 Bit        Muxes := 21    
	   2 Input     12 Bit        Muxes := 22    
	   2 Input     11 Bit        Muxes := 23    
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      9 Bit        Muxes := 25    
	   2 Input      8 Bit        Muxes := 26    
	   2 Input      7 Bit        Muxes := 27    
	   2 Input      6 Bit        Muxes := 28    
	   2 Input      5 Bit        Muxes := 29    
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 31    
	   2 Input      2 Bit        Muxes := 31    
	  23 Input      1 Bit        Muxes := 2     
Module PC_plus4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	  29 Input     35 Bit        Muxes := 2     
	   4 Input     35 Bit        Muxes := 2     
	   3 Input     35 Bit        Muxes := 2     
	  25 Input     35 Bit        Muxes := 2     
	  25 Input      3 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module MUX_RF_rd 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      1 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 16    
Module MUX_ALU_A 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX_ALU_B 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX_PC 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
Module MUX_HI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX_LO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module HI_LO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module MUX_CP0_exc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CP0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
Module DMEM_temp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Muxes : 
	   3 Input   8192 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:43 ; elapsed = 00:03:10 . Memory (MB): peak = 777.406 ; gain = 570.809
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP sccpu/alu/ALU_lo0, operation Mode is: C+A*B.
DSP Report: operator sccpu/alu/ALU_lo0 is absorbed into DSP sccpu/alu/ALU_lo0.
DSP Report: operator sccpu/alu/ALU_lo0 is absorbed into DSP sccpu/alu/ALU_lo0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP ALU_lo0, operation Mode is: A*B.
DSP Report: operator ALU_lo0 is absorbed into DSP ALU_lo0.
DSP Report: operator ALU_lo0 is absorbed into DSP ALU_lo0.
DSP Report: Generating DSP ALU_lo0, operation Mode is: A*B.
DSP Report: operator ALU_lo0 is absorbed into DSP ALU_lo0.
DSP Report: operator ALU_lo0 is absorbed into DSP ALU_lo0.
DSP Report: Generating DSP ALU_lo0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU_lo0 is absorbed into DSP ALU_lo0.
DSP Report: operator ALU_lo0 is absorbed into DSP ALU_lo0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:40 ; elapsed = 00:04:26 . Memory (MB): peak = 777.406 ; gain = 570.809
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:40 ; elapsed = 00:04:26 . Memory (MB): peak = 777.406 ; gain = 570.809

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |ALU__GB0             |           1|     12330|
|2     |ALU__GB1             |           1|     11505|
|3     |cpu__GC0             |           1|      8703|
|4     |DMEM_temp__GB0       |           1|     45486|
|5     |DMEM_temp__GB1       |           1|      7642|
|6     |DMEM_temp__GB2       |           1|      9580|
|7     |DMEM_temp__GB3       |           1|     11992|
|8     |DMEM_temp__GB4       |           1|     14895|
|9     |DMEM_temp__GB5       |           1|     18722|
|10    |DMEM_temp__GB6       |           1|     23314|
|11    |DMEM_temp__GB7       |           1|     32736|
|12    |DMEM_temp__GB8       |           1|     21660|
|13    |DMEM_temp__GB9       |           1|     16218|
|14    |DMEM_temp__GB10      |           1|     31635|
|15    |DMEM_temp__GB11      |           1|      8123|
|16    |DMEM_temp__GB12      |           1|      9987|
|17    |DMEM_temp__GB13      |           1|     24628|
|18    |DMEM_temp__GB14      |           1|     21732|
|19    |DMEM_temp__GB15      |           1|     34137|
|20    |DMEM_temp__GB16      |           1|      8405|
|21    |DMEM_temp__GB17      |           1|      4973|
|22    |DMEM_temp__GB18      |           1|     23777|
|23    |DMEM_temp__GB19      |           1|     26759|
|24    |DMEM_temp__GB20      |           1|     20828|
|25    |DMEM_temp__GB21      |           1|     29604|
|26    |DMEM_temp__GB22      |           1|     11941|
|27    |sccomp_dataflow__GC0 |           1|       531|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | C+A*B          | 16     | 16     | 30     | -      | 30     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ALU__GB0    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB0    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB0    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU__GB0    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_55' (LD) to 'sccpui_2/cu/ctr_reg__0i_54'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_54' (LD) to 'sccpui_2/cu/ctr_reg__0i_53'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg[3]' (LD) to 'sccpui_2/cu/ctr_reg[6]'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_53' (LD) to 'sccpui_2/cu/ctr_reg__0i_52'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_52' (LD) to 'sccpui_2/cu/ctr_reg__0i_51'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cu/\ctr_reg[6] )
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_36' (LD) to 'sccpui_2/cu/ctr_reg__0i_37'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_37' (LD) to 'sccpui_2/cu/ctr_reg__0i_35'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg[12]' (LD) to 'sccpui_2/cu/ctr_reg[13]'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg[14]' (LD) to 'sccpui_2/cu/ctr_reg[15]'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_35' (LD) to 'sccpui_2/cu/ctr_reg__0i_34'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_34' (LD) to 'sccpui_2/cu/ctr_reg__0i_33'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sccpui_2/cpu_ref/\array_reg_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_27' (LD) to 'sccpui_2/cu/ctr_reg__0i_26'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_26' (LD) to 'sccpui_2/cu/ctr_reg__0i_25'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_25' (LD) to 'sccpui_2/cu/ctr_reg__0i_24'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/ctr_reg__0i_24' (LD) to 'sccpui_2/cu/ctr_reg__0i_23'
WARNING: [Synth 8-3332] Sequential element (ctr_reg[14]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg[12]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg[6]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg[3]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_24) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_25) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_26) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_27) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_30) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_31) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_32) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_34) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_35) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_36) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_37) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_39) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_40) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_41) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_46) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_47) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_48) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_49) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_50) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_52) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_53) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_54) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_55) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (ctr_reg__0i_57) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][0]) is unused and will be removed from module regfile.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_26/\display7/o_seg_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/i_45' (LD) to 'sccpui_2/cu/ctr_reg[10]'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/i_44' (LD) to 'sccpui_2/cu/ctr_reg[11]'
INFO: [Synth 8-3886] merging instance 'sccpui_2/cu/i_33' (LD) to 'sccpui_2/cu/ctr_reg[18]'
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module Control_Unit.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:51 ; elapsed = 00:06:39 . Memory (MB): peak = 1008.906 ; gain = 802.309
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:51 ; elapsed = 00:06:39 . Memory (MB): peak = 1008.906 ; gain = 802.309

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |ALU__GB0             |           1|      7337|
|2     |ALU__GB1             |           1|      5621|
|3     |cpu__GC0             |           1|      7055|
|4     |DMEM_temp__GB0       |           1|     43852|
|5     |DMEM_temp__GB1       |           1|      2088|
|6     |DMEM_temp__GB2       |           1|      1870|
|7     |DMEM_temp__GB3       |           1|      2282|
|8     |DMEM_temp__GB4       |           1|      2819|
|9     |DMEM_temp__GB5       |           1|      4261|
|10    |DMEM_temp__GB6       |           1|      5961|
|11    |DMEM_temp__GB7       |           1|     32736|
|12    |DMEM_temp__GB8       |           1|      5225|
|13    |DMEM_temp__GB9       |           1|      3832|
|14    |DMEM_temp__GB10      |           1|      7552|
|15    |DMEM_temp__GB11      |           1|      1270|
|16    |DMEM_temp__GB12      |           1|      2578|
|17    |DMEM_temp__GB13      |           1|      6247|
|18    |DMEM_temp__GB14      |           1|      5665|
|19    |DMEM_temp__GB15      |           1|      8834|
|20    |DMEM_temp__GB16      |           1|      1396|
|21    |DMEM_temp__GB17      |           1|       826|
|22    |DMEM_temp__GB18      |           1|      5813|
|23    |DMEM_temp__GB19      |           1|      8059|
|24    |DMEM_temp__GB20      |           1|      5349|
|25    |DMEM_temp__GB21      |           1|      5740|
|26    |DMEM_temp__GB22      |           1|      1422|
|27    |sccomp_dataflow__GC0 |           1|       465|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_1/clk_out1' to pin 'clk_wiz_0_1/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:16 ; elapsed = 00:07:06 . Memory (MB): peak = 1192.691 ; gain = 986.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:10 ; elapsed = 00:08:01 . Memory (MB): peak = 1368.172 ; gain = 1161.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |ALU__GB0            |           1|      7337|
|2     |ALU__GB1            |           1|      5621|
|3     |DMEM_temp__GB0      |           1|     43852|
|4     |DMEM_temp__GB1      |           1|      2088|
|5     |DMEM_temp__GB2      |           1|      1870|
|6     |DMEM_temp__GB3      |           1|      2282|
|7     |DMEM_temp__GB4      |           1|      2819|
|8     |DMEM_temp__GB5      |           1|      4259|
|9     |DMEM_temp__GB6      |           1|      5959|
|10    |DMEM_temp__GB7      |           1|     24544|
|11    |DMEM_temp__GB8      |           1|      5223|
|12    |DMEM_temp__GB9      |           1|      3830|
|13    |DMEM_temp__GB10     |           1|      7550|
|14    |DMEM_temp__GB11     |           1|      1270|
|15    |DMEM_temp__GB12     |           1|      2578|
|16    |DMEM_temp__GB13     |           1|      6245|
|17    |DMEM_temp__GB14     |           1|      5664|
|18    |DMEM_temp__GB15     |           1|      8833|
|19    |DMEM_temp__GB16     |           1|      1396|
|20    |DMEM_temp__GB17     |           1|       826|
|21    |DMEM_temp__GB18     |           1|      5811|
|22    |DMEM_temp__GB19     |           1|      8059|
|23    |DMEM_temp__GB20     |           1|      5347|
|24    |DMEM_temp__GB21     |           1|      5738|
|25    |DMEM_temp__GB22     |           1|      1422|
|26    |sccomp_dataflow_GT0 |           1|      7487|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:06 ; elapsed = 00:08:58 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:08:06 ; elapsed = 00:08:58 . Memory (MB): peak = 1381.109 ; gain = 1174.512

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |DMEM_temp__GB0 |           1|      9574|
|2     |DMEM_temp__GB7 |           1|     15264|
+------+---------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:08:06 ; elapsed = 00:08:58 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:49 ; elapsed = 00:09:41 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:50 ; elapsed = 00:09:42 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:10 ; elapsed = 00:10:03 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:26 ; elapsed = 00:10:19 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:46 ; elapsed = 00:10:40 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:47 ; elapsed = 00:10:41 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |BUFG           |     4|
|4     |CARRY4         |  1249|
|5     |DSP48E1        |     6|
|6     |DSP48E1_1      |     1|
|7     |LUT1           |   283|
|8     |LUT2           |  1027|
|9     |LUT3           |  9940|
|10    |LUT4           |  1369|
|11    |LUT5           | 27176|
|12    |LUT6           | 17680|
|13    |MUXF7          |  4800|
|14    |MUXF8          |  2176|
|15    |FDCE           |    50|
|16    |FDPE           |     7|
|17    |FDRE           | 10335|
|18    |FDSE           |     1|
|19    |LD             |   285|
|20    |IBUF           |     1|
|21    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             | 76439|
|2     |  display7       |seg7x16      |   150|
|3     |  dmem           |DMEM_temp    | 23457|
|4     |  sccpu          |cpu          | 52591|
|5     |    alu          |ALU          | 15394|
|6     |    cp0          |CP0          |  1538|
|7     |    cpu_ref      |regfile      | 30354|
|8     |    cu           |Control_Unit |  4807|
|9     |    hi_lo        |HI_LO        |    65|
|10    |    mux_a        |MUX_ALU_A    |     5|
|11    |    mux_b        |MUX_ALU_B    |    51|
|12    |    mux_hi       |MUX_HI       |    32|
|13    |    mux_lo       |MUX_LO       |    32|
|14    |    mux_pc       |MUX_PC       |    32|
|15    |    mux_rd       |MUX_RF_rd    |    41|
|16    |    mux_rf_write |MUX_RF_Write |    96|
|17    |    pc1          |PC           |   119|
|18    |    pc_plus4     |PC_plus4     |    10|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:47 ; elapsed = 00:10:41 . Memory (MB): peak = 1381.109 ; gain = 1174.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:13 ; elapsed = 00:10:21 . Memory (MB): peak = 1381.109 ; gain = 846.008
INFO: Vivado Synthesis caught shared memory exception ''. Continuing without using shared memory (or continuing without parallel flow)
Synthesis Optimization Complete : Time (s): cpu = 00:09:48 ; elapsed = 00:10:42 . Memory (MB): peak = 1381.109 ; gain = 1174.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 5 inverter(s) to 10336 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 285 instances were transformed.
  LD => LDCE: 285 instances

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:26 ; elapsed = 00:11:20 . Memory (MB): peak = 1381.109 ; gain = 1174.512
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.109 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.695 . Memory (MB): peak = 1381.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 20:26:04 2019...
