fid	,	V_52
DMAE_REG_CMD_MEM	,	V_120
qed_dmae_grc2host	,	F_65
spin_lock_init	,	F_5
p_pool	,	V_4
REG_RD	,	F_31
dma_addr_t	,	T_5
p_hwfn	,	V_2
pretend	,	V_15
upper_32_bits	,	F_61
dev	,	V_130
DMAE_CMD_DST_ADDR_RESET_MASK	,	V_91
quota	,	V_45
qed_dmae_host2grc	,	F_64
DMAE_MIN_WAIT_TIME	,	V_140
new_hw_addr	,	V_31
PXP_PRETEND_CMD_USE_PORT	,	V_56
hwfn_id	,	V_17
qed_ptt_get_bar_addr	,	F_22
QED_DMAE_ADDRESS_GRC	,	V_148
rc	,	V_167
dest_addr	,	V_168
"qed_dmae_host2grc: Wait Failed. source_addr 0x%llx, grc_addr 0x%llx, size_in_dwords 0x%x\n"	,	L_13
GFP_KERNEL	,	V_5
qed_wr	,	F_29
qed_port_pretend	,	F_44
qed_memcpy_hw	,	F_32
is_dst_type_grc	,	V_66
DMAE_CMD_DST_MASK_GRC	,	V_76
PXP_CONCRETE_FID_VFID	,	V_64
p_buff	,	V_125
qed_dmae_execute_sub_operation	,	F_60
usleep_range	,	F_16
src_vfid	,	V_95
size_in_dwords	,	V_152
dma_alloc_coherent	,	F_52
qed_dmae_post_command	,	F_49
length_cur	,	V_153
RESERVED_PTT_MAX	,	V_19
mutex_unlock	,	F_56
DMAE_CMD_DST_PF_ID_SHIFT	,	V_80
EBUSY	,	V_141
QED_DMAE_ADDRESS_HOST_PHYS	,	V_149
qed_dmae_params	,	V_67
qed_ptt_invalidate	,	F_6
QED_DMAE_FLAG_COMPLETION_DST	,	V_86
le16_to_cpu	,	F_50
pxp_ptt_entry	,	V_28
QED_BAR_INVALID_OFFSET	,	V_14
qed_ptt_acquire	,	F_9
qed_ptt_get_hw_addr	,	F_19
u8	,	V_49
reserved_ptts	,	V_35
PXP_PRETEND_CMD_PRETEND_PORT	,	V_57
completion_word_phys_addr	,	V_123
i	,	V_6
src_addr	,	V_142
DIRECT_REG_RD	,	F_37
n	,	V_40
PXP_PRETEND_CMD_PRETEND_FUNCTION	,	V_54
REG_ADDR	,	F_35
DMAE_CMD_SRC_PF_ID_MASK	,	V_74
qed_dmae_opcode	,	F_47
mutex_lock	,	F_54
DP_NOTICE	,	F_17
DMAE_CMD_SIZE	,	V_117
qed_memcpy_to	,	F_39
__iomem	,	T_3
DMAE_CMD_DST_SHIFT	,	V_78
DMAE_MAX_RW_SIZE	,	V_134
dst_addr_split	,	V_157
dest	,	V_50
opcode	,	V_70
INIT_LIST_HEAD	,	F_3
grc_addr	,	V_164
qed_rd	,	F_30
qed_ptt_release	,	F_18
PXP_CONCRETE_FID_PFID	,	V_59
"hw_addr 0x%x, dest %p hw_addr 0x%x, size %lu\n"	,	L_7
dst_addr	,	V_143
cpu_to_le16	,	F_43
qed_ptt_pool_alloc	,	F_1
DMAE_CMD_DST_ADDR_RESET_SHIFT	,	V_92
DMAE_CMD_DST_PF_ID_MASK	,	V_79
qed_ptt	,	V_23
qed_set_ptt	,	F_27
p_params	,	V_68
"bar_addr 0x%x, hw_addr 0x%x, val 0x%x\n"	,	L_6
qed_dmae_info_alloc	,	F_51
my_id	,	V_18
"Updating PTT entry %d to offset 0x%x\n"	,	L_3
free_list	,	V_8
src_addr_hi	,	V_114
idx	,	V_11
DMAE_CMD_DST_VF_ID_SHIFT	,	V_101
p_cmd	,	V_124
DMAE_CMD_COMP_WORD_EN_SHIFT	,	V_82
GET_FIELD	,	F_42
PXP_PF_WINDOW_ADMIN_PER_PF_START	,	V_27
dst_vfid	,	V_100
DMAE_CMD_PORT_ID_SHIFT	,	V_90
list_del	,	F_13
qed_port_unpretend	,	F_45
DMAE_REG_GO_C0	,	V_105
cpu_to_le32	,	F_24
kmalloc	,	F_2
le32_to_cpu	,	F_20
dw_count	,	V_42
qed_dmae_execute_command	,	F_63
PXP_EXTERNAL_BAR_PF_WINDOW_START	,	V_29
"Posting DMAE command [idx %d]: opcode = [0x%08x,0x%04x] len=0x%x src=0x%x:%x dst=0x%x:%x\n"	,	L_11
PXP_EXTERNAL_BAR_PF_WINDOW_NUM	,	V_9
qed_memcpy_from	,	F_38
comp_addr_hi	,	V_160
p_addr	,	V_122
p_intermediate_buffer	,	V_126
dst_addr_hi	,	V_112
spin_unlock_bh	,	F_14
concrete_fid	,	V_60
qed_ptt_set_win	,	F_23
cnt_split	,	V_154
p_ptt	,	V_24
list_entry	,	V_20
DMAE_CMD_SRC_VF_ID_MASK	,	V_97
reg_addr	,	V_47
cdev	,	V_48
IS_PF	,	F_34
PXP_CONCRETE_FID_VFVALID	,	V_58
ENOMEM	,	V_7
DIRECT_REG_WR	,	F_36
QED_BAR_ACQUIRE_TIMEOUT	,	V_25
channel	,	V_109
DMAE_CMD_SRC_ADDR_RESET_MASK	,	V_83
list_empty	,	F_11
p_phys	,	V_135
DMAE_CMD_COMP_FUNC_SHIFT	,	V_87
SET_FIELD	,	F_41
lock	,	V_22
host_addr	,	V_43
length_mod	,	V_155
hw_addr	,	V_33
val	,	V_37
"source or destination address 0 idx_cmd=%d\n"	,	L_9
PXP_PRETEND_CMD_PORT	,	V_55
is_src_type_grc	,	V_65
opcode_b	,	V_69
phys	,	V_146
params	,	V_166
QED_DMAE_FLAG_RW_REPL_SRC	,	V_162
DMAE_CMD_ENDIANITY_MODE_SHIFT	,	V_89
QED_DMAE_FLAG_VF_DST	,	V_98
qed_dmae_info_free	,	F_53
length_limit	,	V_158
src_addr_lo	,	V_113
QED_DMAE_ADDRESS_HOST_VIRT	,	V_150
port_id	,	V_61
rel_pf_id	,	V_63
DMAE_GO_VALUE	,	V_121
PXP_PRETEND_CMD_IS_CONCRETE	,	V_53
wait_cnt	,	V_138
cmd	,	V_147
DMAE_COMPLETION_VAL	,	V_139
p_ptt_pool	,	V_21
kfree	,	F_8
flags	,	V_85
mutex	,	V_136
NETIF_MSG_HW	,	V_26
DMAE_CMD_ENDIANITY	,	V_88
QED_DMAE_FLAG_VF_SRC	,	V_93
dmae_cmd	,	V_106
comp_addr_lo	,	V_159
"opcode = [0x%08x,0x%04x] len=0x%x src=0x%x:%x dst=0x%x:%x\n"	,	L_10
offsetof	,	F_26
p_command	,	V_107
u16	,	T_4
wait_cnt_limit	,	V_137
REG_WR	,	F_25
"ptt[%d] of hwfn[%02x] is used by hwfn[%02x]!\n"	,	L_4
idx_cmd	,	V_108
DMAE_CMD_COMP_WORD_EN_MASK	,	V_81
err	,	V_131
qed_vfid_to_concrete	,	F_46
pxp	,	V_12
"PTT acquire timeout - failed to allocate PTT\n"	,	L_2
dst_addr_lo	,	V_111
qed_ptt_pool	,	V_3
qed_hwfn	,	V_1
DMAE_CMD_DST_VF_ID_VALID_SHIFT	,	V_99
EINVAL	,	V_116
length_dw	,	V_115
p_completion_word	,	V_128
udelay	,	F_59
dma_free_coherent	,	F_55
source_addr	,	V_163
qed_dmae_operation_wait	,	F_57
"Timed-out waiting for operation to complete. Completion word is 0x%08x expected 0x%08x.\n"	,	L_12
DP_VERBOSE	,	F_15
list_first_entry	,	F_12
data	,	V_118
"hw_addr 0x%x, hw_addr 0x%x, src %p size %lu\n"	,	L_8
DMAE_CMD_SRC_MASK_PCIE	,	V_72
size_t	,	T_2
lower_32_bits	,	F_62
pdev	,	V_129
p_dmae_cmd	,	V_104
barrier	,	F_58
u32	,	T_1
"allocated ptt %d\n"	,	L_1
qed_ptt_config_addr	,	F_21
DMAE_CMD_SRC_SHIFT	,	V_73
offset	,	V_13
DMAE_CMD_DST_VF_ID_MASK	,	V_102
qed_ptt_pool_free	,	F_7
uintptr_t	,	V_151
done	,	V_46
grc_addr_in_dw	,	V_165
DMAE_CMD_SRC_MASK_GRC	,	V_71
prev_hw_addr	,	V_32
dst_type	,	V_145
ptts	,	V_10
list_add	,	F_4
DMAE_CMD_SRC_PF_ID_SHIFT	,	V_75
src_type	,	V_144
src_addr_split	,	V_156
DMAE_CMD_SRC_VF_ID_VALID_SHIFT	,	V_94
DMAE_CMD_SRC_ADDR_RESET_SHIFT	,	V_84
comp_val	,	V_161
DMAE_CMD_SRC_VF_ID_SHIFT	,	V_96
ptt_idx	,	V_36
win_hw_addr	,	V_34
PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE	,	V_30
DMAE_CMD_SIZE_TO_FILL	,	V_119
qed_fid_pretend	,	F_40
addr	,	V_39
dmae_cmd_phys_addr	,	V_132
dmae_info	,	V_103
qed_dmae_idx_to_go_cmd	,	F_48
qed_status	,	V_110
intermediate_buffer_phys_addr	,	V_133
hw_offset	,	V_44
to_device	,	V_41
src	,	V_51
qed_dmae_host2host	,	F_66
control	,	V_16
"Requested PTT %d is out of range\n"	,	L_5
u64	,	T_6
min_t	,	F_33
p_comp	,	V_127
"qed_dmae_execute_sub_operation Failed with error 0x%x. source_addr 0x%llx, destination addr 0x%llx, size_in_dwords 0x%x\n"	,	L_14
vfid	,	V_62
DMAE_CMD_DST_MASK_PCIE	,	V_77
bar_addr	,	V_38
spin_lock_bh	,	F_10
qed_get_reserved_ptt	,	F_28
