Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec  4 12:06:59 2023
| Host         : Acer running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file ModuleTop_control_sets_placed.rpt
| Design       : ModuleTop
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   884 |
|    Minimum number of control sets                        |   884 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1409 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   884 |
| >= 0 to < 4        |    78 |
| >= 4 to < 6        |    79 |
| >= 6 to < 8        |    36 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    40 |
| >= 14 to < 16      |    12 |
| >= 16              |   576 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5537 |         1935 |
| No           | No                    | Yes                    |              78 |           26 |
| No           | Yes                   | No                     |             733 |          346 |
| Yes          | No                    | No                     |           10532 |         2979 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            7271 |         2854 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                 |                                                                                                              Enable Signal                                                                                                              |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/InitTradecounter[30]_i_2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                 |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                        |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                               |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                  |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                 |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                              |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              4 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]_0                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                              |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                              |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                              |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                     |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                |                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_TX_INST/r_Bit_Index                                                                                                                                                                                                                | UART_TX_INST/r_Clk_Count0                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_RX_INST/r_Bit_Index[3]_i_2_n_0                                                                                                                                                                                                     | UART_RX_INST/r_Bit_Index[3]_i_1__0_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                 |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                     |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              4 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              4 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                   | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                  |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              4 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              4 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                     |                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                              |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                   |                2 |              4 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                1 |              4 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              4 |         1.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |         1.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                         |                2 |              5 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              6 |         1.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              6 |         1.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | zynq_ps_interface_inst/GB_UNIT_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                        |                1 |              6 |         6.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push134_out                                                                                 |                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              6 |         6.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                    | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |         1.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                3 |              7 |         2.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                2 |              7 |         3.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              7 |         2.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              7 |         2.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |         1.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual |                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0       |                                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |         1.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                4 |              8 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                   |                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                          |                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              8 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                         |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                         |                2 |              9 |         4.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                     | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |         2.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              9 |         2.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                            |                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                            |                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                            |                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                   | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                          |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              9 |         2.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             10 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |             10 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |             10 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                5 |             10 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                4 |             10 |         2.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_TX_INST/r_Clk_Count                                                                                                                                                                                                                | UART_TX_INST/r_Clk_Count0                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_RX_INST/r_CLK_Count[10]_i_2_n_0                                                                                                                                                                                                    | UART_RX_INST/r_CLK_Count[10]_i_1_n_0                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                              |                                                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                     |                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/tail0                                                                                                                                                                                                                   | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             11 |         3.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/head0                                                                                                                                                                                                                   | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             11 |         3.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                             |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                             |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             12 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             12 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                5 |             12 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                       | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             13 |         4.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                               |                                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                               |                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                               |                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                               |                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                               |                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                               |                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                               |                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/buffer_index                                                                                                                                                                                                          | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               11 |             14 |         1.27 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                               |                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_123[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_126[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_127[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_125[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_124[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_111[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_122[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_121[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_120[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_12[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_119[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_118[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_117[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_116[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_115[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_114[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_113[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_112[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_102[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_136[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_145[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_144[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_143[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_142[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_141[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_140[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_14[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_139[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_138[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_137[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_0[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_135[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_134[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_133[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_132[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_131[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_130[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_13[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_129[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_128[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_14[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_1[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_10[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_8[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_7[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_11[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_12[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_13[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_6[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_5[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_4[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_9[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_3[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_22[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_21[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_20[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_2[0]                                                                                                                                                                                       | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_19[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_18[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_17[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_16[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_101[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_11[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_109[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_108[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_107[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_106[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_105[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_104[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_103[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep_15[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_110[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_100[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_10[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_1[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_0[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2][0]                                                                                                                                                                                             | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/E[0]                                                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_0[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0[0]                                                                                                                                                                                      | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__1[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_192[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_200[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_20[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_2[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_199[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_198[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_197[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_196[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_195[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_194[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               13 |             16 |         1.23 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_193[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_201[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_191[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_190[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_19[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_189[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_188[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_187[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_186[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_185[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_184[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_210[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/w_BlockDataLength[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_RX_INST/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_24[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_23[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_22[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_213[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_212[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               13 |             16 |         1.23 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_211[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_183[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_21[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_209[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_208[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_207[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_206[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_205[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_204[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_203[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_202[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_155[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_164[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_163[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_162[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_161[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_160[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_16[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_159[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_158[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_157[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_156[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_165[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_154[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_153[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_152[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_151[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_150[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_15[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_149[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_148[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_147[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_174[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_182[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_181[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_180[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_18[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_179[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               14 |             16 |         1.14 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_178[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_177[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_176[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               15 |             16 |         1.07 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_175[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_146[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_173[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_172[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_171[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_170[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_17[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_169[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_168[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_167[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_166[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_20[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_7[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_6[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_5[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_4[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_3[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_26[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_25[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_24[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |               13 |             16 |         1.23 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_23[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_22[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_21[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_8[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_2[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_19[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_18[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_17[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_16[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_15[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_14[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_13[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_12[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_11[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_10[0]                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_spot_reg[1]_0[0]                                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_31[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_30[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_3[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_29[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               13 |             16 |         1.23 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_28[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_27[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_26[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_25[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | UART_TX_INST/r_TX_Data                                                                                                                                                                                                                  |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_spot_reg[1]_2[0]                                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_spot_reg[1]_1[0]                                                                                                                                                                                                   | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_1[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_spot_reg[1][0]                                                                                                                                                                                                     | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[5]_2[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[5]_1[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[5]_0[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[5][0]                                                                                                                                                                                             | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[4]_2[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[4]_1[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[4]_0[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[4][0]                                                                                                                                                                                             | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep__0_9[0]                                                                                                                                                                                    | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/w_data_output                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_17[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_21[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_15[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_12[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10[0]                                                                                                                                                                                   |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_10[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10_4[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11[0]                                                                                                                                                                                   |                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_16[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11_3[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__2_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_10[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__2_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__3_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__3_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__3_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__3_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__3_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_15[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_18[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_3[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_4[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_5[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_6[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_7[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_9[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__2[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__1_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_11[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_9[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_3[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__13[0]                                                                                                                                                                                   |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__12[0]                                                                                                                                                                                   |                                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_4[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11_5[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_3[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_6[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_13[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_11[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_8[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_83[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_93[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_92[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_91[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_90[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_9[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_89[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_88[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_87[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_86[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_85[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_84[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_94[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_82[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_81[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_80[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_8[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_79[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_78[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_77[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_76[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_32[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_8[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_rep[0]                                                                                                                                                                                         | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_12[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_4[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_3[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_2[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_5[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_18[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_17[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_6[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_16[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               11 |             16 |         1.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_15[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_14[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               13 |             16 |         1.23 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_13[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_75[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_11[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_7[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_10[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_1[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3]_0[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[3][0]                                                                                                                                                                                             | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_99[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_98[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_97[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_96[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_95[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_43[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_53[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_52[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_51[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_50[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_5[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_49[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_48[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_47[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_46[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_45[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_44[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_54[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_42[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_41[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_40[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_4[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_39[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_38[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_37[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_36[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_35[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_34[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_33[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_64[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |               14 |             16 |         1.14 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_74[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_73[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_72[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_71[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_70[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_7[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_69[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_68[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_67[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_66[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_65[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_63[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_62[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_61[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_60[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_6[0]                                                                                                                                                                                           | resetbutton_IBUF                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_59[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_58[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_57[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_56[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | ringbuffer_inst/team_buffer_index_reg[2]_55[0]                                                                                                                                                                                          | resetbutton_IBUF                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                       |                3 |             19 |         6.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                4 |             19 |         4.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |               10 |             24 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |               11 |             24 |         2.18 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             24 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                8 |             24 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |               10 |             24 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                               |               10 |             24 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                               |               10 |             24 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                     |                                                                                                                                                                                                                       |                7 |             27 |         3.86 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             27 |         3.38 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                8 |             27 |         3.38 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |               11 |             28 |         2.55 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/InitTradecounter[30]_i_2_n_0                                                                                                                                                                                          | TradeHandler_inst/InitTradecounter[30]_i_1_n_0                                                                                                                                                                        |                8 |             30 |         3.75 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/w_frameCounter[31]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                       |               10 |             30 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                                                       |               11 |             31 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                      |                                                                                                                                                                                                                       |               11 |             31 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                         |                                                                                                                                                                                                                       |               11 |             31 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                        |                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                9 |             31 |         3.44 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                5 |             32 |         6.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                |               10 |             32 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/send_delay_counter                                                                                                                                                                                               | zynq_ps_interface_inst/i_MS_SLV                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                6 |             32 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |                6 |             32 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                              |                9 |             32 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |               10 |             32 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                7 |             32 |         4.57 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                        | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                8 |             32 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                      | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                8 |             32 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                       |                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |                8 |             32 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                       |                6 |             33 |         5.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                       |                7 |             33 |         4.71 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                                   | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                 |               10 |             34 |         3.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                       |                7 |             34 |         4.86 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             35 |         5.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                        |                                                                                                                                                                                                                       |               17 |             36 |         2.12 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                             |                                                                                                                                                                                                                       |               15 |             36 |         2.40 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                             |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                             |                                                                                                                                                                                                                       |               19 |             36 |         1.89 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                                                       |                9 |             36 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                                                       |                9 |             36 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                             |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                      |                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                       |                6 |             37 |         6.17 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                       |                7 |             37 |         5.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                    |                                                                                                                                                                                                                       |               30 |             37 |         1.23 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                       |                9 |             37 |         4.11 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                       |                7 |             37 |         5.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |                7 |             37 |         5.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                       |                6 |             37 |         6.17 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                |                                                                                                                                                                                                                       |                7 |             39 |         5.57 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                                                       |                6 |             39 |         6.50 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                                                       |               10 |             39 |         3.90 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                        |                                                                                                                                                                                                                       |               11 |             39 |         3.55 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                                                       |                9 |             39 |         4.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/skid_buffer[1144]_i_1_n_0                                                   |                                                                                                                                                                                                                       |                8 |             39 |         4.88 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                                                       |                9 |             39 |         4.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             40 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                                                                       |               12 |             40 |         3.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                9 |             41 |         4.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             42 |         4.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               22 |             43 |         1.95 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             43 |         4.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             43 |         4.30 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PStoPL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |               20 |             47 |         2.35 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |         4.70 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_gpio_PLtoPS/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                   |               14 |             47 |         3.36 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                       |               17 |             47 |         2.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |         4.70 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |         4.70 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |               18 |             47 |         2.61 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__2_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_13[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__2[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               19 |             48 |         2.53 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep_2[0]                                                                                                                                                                                     |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__3_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             48 |         5.33 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11_4[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_26[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0][0]                                                                                                                                                                                           |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_27[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_28[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_11[0]                                                                                                                                                                                             |                                                                                                                                                                                                                       |               19 |             48 |         2.53 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_8[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_7[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               15 |             48 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_6[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_19[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_2[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               18 |             48 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_10[0]                                                                                                                                                                                             |                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_13[0]                                                                                                                                                                                             |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_12[0]                                                                                                                                                                                             |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_19[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_5[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               13 |             48 |         3.69 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_6[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               19 |             48 |         2.53 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_18[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_8[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__14_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__14_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__14[0]                                                                                                                                                                                   |                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_11[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               18 |             48 |         2.67 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11_6[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_20[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_18[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_3[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_4[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_9[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_10[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5][0]                                                                                                                                                                                           |                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_9[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__5_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_17[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__3[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               16 |             48 |         3.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__4[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               22 |             48 |         2.18 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__5[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               11 |             48 |         4.36 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_16[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_14[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__5_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_11[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             48 |         2.82 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_4[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_1[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               14 |             48 |         3.43 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |               20 |             49 |         2.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                           |               20 |             49 |         2.45 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                       |               13 |             52 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                       |               11 |             52 |         4.73 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                                       |               10 |             52 |         5.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_2                                                                                                                                                                                            | zynq_ps_interface_inst/clear                                                                                                                                                                                          |               38 |             61 |         1.61 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |               29 |             62 |         2.14 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__1[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_1[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__2_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               15 |             64 |         4.27 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6][0]                                                                                                                                                                                           |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_8[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__1_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               15 |             64 |         4.27 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__15_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__12_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               19 |             64 |         3.37 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__12_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               19 |             64 |         3.37 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_14[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_12[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10_2[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__2_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               14 |             64 |         4.57 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_12[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_9[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[3]_7[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               15 |             64 |         4.27 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10_6[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               19 |             64 |         3.37 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__10_7[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               22 |             64 |         2.91 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[0]_rep__11_2[0]                                                                                                                                                                                 |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_12[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__3[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[1]_rep__3_4[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep_3[0]                                                                                                                                                                                     |                                                                                                                                                                                                                       |               23 |             64 |         2.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__1_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__1_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               19 |             64 |         3.37 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__2_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               14 |             64 |         4.57 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[2]_rep__2_2[0]                                                                                                                                                                                  |                                                                                                                                                                                                                       |               15 |             64 |         4.27 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_25[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_10[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[5]_13[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               23 |             64 |         2.78 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_14[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               17 |             64 |         3.76 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_7[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_2[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               19 |             64 |         3.37 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_20[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               19 |             64 |         3.37 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_23[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               14 |             64 |         4.57 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[6]_24[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               20 |             64 |         3.20 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_13[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_8[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_6[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_5[0]                                                                                                                                                                                         |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_17[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/buffer_index_reg[4]_16[0]                                                                                                                                                                                        |                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         | zynq_ps_interface_inst/GB_UNIT_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               42 |             94 |         2.24 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_9[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               37 |            112 |         3.03 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_5[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               33 |            112 |         3.39 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_4[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               34 |            112 |         3.29 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_3[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               33 |            112 |         3.39 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | zynq_ps_interface_inst/Team_valid_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                       |               31 |            112 |         3.61 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/DataInputBuffer[0]                                                                                                                                                                                                    | TradeHandler_inst/w_BlockrequestActive_reg_0                                                                                                                                                                          |               78 |            192 |         2.46 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                       |              282 |            739 |         2.62 |
|  zynq_ps_interface_inst/GB_UNIT_design_i/processing_system7_0/inst/FCLK_CLK0 | TradeHandler_inst/DataInputBuffer[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                       |              349 |           1568 |         4.49 |
|  Team_valid_BUFG                                                             |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                       |             1655 |           4800 |         2.90 |
+------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


