import "primitives/core.futil";
import "primitives/memories/comb.futil";

component main() -> () {
  cells {
    r = std_reg(32);
  }
  wires {
    group no_drive {
      r.in = 32'd1;
      no_drive[done] = r.done;
    }
  }
  control {
    no_drive;
  }
}
