[
	{
		"original_line": "	I(lead_Q) <+ V(lead_Q)/rin;", 
		"bug_line": "	I(lead_Q) <+ V(lead_Q)/rin",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "	I(lag_I) <+ V(lag_I)/rin;", 
		"bug_line": "	I(lag_I) <+ V(lag_I)/rin",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "	V(aq) <+ V(lag_Q)*gain;", 
		"bug_line": "	V(aq) <+ V(lag_Q)*gain",
		"error_description": "Missing semicolon at the end of the contribution statement, which is required to terminate analog block statements in Verilog-A."
	},
	{
		"original_line": "   I(ai,bi) <+ (1/ri)*V(ai,bi);", 
		"bug_line": "   I(ai,bi) <+ (1/ri*V(ai,bi);",
		"error_description": "Missing closing parenthesis for the multiplication operator. The expression should be (1/ri)*V(...) but the closing ')' after 'ri' is omitted, causing unbalanced parentheses."
	},
	{
		"original_line": "           ci = 1/(2*`M_PI*freq*r);", 
		"bug_line": "           ci = 1/(2*`M_PI*freq*r;",
		"error_description": "Missing closing parenthesis for the denominator expression, creating unbalanced parentheses"
	},
	{
		"original_line": "module BB_shifter_combiner(lag_I, lag_Q, lead_I, lead_Q, I_out, Q_out);", 
		"bug_line": "module BB_shifter_combiner(lag_I, lag_Q, lead_I lead_Q, I_out, Q_out);",
		"error_description": "Missing comma between port identifiers 'lead_I' and 'lead_Q' in the module port list, causing a syntax error due to invalid separator between ports."
	},
	{
		"original_line": "   parameter real gain = 2 from (0:inf);", 
		"bug_line": "   parameter real gain = 2 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration statement"
	},
	{
		"original_line": "   parameter real rout = 50 from (0:inf);", 
		"bug_line": "   parameter real rout = 50 from (0:inf;",
		"error_description": "Missing closing parenthesis ')' in range expression. The correct syntax requires balanced parentheses for parameter ranges."
	},
	{
		"original_line": "module BB_shifter_combiner(lag_I, lag_Q, lead_I, lead_Q, I_out, Q_out);", 
		"bug_line": "module BB_shifter_combiner(lag_I, lag_Q lead_I, lead_Q, I_out, Q_out);",
		"error_description": "Missing comma between port declarations 'lag_Q' and 'lead_I', causing a syntax error where the parser expects either a comma or closing parenthesis in the port list."
	},
	{
		"original_line": "V(fq,Q_out) <+ rout*I(fq,Q_out);", 
		"bug_line": "V(fq,Q_out) <+ rout*I(fq,Q_out)",
		"error_description": "Missing semicolon at the end of the statement, causing unterminated contribution syntax error"
	},
	{
		"original_line": "V(fq,Q_out) <+ rout*I(fq,Q_out);", 
		"bug_line": "V(fq,Q_out) <+ rout*I(fq,Q_out)",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "I(ei) <+ (1/ri)*V(ei);", 
		"bug_line": "I(ei) <+ (1/ri)*V(ei)",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as VerilogA requires explicit statement termination."
	},
	{
		"original_line": "module BB_shifter_combiner(lag_I, lag_Q, lead_I, lead_Q, I_out, Q_out);", 
		"bug_line": "moduel BB_shifter_combiner(lag_I, lag_Q, lead_I, lead_Q, I_out, Q_out);",
		"error_description": "Misspelled keyword 'module' as 'moduel', which is invalid in VerilogA syntax and will cause a compilation error."
	},
	{
		"original_line": "        V(fq,Q_out) <+ rout*I(fq,Q_out);", 
		"bug_line": "        V(fq,Q_out) <+ rout*I(fq,Q_out)",
		"error_description": "Missing semicolon at the end of the contribution statement, causing a syntax error as all analog block statements must be properly terminated."
	},
	{
		"original_line": "`define CAP(pi,ni,pq,nq,val,fcr) I(pi,ni)<+val*(ddt(V(pi,ni))-2*`M_PI*fcr*V(pq,nq));I(pq,nq)<+val*(ddt(V(pq,nq))+2*`M_PI*fcr*V(pi,ni))", 
		"bug_line": "`define CAP(pi,ni,pq,nq,val,fcr) I(pi,ni)<+val*(ddt(V(pi,ni))-2*`M_PI*fcr*V(pq,nq));I(pq,nq)<+val*(ddt(V(pq,nq))+2*`M_PI*fcr*V(pi,ni)",
		"error_description": "Missing closing parenthesis in the second I(pq,nq) contribution statement causes unbalanced parentheses and invalid expression syntax."
	},
	{
		"original_line": "I(lag_I) <+ V(lag_I)/rin;", 
		"bug_line": "I(lag_I) <+ V(lag_I)/rin)",
		"error_description": "Missing semicolon at statement end and mismatched parentheses: extra closing parenthesis without matching opening parenthesis"
	},
	{
		"original_line": "	I(lag_Q) <+ V(lag_Q)/rin;", 
		"bug_line": "	I(lag_Q) <+ V(lag_Q)/rin",
		"error_description": "Missing semicolon at the end of the contribution statement, causing a syntax error as all analog block statements must be properly terminated."
	},
	{
		"original_line": "	I(eq) <+ (1/ri)*V(eq);", 
		"bug_line": "	I(eq) <+ (1/ri)*V(eq;",
		"error_description": "Missing closing parenthesis for the voltage function call V(eq). The function requires balanced parentheses."
	},
	{
		"original_line": "   parameter real fcr = 1e9 from (0:inf);", 
		"bug_line": "   parameter real fcr = 1e9 from (0:inf;",
		"error_description": "Missing closing parenthesis in the range expression, leaving unclosed parentheses and invalid syntax."
	},
	{
		"original_line": "   parameter real rin = 50 from (0:inf);", 
		"bug_line": "   parameter real rin = 50 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration causes unterminated statement error."
	}
]