module TRDY (clk,devsel,Trdy,storageControl);
input clk,devsel,storageControl;
output reg Trdy;


always@(negedge clk)
begin
case (storageControl)
	0: Trdy<=1;
	1: Trdy<=devsel;
	default:Trdy<=1;
endcase
end
endmodule

module TRDYtst();
reg clk,devsel,storageControl;
wire Trdy;
initial
begin 
$monitor($time ,,,"Devsel=%b  Trdy=%b storageControl=%b",devsel,Trdy,storageControl);
clk=0;
devsel=0;
storageControl=1;
#50
devsel=0;
storageControl=1;
#50
devsel=1;
storageControl=1;
#50
devsel=0;
storageControl=1;
#50
devsel=0;
storageControl=1;
#50
devsel=1;
storageControl=1;
#50
devsel=0;
storageControl=1;
#50
devsel=0;
storageControl=1;
end
TRDY R1(clk,devsel,Trdy,storageControl);
always
begin 
#10 clk=~clk;
end
endmodule
