

================================================================
== Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_113_1'
================================================================
* Date:           Sun Sep  4 20:23:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.180 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  29.700 ns|  29.700 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_1  |        7|        7|         2|          1|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      19|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|      25|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      25|      64|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_236_p2        |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln113_fu_230_p2       |      icmp|   0|  0|   5|          11|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  19|          24|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |InImg_data156_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_2   |   9|          2|   11|         22|
    |col_fu_74                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |col_2_reg_268            |  11|   0|   11|          0|
    |col_fu_74                |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_113_1|  return value|
|InImg_data156_dout            |   in|   16|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_num_data_valid  |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_fifo_cap        |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_empty_n         |   in|    1|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_read            |  out|    1|     ap_fifo|                      InImg_data156|       pointer|
|trunc_ln                      |   in|   11|     ap_none|                           trunc_ln|        scalar|
|this_buff_0_address1          |  out|   11|   ap_memory|                        this_buff_0|         array|
|this_buff_0_ce1               |  out|    1|   ap_memory|                        this_buff_0|         array|
|this_buff_0_we1               |  out|    1|   ap_memory|                        this_buff_0|         array|
|this_buff_0_d1                |  out|   16|   ap_memory|                        this_buff_0|         array|
|this_buff_1_address1          |  out|   11|   ap_memory|                        this_buff_1|         array|
|this_buff_1_ce1               |  out|    1|   ap_memory|                        this_buff_1|         array|
|this_buff_1_we1               |  out|    1|   ap_memory|                        this_buff_1|         array|
|this_buff_1_d1                |  out|   16|   ap_memory|                        this_buff_1|         array|
|this_buff_2_address1          |  out|   11|   ap_memory|                        this_buff_2|         array|
|this_buff_2_ce1               |  out|    1|   ap_memory|                        this_buff_2|         array|
|this_buff_2_we1               |  out|    1|   ap_memory|                        this_buff_2|         array|
|this_buff_2_d1                |  out|   16|   ap_memory|                        this_buff_2|         array|
|this_buff_3_address1          |  out|   11|   ap_memory|                        this_buff_3|         array|
|this_buff_3_ce1               |  out|    1|   ap_memory|                        this_buff_3|         array|
|this_buff_3_we1               |  out|    1|   ap_memory|                        this_buff_3|         array|
|this_buff_3_d1                |  out|   16|   ap_memory|                        this_buff_3|         array|
|this_buff_4_address1          |  out|   11|   ap_memory|                        this_buff_4|         array|
|this_buff_4_ce1               |  out|    1|   ap_memory|                        this_buff_4|         array|
|this_buff_4_we1               |  out|    1|   ap_memory|                        this_buff_4|         array|
|this_buff_4_d1                |  out|   16|   ap_memory|                        this_buff_4|         array|
|this_buff_5_address1          |  out|   11|   ap_memory|                        this_buff_5|         array|
|this_buff_5_ce1               |  out|    1|   ap_memory|                        this_buff_5|         array|
|this_buff_5_we1               |  out|    1|   ap_memory|                        this_buff_5|         array|
|this_buff_5_d1                |  out|   16|   ap_memory|                        this_buff_5|         array|
|this_buff_6_address1          |  out|   11|   ap_memory|                        this_buff_6|         array|
|this_buff_6_ce1               |  out|    1|   ap_memory|                        this_buff_6|         array|
|this_buff_6_we1               |  out|    1|   ap_memory|                        this_buff_6|         array|
|this_buff_6_d1                |  out|   16|   ap_memory|                        this_buff_6|         array|
|indvars_iv82                  |   in|    3|     ap_none|                       indvars_iv82|        scalar|
+------------------------------+-----+-----+------------+-----------------------------------+--------------+

