FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved.
 *
/* bench 18555.0.0 a7929755515e */
/* bench 18555.0.1 dfa01fde30d1 */
/* bench 18555.0.2 6575ef2df87f */
/* bench 18555.0.3 503de8042ff6 */
/* bench 18555.0.4 237a409bb656 */
/* bench 18555.0.5 5c9a7f763d15 */
/* bench 18555.0.6 f668e4931019 */
/* bench 18555.0.7 2370662f689b */
/* bench 18555.0.8 c8a7da05e4b4 */
/* bench 18555.0.9 f8d2f8796b95 */
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
/* bench 20950.3.0 5ba78d56b720 */
/* bench 20950.3.1 073671c0e7cc */
/* bench 20950.3.2 e2503b7fe119 */
/* bench 20950.3.3 6385354183f5 */
/* bench 20950.3.4 ca7b9e3d93ee */
/* bench 20950.3.5 002b741fcf81 */
/* bench 20950.3.6 51cea1db3c69 */
/* bench 20950.3.7 e8baee330f0d */
/* bench 20950.3.8 689bc3e50e63 */
/* bench 20950.3.9 fb30edd68447 */
#include "gk104.h"
#include "changk104.h"

#include <nvif/class.h>

static const struct gk104_fifo_func
gp10b_fifo = {
	.intr.fault = gp100_fifo_intr_fault,
	.pbdma = &gm200_fifo_pbdma,
	.fault.access = gk104_fifo_fault_access,
	.fault.engine = gp100_fifo_fault_engine,
	.fault.reason = gk104_fifo_fault_reason,
	.fault.hubclient = gk104_fifo_fault_hubclient,
	.fault.gpcclient = gk104_fifo_fault_gpcclient,
	.runlist = &gm107_fifo_runlist,
	.chan = {{0,0,PASCAL_CHANNEL_GPFIFO_A}, gk104_fifo_gpfifo_new },
	.cgrp_force = true,
};

int
gp10b_fifo_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
	       struct nvkm_fifo **pfifo)
{
	return gk104_fifo_new_(&gp10b_fifo, device, type, inst, 512, pfifo);
}
