Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Lab4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab4.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab4"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : Lab4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Warren\Desktop\Lab4\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Warren\Desktop\Lab4\Lab4.v" into library work
Parsing module <Lab4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab4>.
WARNING:HDLCompiler:413 - "C:\Users\Warren\Desktop\Lab4\Lab4.v" Line 27: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <debounce>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab4>.
    Related source file is "C:\Users\Warren\Desktop\Lab4\Lab4.v".
        s0 = 4'b0000
        s5 = 4'b0001
        s10 = 4'b0010
        s15 = 4'b0011
        s20 = 4'b0100
        s25 = 4'b0101
        s30 = 4'b0110
        s35 = 4'b0111
        s40 = 4'b1000
        s45 = 4'b1001
        s50 = 4'b1010
        s55 = 4'b1011
        s60 = 4'b1100
        s65 = 4'b1101
        sWait = 4'b1111
    Found 1-bit register for signal <divided_clk>.
    Found 4-bit register for signal <curr>.
    Found 4-bit register for signal <CurrentState>.
    Found 1-bit register for signal <Change>.
    Found 1-bit register for signal <GiveSoda>.
    Found 1-bit register for signal <GiveDiet>.
    Found 4-bit register for signal <NextState>.
    Found 32-bit register for signal <i>.
    Found 4-bit register for signal <TempState>.
    Found 25-bit register for signal <count>.
    Found 25-bit adder for signal <count[24]_GND_1_o_add_1_OUT> created at line 27.
    Found 8x1-bit Read Only RAM for signal <CurrentState[3]_GND_1_o_Mux_71_o>
    Found 4-bit 16-to-1 multiplexer for signal <CurrentState[3]_TempState[3]_wide_mux_70_OUT> created at line 99.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <Lab4> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Warren\Desktop\Lab4\debounce.v".
        M = 2
    Found 1-bit register for signal <clean>.
    Found 2-bit register for signal <shift>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Registers                                            : 20
 1-bit register                                        : 9
 2-bit register                                        : 5
 25-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 4
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 9
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 38

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <i_31> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_30> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_29> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_28> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_27> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_26> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_25> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_24> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_23> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_22> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_21> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_20> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_19> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_18> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_17> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_16> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_15> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_14> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_13> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_12> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_11> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_10> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_9> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_8> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_7> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_6> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_5> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_3> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_2> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_1> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Lab4>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_CurrentState[3]_GND_1_o_Mux_71_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CurrentState<3:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Lab4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Registers                                            : 67
 Flip-Flops                                            : 67
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 13
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 37

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <i_31> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_30> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_29> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_28> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_27> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_26> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_25> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_24> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_23> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_22> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_21> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_20> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_19> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_18> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_17> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_16> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_15> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_14> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_13> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_12> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_11> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_10> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_9> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_8> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_7> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_6> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_5> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_4> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_3> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_2> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_1> has a constant value of 0 in block <Lab4>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Lab4> ...

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1426 - The value init of the FF/Latch i_0 hinder the constant cleaning in the block Lab4.
   You should achieve better results by setting this init to 0.
Found area constraint ratio of 100 (+ 5) on block Lab4, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 146
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 24
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT4                        : 6
#      LUT5                        : 6
#      LUT6                        : 43
#      MUXCY                       : 24
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 61
#      FD                          : 56
#      FDE                         : 4
#      FDE_1                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              61  out of  54576     0%  
 Number of Slice LUTs:                   93  out of  27288     0%  
    Number used as Logic:                93  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:      47  out of    108    43%  
   Number with an unused LUT:            15  out of    108    13%  
   Number of fully used LUT-FF pairs:    46  out of    108    42%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  14  out of    320     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
divided_clk_OBUF                   | BUFG                   | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.576ns (Maximum Frequency: 279.650MHz)
   Minimum input arrival time before clock: 1.903ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.390ns (frequency: 294.971MHz)
  Total number of paths / destination ports: 976 / 27
-------------------------------------------------------------------------
Delay:               3.390ns (Levels of Logic = 2)
  Source:            count_16 (FF)
  Destination:       divided_clk (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: count_16 to divided_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  count_16 (count_16)
     LUT6:I0->O           26   0.203   1.454  GND_1_o_GND_1_o_equal_3_o<24>4 (GND_1_o_GND_1_o_equal_3_o<24>3)
     LUT5:I1->O            1   0.203   0.000  divided_clk_dpot (divided_clk_dpot)
     FDE_1:D                   0.102          divided_clk
    ----------------------------------------
    Total                      3.390ns (0.955ns logic, 2.435ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divided_clk_OBUF'
  Clock period: 3.576ns (frequency: 279.650MHz)
  Total number of paths / destination ports: 187 / 33
-------------------------------------------------------------------------
Delay:               3.576ns (Levels of Logic = 3)
  Source:            debounce_quarter/clean (FF)
  Destination:       NextState_0 (FF)
  Source Clock:      divided_clk_OBUF rising
  Destination Clock: divided_clk_OBUF rising

  Data Path: debounce_quarter/clean to NextState_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.849  debounce_quarter/clean (debounce_quarter/clean)
     LUT3:I1->O           11   0.203   0.883  GND_1_o_PWR_1_o_mux_18_OUT<0>1 (GND_1_o_PWR_1_o_mux_18_OUT<0>)
     LUT5:I4->O            1   0.205   0.684  Mmux_CurrentState[3]_TempState[3]_wide_mux_70_OUT33 (Mmux_CurrentState[3]_TempState[3]_wide_mux_70_OUT32)
     LUT4:I2->O            1   0.203   0.000  Mmux_CurrentState[3]_TempState[3]_wide_mux_70_OUT34 (CurrentState[3]_TempState[3]_wide_mux_70_OUT<0>)
     FD:D                      0.102          NextState_0
    ----------------------------------------
    Total                      3.576ns (1.160ns logic, 2.416ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divided_clk_OBUF'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            diet_in (PAD)
  Destination:       debounce_diet/shift_0 (FF)
  Destination Clock: divided_clk_OBUF rising

  Data Path: diet_in to debounce_diet/shift_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  diet_in_IBUF (diet_in_IBUF)
     FD:D                      0.102          debounce_diet/shift_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divided_clk_OBUF'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            GiveSoda (FF)
  Destination:       GiveSoda (PAD)
  Source Clock:      divided_clk_OBUF rising

  Data Path: GiveSoda to GiveSoda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  GiveSoda (GiveSoda_OBUF)
     OBUF:I->O                 2.571          GiveSoda_OBUF (GiveSoda)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            divided_clk (FF)
  Destination:       divided_clk (PAD)
  Source Clock:      clk falling

  Data Path: divided_clk to divided_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.447   0.616  divided_clk (divided_clk_OBUF)
     OBUF:I->O                 2.571          divided_clk_OBUF (divided_clk)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.390|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divided_clk_OBUF
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
divided_clk_OBUF|    3.576|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.17 secs
 
--> 

Total memory usage is 316848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    1 (   0 filtered)

