

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s'
================================================================
* Date:           Wed Nov 15 11:41:51 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.761|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     116|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      13|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      13|     116|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |sigmoid_table1_U  |sigmoid_ap_fixed_18_4_5_3_0_ap_fixed_18_4_5_3_0_sigmoid_config7_s_sigmoid_tabbkb  |        1|  0|   0|  1024|   10|     1|        10240|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                                                                                  |        1|  0|   0|  1024|   10|     1|        10240|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |index_fu_143_p2              |     +    |      0|  0|  18|          10|          11|
    |ret_V_fu_117_p2              |     +    |      0|  0|  18|           1|          11|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |p_Result_s_fu_93_p2          |   icmp   |      0|  0|  18|          28|           5|
    |tmp_3_fu_111_p2              |   icmp   |      0|  0|  13|          14|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |index_1_fu_163_p3            |  select  |      0|  0|  10|           1|           2|
    |p_2_fu_131_p3                |  select  |      0|  0|  11|           1|          11|
    |p_s_fu_123_p3                |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |index_cast_fu_149_p2         |    xor   |      0|  0|  11|          10|          11|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 116|          69|          67|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |index_1_reg_183          |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  13|   0|   13|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|ap_done      | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|ap_return    | out |   14| ap_ctrl_hs | sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> | return value |
|data_V_read  |  in |   18|   ap_none  |                                  data_V_read                                 |    scalar    |
+-------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_V_read)" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 4 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %data_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 5 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %data_V_read_1, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 6 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_V_cast = sext i10 %tmp to i11" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 7 'sext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.24ns)   --->   "%p_Result_s = icmp slt i28 %r_V, -15" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 8 'icmp' 'p_Result_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i18 %data_V_read_1 to i8" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 9 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_1, i6 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 10 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.10ns)   --->   "%tmp_3 = icmp eq i14 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 11 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.34ns)   --->   "%ret_V = add i11 1, %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_s = select i1 %tmp_3, i11 %ret_V_cast, i11 %ret_V" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 13 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.55ns) (out node of the LUT)   --->   "%p_2 = select i1 %p_Result_s, i11 %p_s, i11 %ret_V_cast" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 14 'select' 'p_2' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp_2 = trunc i11 %p_2 to i10" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 15 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.33ns)   --->   "%index = add i11 512, %p_2" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'index' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%index_cast = xor i10 %tmp_2, -512" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 17 'xor' 'index_cast' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %index, i32 10)" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 18 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.51ns) (out node of the LUT)   --->   "%index_1 = select i1 %tmp_4, i10 -1, i10 %index_cast" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 19 'select' 'index_1' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_8 = zext i10 %index_1 to i64" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 20 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %tmp_8" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 21 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.26ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (2.26ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_s, i4 0)" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'bitconcatenate' 'res_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "ret i14 %res_V_write_assign" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1       (read          ) [ 0000]
r_V                 (bitconcatenate) [ 0000]
tmp                 (partselect    ) [ 0000]
ret_V_cast          (sext          ) [ 0000]
p_Result_s          (icmp          ) [ 0000]
tmp_1               (trunc         ) [ 0000]
p_Result_2          (bitconcatenate) [ 0000]
tmp_3               (icmp          ) [ 0000]
ret_V               (add           ) [ 0000]
p_s                 (select        ) [ 0000]
p_2                 (select        ) [ 0000]
tmp_2               (trunc         ) [ 0000]
index               (add           ) [ 0000]
index_cast          (xor           ) [ 0000]
tmp_4               (bitselect     ) [ 0000]
index_1             (select        ) [ 0110]
tmp_8               (zext          ) [ 0000]
sigmoid_table1_addr (getelementptr ) [ 0101]
StgValue_23         (specpipeline  ) [ 0000]
p_Val2_s            (load          ) [ 0000]
res_V_write_assign  (bitconcatenate) [ 0000]
StgValue_26         (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i18.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="data_V_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="18" slack="0"/>
<pin id="55" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sigmoid_table1_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table1_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="r_V_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="28" slack="0"/>
<pin id="73" dir="0" index="1" bw="18" slack="0"/>
<pin id="74" dir="0" index="2" bw="1" slack="0"/>
<pin id="75" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="18" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="0" index="3" bw="6" slack="0"/>
<pin id="84" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="ret_V_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="p_Result_s_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="28" slack="0"/>
<pin id="95" dir="0" index="1" bw="28" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="18" slack="0"/>
<pin id="101" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_Result_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_3_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="14" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="ret_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="10" slack="0"/>
<pin id="120" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="11" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="index_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="11" slack="0"/>
<pin id="146" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="index_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="index_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="index_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="10" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="0"/>
<pin id="167" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_8_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="res_V_write_assign_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_V_write_assign/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="index_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="1"/>
<pin id="185" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="188" class="1005" name="sigmoid_table1_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="52" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="52" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="92"><net_src comp="79" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="71" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="52" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="89" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="111" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="89" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="117" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="93" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="123" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="89" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="131" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="139" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="143" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="149" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="65" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="186"><net_src comp="163" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="191"><net_src comp="58" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: sigmoid_table1 | {}
 - Input state : 
	Port: sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> : data_V_read | {1 }
	Port: sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7> : sigmoid_table1 | {2 3 }
  - Chain level:
	State 1
		ret_V_cast : 1
		p_Result_s : 1
		p_Result_2 : 1
		tmp_3 : 2
		ret_V : 2
		p_s : 3
		p_2 : 4
		tmp_2 : 5
		index : 5
		index_cast : 6
		tmp_4 : 6
		index_1 : 7
	State 2
		sigmoid_table1_addr : 1
		p_Val2_s : 2
	State 3
		res_V_write_assign : 1
		StgValue_26 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |        ret_V_fu_117       |    0    |    17   |
|          |        index_fu_143       |    0    |    18   |
|----------|---------------------------|---------|---------|
|          |         p_s_fu_123        |    0    |    11   |
|  select  |         p_2_fu_131        |    0    |    11   |
|          |       index_1_fu_163      |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |      p_Result_s_fu_93     |    0    |    18   |
|          |        tmp_3_fu_111       |    0    |    13   |
|----------|---------------------------|---------|---------|
|    xor   |     index_cast_fu_149     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   |  data_V_read_1_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         r_V_fu_71         |    0    |    0    |
|bitconcatenate|     p_Result_2_fu_103     |    0    |    0    |
|          | res_V_write_assign_fu_175 |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_79         |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      ret_V_cast_fu_89     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        tmp_1_fu_99        |    0    |    0    |
|          |        tmp_2_fu_139       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|        tmp_4_fu_155       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |        tmp_8_fu_171       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   108   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      index_1_reg_183      |   10   |
|sigmoid_table1_addr_reg_188|   10   |
+---------------------------+--------+
|           Total           |   20   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   0.85  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   20   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   20   |   117  |
+-----------+--------+--------+--------+
