
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035563                       # Number of seconds simulated
sim_ticks                                 35563119003                       # Number of ticks simulated
final_tick                               565127498940                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291641                       # Simulator instruction rate (inst/s)
host_op_rate                                   377832                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3215852                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907632                       # Number of bytes of host memory used
host_seconds                                 11058.69                       # Real time elapsed on the host
sim_insts                                  3225169798                       # Number of instructions simulated
sim_ops                                    4178323530                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1954176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1901056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2113024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5973248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1333248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1333248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15267                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14852                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16508                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46666                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10416                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10416                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54949511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53455829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     59416161                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167961871                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39592                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37489625                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37489625                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37489625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39592                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54949511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53455829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     59416161                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              205451496                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85283260                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31001958                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25431411                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018268                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13077537                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12085717                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156697                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87054                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32030429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170350177                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31001958                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15242414                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36598655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815891                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6641151                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15667705                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84035387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47436732     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3655961      4.35%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195300      3.80%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440237      4.09%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2999094      3.57%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574494      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027184      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715132      3.23%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17991253     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84035387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363518                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.997463                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33691453                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6224999                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34816076                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544148                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8758702                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077348                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6627                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202021048                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51042                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8758702                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35367812                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2706339                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       826797                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33653357                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2722372                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195151308                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12468                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1697273                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          132                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271111157                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909993038                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909993038                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102851893                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33956                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7252767                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19233267                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242571                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3387241                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183975643                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147806144                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279032                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61056219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186627522                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1895                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84035387                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908255                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29806700     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17796966     21.18%     56.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12064613     14.36%     71.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7641562      9.09%     80.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7504487      8.93%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435673      5.28%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3391784      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       740567      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653035      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84035387                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082919     70.10%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203407     13.17%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258528     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121607310     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018035      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15747056     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8417721      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147806144                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733120                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544893                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381471596                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245066856                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143663301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149351037                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263309                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021138                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1076                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280884                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8758702                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1949648                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163901                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184009582                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314064                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19233267                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022557                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17917                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1076                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129324                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364149                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229217                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14795624                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576923                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22978302                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586790                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8182678                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.702904                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143810253                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143663301                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93730091                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261818015                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684543                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357997                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61590893                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043546                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75276685                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171410                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29970335     39.81%     39.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20446768     27.16%     66.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8368558     11.12%     78.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289577      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3694735      4.91%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1816885      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000545      2.66%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011586      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3677696      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75276685                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3677696                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255611802                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376792582                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1247873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.852833                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.852833                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.172563                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.172563                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655713840                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197096464                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189462432                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85283260                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31086081                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27183964                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1965185                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15606394                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14961763                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2234602                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61886                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36666758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173009833                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31086081                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17196365                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35618986                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9647412                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4158190                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18074980                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778131                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84114990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.367300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48496004     57.65%     57.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1763628      2.10%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3232957      3.84%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3025691      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4996455      5.94%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5195665      6.18%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1229151      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923743      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15251696     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84114990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364504                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.028649                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37820935                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4019128                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34472452                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137098                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7665376                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3375640                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5665                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193537735                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7665376                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39406362                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1374226                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       457914                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33010010                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2201101                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188463238                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751394                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       889186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250146457                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857821093                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857821093                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163057462                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87088948                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22220                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10855                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5891565                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29037978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6303081                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104285                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1992434                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178405095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21695                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150674860                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199835                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53335948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146504025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84114990                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791296                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29012595     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15750996     18.73%     53.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13661119     16.24%     69.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8395568      9.98%     79.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8805879     10.47%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5185358      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2278493      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606198      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418784      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84114990                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590682     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189929     21.31%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110844     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118147153     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1186057      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10841      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25971463     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5359346      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150674860                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766758                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891455                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005916                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386555998                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231763209                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145783875                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151566315                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367506                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8255989                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          931                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1542360                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7665376                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         735334                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64421                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178426794                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208872                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29037978                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6303081                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10855                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          472                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048795                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155225                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204020                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147875952                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24969757                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2798906                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30197395                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22357093                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5227638                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733939                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145946294                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145783875                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89567976                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218460942                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.709408                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409995                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109584522                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124457221                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53970291                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21680                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970394                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76449614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627964                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35067623     45.87%     45.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16238695     21.24%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9092392     11.89%     79.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3074952      4.02%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2944956      3.85%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1224176      1.60%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3295440      4.31%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955498      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4555882      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76449614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109584522                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124457221                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25542705                       # Number of memory references committed
system.switch_cpus1.commit.loads             20781984                       # Number of loads committed
system.switch_cpus1.commit.membars              10840                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19492666                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108635280                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679810                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4555882                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250321244                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364526962                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1168270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109584522                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124457221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109584522                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778242                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778242                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284948                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284948                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684152389                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191019664                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199589392                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21680                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85283260                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30794837                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25026612                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2102441                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13006631                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12016161                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3249388                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89360                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30917832                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170830495                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30794837                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15265549                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37569116                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11284177                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6237540                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15140790                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       902418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83859706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.516626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46290590     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3305125      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2659833      3.17%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6486621      7.74%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1750856      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2261731      2.70%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1637062      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          918732      1.10%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18549156     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83859706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361089                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003095                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32343089                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6049063                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36130880                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243501                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9093164                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5260902                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42377                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204242696                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82816                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9093164                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34707255                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1362426                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1200506                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33954206                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3542141                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     197051265                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30219                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1467056                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1102082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1197                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275899747                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919951995                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919951995                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169123118                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106776626                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40141                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22441                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9715164                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18367149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9362220                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147491                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2961512                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186324333                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        148023109                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       287552                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64356191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196582620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5802                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83859706                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765128                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887708                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29022156     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18105201     21.59%     56.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11799283     14.07%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8769014     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7561458      9.02%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3908180      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3350624      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       628496      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       715294      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83859706                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         867740     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             7      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176684     14.47%     85.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176352     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123328091     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2106288      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16382      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14697237      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7875111      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     148023109                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735664                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1220783                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008247                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381414259                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250719735                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144247533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149243892                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       555229                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7236681                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2920                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          647                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2401147                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9093164                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         563440                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81219                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186362901                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       408955                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18367149                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9362220                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22184                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          647                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1259179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179414                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2438593                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145662843                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13786959                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2360266                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21452855                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20550434                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7665896                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.707989                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144343987                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144247533                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93993329                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265392173                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.691393                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354168                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99078259                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121677689                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64685961                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32764                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2106541                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74766541                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627435                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140808                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28964546     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20764741     27.77%     66.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8453376     11.31%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4747696      6.35%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3880878      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1573557      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1871010      2.50%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       940145      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3570592      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74766541                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99078259                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121677689                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18091541                       # Number of memory references committed
system.switch_cpus2.commit.loads             11130468                       # Number of loads committed
system.switch_cpus2.commit.membars              16382                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17482721                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109636045                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2477163                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3570592                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257559599                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381826314                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1423554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99078259                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121677689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99078259                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860767                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860767                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161755                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161755                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655292105                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199375846                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188462754                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32764                       # number of misc regfile writes
system.l2.replacements                          46667                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1272321                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79435                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.017134                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           520.593246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.657803                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6162.941946                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.596493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5882.523281                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.069667                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5080.589152                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5791.273890                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4839.139905                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4467.614616                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015887                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.188078                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.179520                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.155047                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176736                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.147679                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.136341                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        80354                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39165                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        55536                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  175055                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47750                       # number of Writeback hits
system.l2.Writeback_hits::total                 47750                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        80354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        55536                       # number of demand (read+write) hits
system.l2.demand_hits::total                   175055                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        80354                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39165                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        55536                       # number of overall hits
system.l2.overall_hits::total                  175055                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15267                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14852                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16508                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 46666                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15267                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14852                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16508                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46666                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15267                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14852                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16508                       # number of overall misses
system.l2.overall_misses::total                 46666                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       434196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    839541751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       668558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    800100485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       550971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    858083431                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2499379392                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       434196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    839541751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       668558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    800100485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       550971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    858083431                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2499379392                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       434196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    839541751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       668558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    800100485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       550971                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    858083431                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2499379392                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54017                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              221721                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47750                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47750                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95621                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54017                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               221721                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95621                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54017                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              221721                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.159662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.274950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.229138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.210472                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.159662                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.274950                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.229138                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210472                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.159662                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.274950                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.229138                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210472                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39472.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54990.617083                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53871.565109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42382.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 51979.854071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53558.894956                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39472.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54990.617083                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53871.565109                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42382.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 51979.854071                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53558.894956                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39472.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54990.617083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44570.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53871.565109                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42382.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 51979.854071                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53558.894956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10416                       # number of writebacks
system.l2.writebacks::total                     10416                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15267                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14852                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            46666                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46666                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       371927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    751858074                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       582016                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    713975911                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       477142                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    762556566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2229821636                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       371927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    751858074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       582016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    713975911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       477142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    762556566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2229821636                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       371927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    751858074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       582016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    713975911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       477142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    762556566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2229821636                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.159662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.229138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.210472                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.159662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.274950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.229138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210472                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.159662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.274950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.229138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210472                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 33811.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49247.270191                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38801.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48072.711487                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36703.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46193.152774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47782.574808                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 33811.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49247.270191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38801.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48072.711487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36703.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46193.152774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47782.574808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 33811.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49247.270191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38801.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48072.711487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36703.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46193.152774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47782.574808                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996603                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675354                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843330.950998                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996603                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15667693                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15667693                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15667693                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15667693                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15667693                       # number of overall hits
system.cpu0.icache.overall_hits::total       15667693                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       524625                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       524625                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       524625                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       524625                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       524625                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       524625                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15667705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15667705                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15667705                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15667705                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15667705                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15667705                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43718.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43718.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43718.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43718.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43718.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43718.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       446536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       446536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       446536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       446536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       446536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       446536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40594.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40594.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40594.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95621                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895512                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95877                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.475974                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.481404                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.518596                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915943                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084057                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11631086                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11631086                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709480                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709480                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340566                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340566                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340566                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340566                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       356923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        356923                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       356923                       # number of overall misses
system.cpu0.dcache.overall_misses::total       356923                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10389738043                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10389738043                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1746664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1746664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10391484707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10391484707                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10391484707                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10391484707                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987964                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987964                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19697489                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19697489                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19697489                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19697489                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029770                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029770                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018120                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018120                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018120                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018120                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29112.856615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29112.856615                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38814.755556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38814.755556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29114.079807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29114.079807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29114.079807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29114.079807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16972                       # number of writebacks
system.cpu0.dcache.writebacks::total            16972                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261257                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261257                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261302                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261302                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261302                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261302                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95621                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95621                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95621                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95621                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95621                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95621                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1619677635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1619677635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1619677635                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1619677635                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1619677635                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1619677635                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007976                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004854                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004854                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16938.513872                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16938.513872                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16938.513872                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16938.513872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16938.513872                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16938.513872                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993933                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929540954                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715020.210332                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993933                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18074964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18074964                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18074964                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18074964                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18074964                       # number of overall hits
system.cpu1.icache.overall_hits::total       18074964                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       773294                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       773294                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       773294                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       773294                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       773294                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       773294                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18074980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18074980                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18074980                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18074980                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18074980                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18074980                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48330.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48330.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48330.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48330.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48330.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48330.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       700252                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       700252                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       700252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       700252                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       700252                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       700252                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46683.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46683.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46683.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54017                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232407446                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54273                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4282.192729                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.260590                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.739410                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22677524                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22677524                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4739022                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4739022                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10856                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10856                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10840                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10840                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27416546                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27416546                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27416546                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27416546                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171534                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171534                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171534                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171534                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6990979479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6990979479                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6990979479                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6990979479                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6990979479                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6990979479                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22849058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22849058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4739022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4739022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10840                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27588080                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27588080                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27588080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27588080                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007507                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007507                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006218                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006218                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006218                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006218                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40755.648903                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40755.648903                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40755.648903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40755.648903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40755.648903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40755.648903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11319                       # number of writebacks
system.cpu1.dcache.writebacks::total            11319                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       117517                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       117517                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       117517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       117517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       117517                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       117517                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54017                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54017                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54017                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54017                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54017                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1142950442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1142950442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1142950442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1142950442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1142950442                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1142950442                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002364                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001958                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001958                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21159.087732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21159.087732                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21159.087732                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21159.087732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21159.087732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21159.087732                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997117                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020221529                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056898.243952                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997117                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15140774                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15140774                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15140774                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15140774                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15140774                       # number of overall hits
system.cpu2.icache.overall_hits::total       15140774                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       727582                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       727582                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       727582                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       727582                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       727582                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       727582                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15140790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15140790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15140790                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15140790                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15140790                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15140790                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45473.875000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45473.875000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45473.875000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45473.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45473.875000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45473.875000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       565866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       565866                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       565866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       565866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       565866                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       565866                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43528.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43528.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43528.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43528.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43528.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43528.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72044                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181172549                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72300                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2505.844385                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.714384                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.285616                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901228                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098772                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10472520                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10472520                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6928309                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6928309                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21778                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21778                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16382                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16382                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17400829                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17400829                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17400829                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17400829                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154284                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154284                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154284                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154284                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154284                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154284                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4934706090                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4934706090                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4934706090                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4934706090                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4934706090                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4934706090                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10626804                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10626804                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6928309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6928309                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16382                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17555113                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17555113                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17555113                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17555113                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014518                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014518                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008789                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008789                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008789                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008789                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31984.561523                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31984.561523                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31984.561523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31984.561523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31984.561523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31984.561523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19459                       # number of writebacks
system.cpu2.dcache.writebacks::total            19459                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82240                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82240                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82240                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82240                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82240                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82240                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72044                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72044                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72044                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72044                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72044                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72044                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1381602595                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1381602595                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1381602595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1381602595                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1381602595                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1381602595                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004104                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004104                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19177.205527                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19177.205527                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19177.205527                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19177.205527                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19177.205527                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19177.205527                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
