Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  6 23:02:09 2025
| Host         : LAPTOP-5OB0NPE4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: taskR/clk_6p25MHz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[9]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskS/clk6p25m_inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 592 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.441     -143.953                     17                  285        0.230        0.000                      0                  285        4.500        0.000                       0                   164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.441     -143.953                     17                  285        0.230        0.000                      0                  285        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -9.441ns,  Total Violation     -143.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.441ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.176ns  (logic 7.132ns (37.192%)  route 12.044ns (62.808%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.538    24.260    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X39Y40         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.443    14.784    taskS/task_s_inst/clk
    SLICE_X39Y40         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X39Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.819    taskS/task_s_inst/circle_centre_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -24.260    
  -------------------------------------------------------------------
                         slack                                 -9.441    

Slack (VIOLATED) :        -9.430ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 7.132ns (37.212%)  route 12.034ns (62.788%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.528    24.250    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X39Y42         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X39Y42         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y42         FDPE (Setup_fdpe_C_CE)      -0.205    14.820    taskS/task_s_inst/circle_centre_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -24.250    
  -------------------------------------------------------------------
                         slack                                 -9.430    

Slack (VIOLATED) :        -9.430ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 7.132ns (37.212%)  route 12.034ns (62.788%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.528    24.250    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X39Y42         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X39Y42         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y42         FDPE (Setup_fdpe_C_CE)      -0.205    14.820    taskS/task_s_inst/circle_centre_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -24.250    
  -------------------------------------------------------------------
                         slack                                 -9.430    

Slack (VIOLATED) :        -9.430ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 7.132ns (37.212%)  route 12.034ns (62.788%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.528    24.250    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X39Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X39Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.820    taskS/task_s_inst/circle_centre_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -24.250    
  -------------------------------------------------------------------
                         slack                                 -9.430    

Slack (VIOLATED) :        -9.413ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.184ns  (logic 7.132ns (37.178%)  route 12.052ns (62.822%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.545    24.268    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X38Y39         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.443    14.784    taskS/task_s_inst/clk
    SLICE_X38Y39         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDCE (Setup_fdce_C_CE)      -0.169    14.855    taskS/task_s_inst/circle_centre_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -24.268    
  -------------------------------------------------------------------
                         slack                                 -9.413    

Slack (VIOLATED) :        -9.390ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.162ns  (logic 7.132ns (37.220%)  route 12.030ns (62.780%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.523    24.246    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X38Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X38Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.856    taskS/task_s_inst/circle_centre_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -24.246    
  -------------------------------------------------------------------
                         slack                                 -9.390    

Slack (VIOLATED) :        -9.390ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.162ns  (logic 7.132ns (37.220%)  route 12.030ns (62.780%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.523    24.246    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X38Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X38Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X38Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.856    taskS/task_s_inst/circle_centre_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -24.246    
  -------------------------------------------------------------------
                         slack                                 -9.390    

Slack (VIOLATED) :        -9.303ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.025ns  (logic 7.132ns (37.488%)  route 11.893ns (62.512%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.386    24.109    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X41Y40         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X41Y40         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X41Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.806    taskS/task_s_inst/circle_centre_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -24.109    
  -------------------------------------------------------------------
                         slack                                 -9.303    

Slack (VIOLATED) :        -9.299ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.035ns  (logic 7.132ns (37.468%)  route 11.903ns (62.532%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.397    24.119    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X39Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X39Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.820    taskS/task_s_inst/circle_centre_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -24.119    
  -------------------------------------------------------------------
                         slack                                 -9.299    

Slack (VIOLATED) :        -9.299ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.035ns  (logic 7.132ns (37.468%)  route 11.903ns (62.532%))
  Logic Levels:           26  (CARRY4=11 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.563     5.084    taskS/task_s_inst/clk
    SLICE_X37Y39         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.873     6.413    taskS/task_s_inst/dir[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.124     6.537 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.537    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.935 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.935    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.269 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=40, routed)          1.043     8.312    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X39Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.615 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8/O
                         net (fo=22, routed)          0.690     9.305    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_8_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.429 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13/O
                         net (fo=19, routed)          0.700    10.130    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry_i_13_n_0
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.124    10.254 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.546    10.800    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    10.924 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.924    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.474 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/CO[3]
                         net (fo=2, routed)           1.175    12.648    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I2_O)        0.124    12.772 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.772    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_4_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.352 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/O[2]
                         net (fo=1, routed)           0.602    13.955    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return0[9]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.302    14.257 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.257    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.658    taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__0_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.992 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/O[1]
                         net (fo=6, routed)           1.023    16.015    taskS/task_s_inst/check_collision_inst/d[11]
    SLICE_X45Y42         LUT4 (Prop_lut4_I1_O)        0.303    16.318 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.318    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_7_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.868 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.011    17.879    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124    18.003 r  taskS/task_s_inst/check_collision_inst/i__carry_i_11__0/O
                         net (fo=5, routed)           0.598    18.601    taskS/task_s_inst/check_collision_inst/i__carry_i_11__0_n_0
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.725 r  taskS/task_s_inst/check_collision_inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    19.048    taskS/task_s_inst/check_collision_inst/i__carry_i_3__1_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.555 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.555    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.669 r  taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          1.156    20.825    taskS/task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124    20.949 f  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7/O
                         net (fo=2, routed)           0.709    21.659    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_7_n_0
    SLICE_X40Y39         LUT2 (Prop_lut2_I1_O)        0.124    21.783 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.783    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.181 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    22.181    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.295 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.615    22.909    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    23.033 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.280    23.313    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.437 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.162    23.599    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124    23.723 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.397    24.119    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X39Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.444    14.785    taskS/task_s_inst/clk
    SLICE_X39Y41         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.820    taskS/task_s_inst/circle_centre_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -24.119    
  -------------------------------------------------------------------
                         slack                                 -9.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 taskR/offset_seven_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_seven_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     1.442    taskR/CLK
    SLICE_X29Y13         FDRE                                         r  taskR/offset_seven_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  taskR/offset_seven_reg[3]/Q
                         net (fo=3, routed)           0.100     1.670    taskR/offset_seven_reg__0[3]
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.104     1.774 r  taskR/offset_seven[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    taskR/p_0_in__1[4]
    SLICE_X29Y13         FDRE                                         r  taskR/offset_seven_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     1.955    taskR/CLK
    SLICE_X29Y13         FDRE                                         r  taskR/offset_seven_reg[4]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.102     1.544    taskR/offset_seven_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.285%)  route 0.199ns (51.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.553     1.436    taskR/CLK
    SLICE_X29Y21         FDRE                                         r  taskR/offset_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  taskR/offset_zero_reg[0]/Q
                         net (fo=8, routed)           0.199     1.776    taskR/offset_zero_reg__0[0]
    SLICE_X30Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  taskR/offset_zero[5]_i_1/O
                         net (fo=1, routed)           0.000     1.821    taskR/p_0_in__0[5]
    SLICE_X30Y21         FDRE                                         r  taskR/offset_zero_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.820     1.947    taskR/CLK
    SLICE_X30Y21         FDRE                                         r  taskR/offset_zero_reg[5]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.121     1.590    taskR/offset_zero_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.553     1.436    taskR/CLK
    SLICE_X29Y21         FDRE                                         r  taskR/offset_zero_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  taskR/offset_zero_reg[6]/Q
                         net (fo=5, routed)           0.168     1.745    taskR/offset_zero_reg__0[6]
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.042     1.787 r  taskR/offset_zero[7]_i_2/O
                         net (fo=1, routed)           0.000     1.787    taskR/p_0_in__0[7]
    SLICE_X29Y21         FDRE                                         r  taskR/offset_zero_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.821     1.948    taskR/CLK
    SLICE_X29Y21         FDRE                                         r  taskR/offset_zero_reg[7]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.107     1.543    taskR/offset_zero_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 taskS/clk6p25m_inst/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/clk6p25m_inst/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.563     1.446    taskS/clk6p25m_inst/clk
    SLICE_X37Y46         FDRE                                         r  taskS/clk6p25m_inst/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  taskS/clk6p25m_inst/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.170     1.757    taskS/clk6p25m_inst/COUNT[0]
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.800 r  taskS/clk6p25m_inst/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.800    taskS/clk6p25m_inst/slow_clk_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  taskS/clk6p25m_inst/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     1.959    taskS/clk6p25m_inst/clk
    SLICE_X37Y46         FDRE                                         r  taskS/clk6p25m_inst/slow_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    taskS/clk6p25m_inst/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 taskS/task_s_inst/frame_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.562     1.445    taskS/task_s_inst/clk
    SLICE_X40Y42         FDCE                                         r  taskS/task_s_inst/frame_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  taskS/task_s_inst/frame_count_reg[5]/Q
                         net (fo=5, routed)           0.156     1.742    taskS/task_s_inst/frame_count_reg_n_0_[5]
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  taskS/task_s_inst/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    taskS/task_s_inst/frame_count[5]
    SLICE_X40Y42         FDCE                                         r  taskS/task_s_inst/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     1.959    taskS/task_s_inst/clk
    SLICE_X40Y42         FDCE                                         r  taskS/task_s_inst/frame_count_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X40Y42         FDCE (Hold_fdce_C_D)         0.092     1.537    taskS/task_s_inst/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 taskR/movement_counter_seven_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/movement_counter_seven_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.564     1.447    taskR/CLK
    SLICE_X11Y11         FDRE                                         r  taskR/movement_counter_seven_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  taskR/movement_counter_seven_reg[11]/Q
                         net (fo=2, routed)           0.119     1.707    taskR/movement_counter_seven_reg[11]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  taskR/movement_counter_seven_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    taskR/movement_counter_seven_reg[8]_i_1_n_4
    SLICE_X11Y11         FDRE                                         r  taskR/movement_counter_seven_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.834     1.961    taskR/CLK
    SLICE_X11Y11         FDRE                                         r  taskR/movement_counter_seven_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    taskR/movement_counter_seven_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 taskR/movement_counter_seven_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/movement_counter_seven_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.563     1.446    taskR/CLK
    SLICE_X11Y12         FDRE                                         r  taskR/movement_counter_seven_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  taskR/movement_counter_seven_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    taskR/movement_counter_seven_reg[15]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  taskR/movement_counter_seven_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    taskR/movement_counter_seven_reg[12]_i_1_n_4
    SLICE_X11Y12         FDRE                                         r  taskR/movement_counter_seven_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.832     1.959    taskR/CLK
    SLICE_X11Y12         FDRE                                         r  taskR/movement_counter_seven_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    taskR/movement_counter_seven_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 taskR/movement_counter_seven_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/movement_counter_seven_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.562     1.445    taskR/CLK
    SLICE_X11Y13         FDRE                                         r  taskR/movement_counter_seven_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  taskR/movement_counter_seven_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    taskR/movement_counter_seven_reg[19]
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  taskR/movement_counter_seven_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    taskR/movement_counter_seven_reg[16]_i_1_n_4
    SLICE_X11Y13         FDRE                                         r  taskR/movement_counter_seven_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.831     1.958    taskR/CLK
    SLICE_X11Y13         FDRE                                         r  taskR/movement_counter_seven_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    taskR/movement_counter_seven_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 taskR/movement_counter_seven_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/movement_counter_seven_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.562     1.445    taskR/CLK
    SLICE_X11Y14         FDRE                                         r  taskR/movement_counter_seven_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  taskR/movement_counter_seven_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    taskR/movement_counter_seven_reg[23]
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  taskR/movement_counter_seven_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    taskR/movement_counter_seven_reg[20]_i_1_n_4
    SLICE_X11Y14         FDRE                                         r  taskR/movement_counter_seven_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.831     1.958    taskR/CLK
    SLICE_X11Y14         FDRE                                         r  taskR/movement_counter_seven_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    taskR/movement_counter_seven_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 taskR/movement_counter_seven_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/movement_counter_seven_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.562     1.445    taskR/CLK
    SLICE_X11Y15         FDRE                                         r  taskR/movement_counter_seven_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  taskR/movement_counter_seven_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    taskR/movement_counter_seven_reg[27]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  taskR/movement_counter_seven_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    taskR/movement_counter_seven_reg[24]_i_1_n_4
    SLICE_X11Y15         FDRE                                         r  taskR/movement_counter_seven_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.830     1.957    taskR/CLK
    SLICE_X11Y15         FDRE                                         r  taskR/movement_counter_seven_reg[27]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X11Y15         FDRE (Hold_fdre_C_D)         0.105     1.550    taskR/movement_counter_seven_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   ss/an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y12   taskR/movement_counter_seven_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y13   taskR/movement_counter_seven_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y13   taskR/movement_counter_seven_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y13   taskR/movement_counter_seven_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y13   taskR/movement_counter_seven_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y9    taskR/movement_counter_seven_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   taskR/movement_counter_seven_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y14   taskR/movement_counter_seven_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y12   taskR/movement_counter_seven_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   taskR/movement_counter_seven_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   taskR/movement_counter_seven_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   taskR/movement_counter_seven_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y13   taskR/movement_counter_seven_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   taskR/movement_counter_seven_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   taskR/movement_counter_seven_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   taskR/movement_counter_seven_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   taskR/movement_counter_seven_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   taskS/clk6p25m_inst/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ss/an_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   taskR/offset_seven_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ss/an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   ss/an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   ss/counter_381hz_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   ss/counter_381hz_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y16   taskR/movement_counter_seven_reg[28]/C



