Compile Report
Microchip Technology Inc. - Microchip Libero Software Release v2024.2 (Version 2024.2.0.13)
Date: Sun Aug 17 16:17:41 2025

Device Selection
+------------------------+--------------+
| Family                 | PolarFireSoC |
| Device                 | MPFS025T     |
| Package                | FCVG484      |
| Speed Grade            | -1           |
| Core Voltage           | 1.0V         |
| Part Range             | IND          |
| Default I/O technology | LVCMOS 1.8V  |
+------------------------+--------------+

Source Files
+---------+------------------------------------------------------------------------------+
| Topcell | my_design                                                                    |
| Format  | Verilog                                                                      |
| Source  | /home/jessica/Desktop/github__echocore_jessica/qam_16/synthesis/my_design.vm |
+---------+------------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 15   | 22956 | 0.07       |
| DFF                       | 21   | 22956 | 0.09       |
| I/O Register              | 0    | 324   | 0.00       |
| User I/O                  | 4    | 108   | 3.70       |
| -- Single-ended I/O       | 4    | 108   | 3.70       |
| -- Differential I/O Pairs | 0    | 54    | 0.00       |
| uSRAM                     | 0    | 204   | 0.00       |
| LSRAM                     | 0    | 84    | 0.00       |
| Math                      | 0    | 68    | 0.00       |
| H-Chip Global             | 1    | 24    | 4.17       |
| PLL                       | 0    | 8     | 0.00       |
| DLL                       | 0    | 8     | 0.00       |
| Transceiver Lanes         | 0    | 4     | 0.00       |
| Transceiver PCIe          | 0    | 2     | 0.00       |
| MSS                       | 0    | 1     | 0.00       |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+-----------------------+------+-----+
| Type                  | 4LUT | DFF |
+-----------------------+------+-----+
| Fabric Logic          | 15   | 21  |
| uSRAM Interface Logic | 0    | 0   |
| LSRAM Interface Logic | 0    | 0   |
| Math Interface Logic  | 0    | 0   |
| Total Used            | 15   | 21  |
+-----------------------+------+-----+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 2            | 0           | 0               |
| Output I/O                    | 2            | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------+
| Fanout | Type    | Name                |
+--------+---------+---------------------+
| 21     | INT_NET | Net   : NN_1        |
|        |         | Driver: I_1/U0_RGB1 |
|        |         | Source: NETLIST     |
+--------+---------+---------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+---------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                |
+--------+---------+---------------------------------------------------------------------------------------------------------------------+
| 22     | INT_NET | Net   : reset_c                                                                                                     |
|        |         | Driver: reset_ibuf                                                                                                  |
| 7      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_4_i                     |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst_RNITUKR7         |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[0]                  |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[0] |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_124                     |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_2_i_o2  |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_199                     |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/rst_syst_lat_i_a2         |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i_Z  |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i    |
| 4      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[1]                  |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[1] |
| 3      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[2]                        |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[2]        |
| 3      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[1]                        |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[1]        |
| 3      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/async_rstn                          |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine[0]          |
+--------+---------+---------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+---------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                |
+--------+---------+---------------------------------------------------------------------------------------------------------------------+
| 22     | INT_NET | Net   : reset_c                                                                                                     |
|        |         | Driver: reset_ibuf                                                                                                  |
| 7      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_4_i                     |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/init_rst_RNITUKR7         |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[0]                  |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[0] |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_124                     |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/un1_coef_on_outpi_2_i_o2  |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/N_199                     |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/rst_syst_lat_i_a2         |
| 5      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i_Z  |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/N_171_i    |
| 4      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/count[1]                  |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/latency_0/syst_counter_0/count_Z[1] |
| 3      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[2]                        |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[2]        |
| 3      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/delayLine[1]                        |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine_Z[1]        |
| 3      | INT_NET | Net   : COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/async_rstn                          |
|        |         | Driver: COREFIR_PF_C0_0/COREFIR_PF_C0_0/enum_g5.enum_fir_g5/adv_enum.adv_enum_0/dvalid_pipe_3/delayLine[0]          |
+--------+---------+---------------------------------------------------------------------------------------------------------------------+

