{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745240947600 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745240947601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 21 21:09:06 2025 " "Processing started: Mon Apr 21 21:09:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745240947601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240947601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vibration_clearing -c vibration_clearing " "Command: quartus_map --read_settings_files=on --write_settings_files=off vibration_clearing -c vibration_clearing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240947601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745240947901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745240947901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibration_clearing_rtl " "Found entity 1: vibration_clearing_rtl" {  } { { "../code/vibration_clearing_rtl.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/vibration_clearing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vibration_clearing " "Found entity 1: vibration_clearing" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../code/timer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/number_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/number_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_display " "Found entity 1: number_display" {  } { { "../code/number_display.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/number_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/counter_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/counter_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_M " "Found entity 1: counter_M" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/counter_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../code/clk_div.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bcd_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.21/vibration_clearing/code/bcd_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_displayer " "Found entity 1: bcd_displayer" {  } { { "../code/bcd_displayer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/bcd_displayer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745240953222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240953222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vibration_clearing " "Elaborating entity \"vibration_clearing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745240953248 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..1\] vibration_clearing.v(5) " "Output port \"LEDG\[7..1\]\" at vibration_clearing.v(5) has no driver" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745240953249 "|vibration_clearing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vibration_clearing_rtl vibration_clearing_rtl:u_vc " "Elaborating entity \"vibration_clearing_rtl\" for hierarchy \"vibration_clearing_rtl:u_vc\"" {  } { { "../code/vibration_clearing.v" "u_vc" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div vibration_clearing_rtl:u_vc\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"vibration_clearing_rtl:u_vc\|clk_div:u_clk_div\"" {  } { { "../code/vibration_clearing_rtl.v" "u_clk_div" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer vibration_clearing_rtl:u_vc\|timer:u_timer " "Elaborating entity \"timer\" for hierarchy \"vibration_clearing_rtl:u_vc\|timer:u_timer\"" {  } { { "../code/vibration_clearing_rtl.v" "u_timer" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div vibration_clearing_rtl:u_vc\|timer:u_timer\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"vibration_clearing_rtl:u_vc\|timer:u_timer\|clk_div:u_clk_div\"" {  } { { "../code/timer.v" "u_clk_div" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M vibration_clearing_rtl:u_vc\|timer:u_timer\|counter_M:u_counter " "Elaborating entity \"counter_M\" for hierarchy \"vibration_clearing_rtl:u_vc\|timer:u_timer\|counter_M:u_counter\"" {  } { { "../code/timer.v" "u_counter" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter_M.v(21) " "Verilog HDL assignment warning at counter_M.v(21): truncated value with size 32 to match size of target (5)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/counter_M.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745240953265 "|vibration_clearing|vibration_clearing_rtl:u_vc|timer:u_timer|counter_M:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_displayer vibration_clearing_rtl:u_vc\|timer:u_timer\|bcd_displayer:u_displayer " "Elaborating entity \"bcd_displayer\" for hierarchy \"vibration_clearing_rtl:u_vc\|timer:u_timer\|bcd_displayer:u_displayer\"" {  } { { "../code/timer.v" "u_displayer" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd vibration_clearing_rtl:u_vc\|timer:u_timer\|bcd_displayer:u_displayer\|bin2bcd:u_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"vibration_clearing_rtl:u_vc\|timer:u_timer\|bcd_displayer:u_displayer\|bin2bcd:u_bin2bcd\"" {  } { { "../code/bcd_displayer.v" "u_bin2bcd" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/bcd_displayer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 bin2bcd.v(16) " "Verilog HDL assignment warning at bin2bcd.v(16): truncated value with size 5 to match size of target (4)" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/bin2bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745240953268 "|vibration_clearing|vibration_clearing_rtl:u_vc|timer:u_timer|bcd_displayer:u_displayer|bin2bcd:u_bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_display vibration_clearing_rtl:u_vc\|timer:u_timer\|bcd_displayer:u_displayer\|number_display:gen_display\[0\].u_number_display " "Elaborating entity \"number_display\" for hierarchy \"vibration_clearing_rtl:u_vc\|timer:u_timer\|bcd_displayer:u_displayer\|number_display:gen_display\[0\].u_number_display\"" {  } { { "../code/bcd_displayer.v" "gen_display\[0\].u_number_display" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/bcd_displayer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M counter_M:u_counter_M " "Elaborating entity \"counter_M\" for hierarchy \"counter_M:u_counter_M\"" {  } { { "../code/vibration_clearing.v" "u_counter_M" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_M.v(21) " "Verilog HDL assignment warning at counter_M.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/counter_M.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745240953271 "|vibration_clearing|counter_M:u_counter_M"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[7\] " "Net \"counter\[7\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[7\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[6\] " "Net \"counter\[6\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[6\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[5\] " "Net \"counter\[5\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[5\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[4\] " "Net \"counter\[4\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[4\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745240953287 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vibration_clearing_rtl:u_vc\|timer:u_timer\|counter\[7\] " "Net \"vibration_clearing_rtl:u_vc\|timer:u_timer\|counter\[7\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[7\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vibration_clearing_rtl:u_vc\|timer:u_timer\|counter\[6\] " "Net \"vibration_clearing_rtl:u_vc\|timer:u_timer\|counter\[6\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[6\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vibration_clearing_rtl:u_vc\|timer:u_timer\|counter\[5\] " "Net \"vibration_clearing_rtl:u_vc\|timer:u_timer\|counter\[5\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[5\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745240953287 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[7\] " "Net \"counter\[7\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[7\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[6\] " "Net \"counter\[6\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[6\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[5\] " "Net \"counter\[5\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[5\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "counter\[4\] " "Net \"counter\[4\]\" is missing source, defaulting to GND" {  } { { "../code/vibration_clearing.v" "counter\[4\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745240953287 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745240953287 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745240953561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745240953583 "|vibration_clearing|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745240953583 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745240953631 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745240953875 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vibration_clearing_rtl:u_vc\|key_out1 " "Logic cell \"vibration_clearing_rtl:u_vc\|key_out1\"" {  } { { "../code/vibration_clearing_rtl.v" "key_out1" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing_rtl.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240953878 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1745240953878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745240953994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745240953994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../code/vibration_clearing.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.21/vibration_clearing/code/vibration_clearing.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745240954036 "|vibration_clearing|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745240954036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745240954037 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745240954037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745240954037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745240954037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745240954052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 21 21:09:14 2025 " "Processing ended: Mon Apr 21 21:09:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745240954052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745240954052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745240954052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745240954052 ""}
