/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 00:25:48 CST 2026
 * 
 */

/* Generation options: */
#ifndef __mkTb_TTPoE_h__
#define __mkTb_TTPoE_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkTTPoE_Top.h"


/* Class declaration for the mkTb_TTPoE module */
class MOD_mkTb_TTPoE : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cnt_ack;
  MOD_Reg<tUInt32> INST_cnt_close;
  MOD_Reg<tUInt32> INST_cnt_close_ack;
  MOD_Reg<tUInt32> INST_cnt_close_xack;
  MOD_Reg<tUInt32> INST_cnt_nack_nl;
  MOD_Reg<tUInt32> INST_cnt_noc_bypass;
  MOD_Reg<tUInt32> INST_cnt_open;
  MOD_Reg<tUInt32> INST_cnt_open_ack;
  MOD_Reg<tUInt32> INST_cnt_open_nack;
  MOD_Reg<tUInt32> INST_cnt_payload;
  MOD_Reg<tUInt32> INST_cycle;
  MOD_Reg<tUInt8> INST_done;
  MOD_mkTTPoE_Top INST_dut;
 
 /* Constructor */
 public:
  MOD_mkTb_TTPoE(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt32 DEF_b__h513;
 
 /* Local definitions */
 private:
  tUInt32 DEF_unsigned_cycle___d8;
  tUInt32 DEF_b__h679;
  tUInt32 DEF_b__h676;
  tUInt32 DEF_b__h673;
  tUInt32 DEF_b__h670;
  tUInt32 DEF_b__h667;
  tUInt32 DEF_b__h664;
  tUInt32 DEF_b__h661;
  tUInt32 DEF_b__h658;
  tUInt32 DEF_b__h652;
  tUInt32 DEF_b__h655;
  tUWide DEF_dut_mac_tx_out_get___d67;
  tUWide DEF_dut_noc_rx_out_get___d110;
 
 /* Rules */
 public:
  void RL_count_cycles();
  void RL_finish_check();
  void RL_stim_host_open();
  void RL_stim_net_open_kid2();
  void RL_stim_inq_alloc_tag_kid2();
  void RL_stim_net_open_ack();
  void RL_stim_no_link_payload();
  void RL_stim_host_payload();
  void RL_stim_net_open_kid4();
  void RL_stim_inq_no_tag_kid4();
  void RL_stim_net_payload();
  void RL_stim_host_close();
  void RL_stim_net_close();
  void RL_monitor_mac_tx();
  void RL_monitor_noc_rx();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTb_TTPoE &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTb_TTPoE &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTb_TTPoE &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTb_TTPoE &backing);
};

#endif /* ifndef __mkTb_TTPoE_h__ */
