Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Feb 27 00:00:52 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_io_timing_summary_routed.rpt -pb simple_io_timing_summary_routed.pb -rpx simple_io_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       145         
HPDR-1     Warning           Port pin direction inconsistency                                  10          
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (145)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (291)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (1553)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (145)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ddr_clk_reg/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: mic_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (291)
--------------------------------------------------
 There are 291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1553)
---------------------------------
 There are 1553 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.425    -4316.565                   3652                 4536        0.034        0.000                      0                 4504       -0.444      -35.816                     142                  1560  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.625}       81.250          12.308          
  clk_out2_clk_wiz_0    {1.250 2.500}        2.500           400.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.625}       81.250          12.308          
  clk_out2_clk_wiz_0_1  {1.250 2.500}        2.500           400.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         79.764        0.000                      0                    1        0.366        0.000                      0                    1       40.125        0.000                       0                     3  
  clk_out2_clk_wiz_0         -3.425    -4316.565                   3652                 4503        0.100        0.000                      0                 4503       -0.444      -35.816                     142                  1554  
  clkfbout_clk_wiz_0                                                                                                                                                      8.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       79.768        0.000                      0                    1        0.366        0.000                      0                    1       40.125        0.000                       0                     3  
  clk_out2_clk_wiz_0_1       -3.424    -4313.484                   3651                 4503        0.100        0.000                      0                 4503       -0.444      -35.816                     142                  1554  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         79.764        0.000                      0                    1        0.250        0.000                      0                    1  
                      clk_out2_clk_wiz_0        998.623        0.000                      0                   16                                                                        
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -3.425    -4316.565                   3652                 4503        0.034        0.000                      0                 4503  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       79.764        0.000                      0                    1        0.250        0.000                      0                    1  
                      clk_out2_clk_wiz_0_1      998.623        0.000                      0                   16                                                                        
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -3.425    -4316.565                   3652                 4503        0.034        0.000                      0                 4503  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**           clk_out2_clk_wiz_0                                1.065        0.000                      0                   16                                                                        
**default**           clk_out2_clk_wiz_0_1                              1.065        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.764ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0 rise@81.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 87.000 - 81.250 ) 
    Source Clock Delay      (SCD):    6.098ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.547     6.098    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518     6.616 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.421    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.545 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.545    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.431    87.000    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.348    
                         clock uncertainty           -0.116    87.232    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.077    87.309    clock_reg
  -------------------------------------------------------------------
                         required time                         87.309    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 79.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556     1.799    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.963 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.240    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.285 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.285    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824     2.347    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.799    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120     1.919    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.250      79.095     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.250      80.001     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.250      80.250     SLICE_X54Y80    clock_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.250      78.750     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :         3652  Failing Endpoints,  Worst Slack       -3.425ns,  Total Violation    -4316.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :          142  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -35.816ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.425ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.402ns  (logic 2.093ns (38.742%)  route 3.309ns (61.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.359 r  core_1/cic_inst/e_data_reg[15]_i_1__0/O[3]
                         net (fo=2, routed)           0.438    11.797    core_1/cic_inst/e_data0[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306    12.103 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_1/O
                         net (fo=2, routed)           0.666    12.769    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIA
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.344    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                 -3.425    

Slack (VIOLATED) :        -3.346ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.324ns  (logic 2.337ns (43.898%)  route 2.987ns (56.102%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.606 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.291    11.897    core_1/cic_inst/e_data0[21]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.303    12.200 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.690    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.344    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                 -3.346    

Slack (VIOLATED) :        -3.315ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.392ns  (logic 2.456ns (45.548%)  route 2.936ns (54.452%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.538    12.726    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -3.315    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.374ns  (logic 2.342ns (43.577%)  route 3.032ns (56.423%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 9.489 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.468 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.450    11.918    core_0/cic_inst/e_data0[17]
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.221 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.487    12.708    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.420     9.489    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.799    
                         clock uncertainty           -0.066     9.733    
    SLICE_X34Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.402    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                 -3.306    

Slack (VIOLATED) :        -3.293ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.267ns  (logic 2.223ns (42.207%)  route 3.044ns (57.793%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.492 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.295    11.787    core_1/cic_inst/e_data0[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.303    12.090 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.543    12.633    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.340    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                 -3.293    

Slack (VIOLATED) :        -3.273ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.249ns (42.904%)  route 2.993ns (57.096%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.491    12.608    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.336    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                 -3.273    

Slack (VIOLATED) :        -3.269ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.345ns  (logic 2.456ns (45.951%)  route 2.889ns (54.049%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.679    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.066     9.737    
    SLICE_X30Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 -3.269    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.226ns  (logic 2.249ns (43.037%)  route 2.977ns (56.963%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.475    12.592    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.336    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.209ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.272ns  (logic 2.220ns (42.107%)  route 3.052ns (57.893%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.493 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[0]
                         net (fo=2, routed)           0.292    11.785    core_1/cic_inst/e_data0[20]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.084 r  core_1/cic_inst/mean_avg_power_reg_128_191_18_20_i_3/O
                         net (fo=2, routed)           0.554    12.639    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/DIC
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/WCLK
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/CLK
                         clock pessimism              0.312     9.826    
                         clock uncertainty           -0.066     9.760    
    SLICE_X34Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.429    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                 -3.209    

Slack (VIOLATED) :        -3.209ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.292ns  (logic 1.995ns (37.698%)  route 3.297ns (62.302%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 9.515 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.264 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[1]
                         net (fo=2, routed)           0.418    11.681    core_1/cic_inst/e_data0[9]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.303    11.984 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11_i_1/O
                         net (fo=2, routed)           0.674    12.658    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/DIA
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.446     9.515    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/WCLK
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/CLK
                         clock pessimism              0.327     9.842    
                         clock uncertainty           -0.066     9.776    
    SLICE_X30Y47         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.449    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                 -3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.687%)  route 0.454ns (76.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 3.647 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.557     3.050    core_0/state_machine_inst/clk_out2
    SLICE_X37Y84         FDCE                                         r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     3.191 r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/Q
                         net (fo=97, routed)          0.454     3.645    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.874     3.647    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.284     3.363    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.546    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 core_1/cic_inst/differentiator_0/data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/differentiator_0/out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.477ns  (logic 0.274ns (57.473%)  route 0.203ns (42.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     3.055    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X38Y40         FDCE                                         r  core_1/cic_inst/differentiator_0/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_1/cic_inst/differentiator_0/data_reg[13]/Q
                         net (fo=2, routed)           0.203     3.422    core_1/cic_inst/u_integrator_2/out_reg[23]_5[13]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.045     3.467 r  core_1/cic_inst/u_integrator_2/out0_carry__2_i_3__3/O
                         net (fo=1, routed)           0.000     3.467    core_1/cic_inst/differentiator_0/out_reg[15]_2[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.532 r  core_1/cic_inst/differentiator_0/out0_carry__2/O[1]
                         net (fo=1, routed)           0.000     3.532    core_1/cic_inst/differentiator_0/out0_carry__2_n_6
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.829     3.601    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/C
                         clock pessimism             -0.284     3.317    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     3.422    core_1/cic_inst/differentiator_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.549     3.054    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.076     3.130    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.250    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.830     3.602    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.053    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.075     3.128    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     3.250    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     3.601    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.548     3.053    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.075     3.128    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 3.599 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.599    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.548     3.051    
    SLICE_X45Y63         FDCE (Hold_fdce_C_D)         0.075     3.126    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.549     3.054    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.075     3.129    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.054    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075     3.129    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.598    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.547     3.051    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     3.126    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.490ns  (logic 0.252ns (51.435%)  route 0.238ns (48.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 3.600 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X31Y90         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141     3.194 r  core_0/cic_inst/differentiator_0/data_reg[22]/Q
                         net (fo=2, routed)           0.238     3.432    core_0/cic_inst/u_integrator_2/out_reg[23]_5[22]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.045     3.477 r  core_0/cic_inst/u_integrator_2/out0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     3.477    core_0/cic_inst/differentiator_0/out_reg[23]_3[2]
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.543 r  core_0/cic_inst/differentiator_0/out0_carry__4/O[2]
                         net (fo=1, routed)           0.000     3.543    core_0/cic_inst/differentiator_0/out0_carry__4_n_5
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/C
                         clock pessimism             -0.284     3.316    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.105     3.421    core_0/cic_inst/differentiator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y24    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y24    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y38    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y38    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y39    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y39    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y32    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y32    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.768ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0_1 rise@81.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 87.000 - 81.250 ) 
    Source Clock Delay      (SCD):    6.098ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.547     6.098    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518     6.616 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.421    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.545 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.545    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.431    87.000    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.348    
                         clock uncertainty           -0.112    87.236    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.077    87.313    clock_reg
  -------------------------------------------------------------------
                         required time                         87.313    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 79.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556     1.799    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.963 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.240    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.285 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.285    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824     2.347    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.799    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120     1.919    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.250      79.095     BUFGCTRL_X0Y2   clock_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.250      80.001     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         81.250      80.250     SLICE_X54Y80    clock_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.250      78.750     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.625      40.125     SLICE_X54Y80    clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :         3651  Failing Endpoints,  Worst Slack       -3.424ns,  Total Violation    -4313.484ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :          142  Failing Endpoints,  Worst Slack       -0.444ns,  Total Violation      -35.816ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.424ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.402ns  (logic 2.093ns (38.742%)  route 3.309ns (61.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.359 r  core_1/cic_inst/e_data_reg[15]_i_1__0/O[3]
                         net (fo=2, routed)           0.438    11.797    core_1/cic_inst/e_data0[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306    12.103 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_1/O
                         net (fo=2, routed)           0.666    12.769    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIA
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.065     9.672    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.345    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                 -3.424    

Slack (VIOLATED) :        -3.345ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.324ns  (logic 2.337ns (43.898%)  route 2.987ns (56.102%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.606 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.291    11.897    core_1/cic_inst/e_data0[21]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.303    12.200 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.690    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.065     9.672    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.345    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                 -3.345    

Slack (VIOLATED) :        -3.314ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.392ns  (logic 2.456ns (45.548%)  route 2.936ns (54.452%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.538    12.726    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.065     9.739    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.412    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.412    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -3.314    

Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.374ns  (logic 2.342ns (43.577%)  route 3.032ns (56.423%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 9.489 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.468 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.450    11.918    core_0/cic_inst/e_data0[17]
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.221 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.487    12.708    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.420     9.489    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.799    
                         clock uncertainty           -0.065     9.734    
    SLICE_X34Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.403    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.403    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.293ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.267ns  (logic 2.223ns (42.207%)  route 3.044ns (57.793%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.492 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.295    11.787    core_1/cic_inst/e_data0[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.303    12.090 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.543    12.633    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.065     9.672    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.341    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                 -3.293    

Slack (VIOLATED) :        -3.272ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.249ns (42.904%)  route 2.993ns (57.096%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.491    12.608    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.065     9.672    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.337    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.337    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.268ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.345ns  (logic 2.456ns (45.951%)  route 2.889ns (54.049%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.679    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.065     9.738    
    SLICE_X30Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 -3.268    

Slack (VIOLATED) :        -3.255ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.226ns  (logic 2.249ns (43.037%)  route 2.977ns (56.963%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.475    12.592    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.065     9.672    
    SLICE_X30Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.337    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.337    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 -3.255    

Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.272ns  (logic 2.220ns (42.107%)  route 3.052ns (57.893%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.493 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[0]
                         net (fo=2, routed)           0.292    11.785    core_1/cic_inst/e_data0[20]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.084 r  core_1/cic_inst/mean_avg_power_reg_128_191_18_20_i_3/O
                         net (fo=2, routed)           0.554    12.639    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/DIC
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/WCLK
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/CLK
                         clock pessimism              0.312     9.826    
                         clock uncertainty           -0.065     9.761    
    SLICE_X34Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.430    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.430    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                 -3.208    

Slack (VIOLATED) :        -3.208ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.292ns  (logic 1.995ns (37.698%)  route 3.297ns (62.302%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 9.515 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.264 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[1]
                         net (fo=2, routed)           0.418    11.681    core_1/cic_inst/e_data0[9]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.303    11.984 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11_i_1/O
                         net (fo=2, routed)           0.674    12.658    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/DIA
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.446     9.515    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/WCLK
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/CLK
                         clock pessimism              0.327     9.842    
                         clock uncertainty           -0.065     9.777    
    SLICE_X30Y47         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.450    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                 -3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.687%)  route 0.454ns (76.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 3.647 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.557     3.050    core_0/state_machine_inst/clk_out2
    SLICE_X37Y84         FDCE                                         r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     3.191 r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/Q
                         net (fo=97, routed)          0.454     3.645    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.874     3.647    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.284     3.363    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.546    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.546    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 core_1/cic_inst/differentiator_0/data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/differentiator_0/out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.477ns  (logic 0.274ns (57.473%)  route 0.203ns (42.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     3.055    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X38Y40         FDCE                                         r  core_1/cic_inst/differentiator_0/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_1/cic_inst/differentiator_0/data_reg[13]/Q
                         net (fo=2, routed)           0.203     3.422    core_1/cic_inst/u_integrator_2/out_reg[23]_5[13]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.045     3.467 r  core_1/cic_inst/u_integrator_2/out0_carry__2_i_3__3/O
                         net (fo=1, routed)           0.000     3.467    core_1/cic_inst/differentiator_0/out_reg[15]_2[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.532 r  core_1/cic_inst/differentiator_0/out0_carry__2/O[1]
                         net (fo=1, routed)           0.000     3.532    core_1/cic_inst/differentiator_0/out0_carry__2_n_6
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.829     3.601    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/C
                         clock pessimism             -0.284     3.317    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     3.422    core_1/cic_inst/differentiator_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.422    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.549     3.054    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.076     3.130    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.250    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.830     3.602    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.053    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.075     3.128    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     3.250    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     3.601    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.548     3.053    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.075     3.128    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 3.599 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.599    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.548     3.051    
    SLICE_X45Y63         FDCE (Hold_fdce_C_D)         0.075     3.126    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.549     3.054    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.075     3.129    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.054    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075     3.129    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.129    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.598    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.547     3.051    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     3.126    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.490ns  (logic 0.252ns (51.435%)  route 0.238ns (48.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 3.600 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X31Y90         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141     3.194 r  core_0/cic_inst/differentiator_0/data_reg[22]/Q
                         net (fo=2, routed)           0.238     3.432    core_0/cic_inst/u_integrator_2/out_reg[23]_5[22]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.045     3.477 r  core_0/cic_inst/u_integrator_2/out0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     3.477    core_0/cic_inst/differentiator_0/out_reg[23]_3[2]
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.543 r  core_0/cic_inst/differentiator_0/out0_carry__4/O[2]
                         net (fo=1, routed)           0.000     3.543    core_0/cic_inst/differentiator_0/out0_carry__4_n_5
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/C
                         clock pessimism             -0.284     3.316    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.105     3.421    core_0/cic_inst/differentiator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y26    core0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y24    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X0Y24    core1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y38    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y38    core_0/ram1/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y39    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X1Y39    core_0/ram1/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y32    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         2.500       -0.444     RAMB18_X2Y32    core_0/ram1/bram10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X34Y75    core_0/cic_inst/mean_avg_power_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         1.250       0.000      SLICE_X30Y78    core_0/cic_inst/mean_avg_power_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.764ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0 rise@81.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 87.000 - 81.250 ) 
    Source Clock Delay      (SCD):    6.098ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.547     6.098    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518     6.616 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.421    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.545 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.545    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.431    87.000    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.348    
                         clock uncertainty           -0.116    87.232    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.077    87.309    clock_reg
  -------------------------------------------------------------------
                         required time                         87.309    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 79.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556     1.799    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.963 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.240    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.285 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.285    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824     2.347    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.799    
                         clock uncertainty            0.116     1.915    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120     2.035    clock_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.623ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.623ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.416%)  route 0.796ns (60.584%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.796     1.314    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y60         FDRE (Setup_fdre_C_D)       -0.063   999.937    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.937    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                998.623    

Slack (MET) :             998.735ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.034%)  route 0.578ns (57.966%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.578     0.997    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)       -0.268   999.732    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                998.735    

Slack (MET) :             998.784ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.212%)  route 0.529ns (55.788%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.529     0.948    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)       -0.268   999.732    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                998.784    

Slack (MET) :             998.812ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.575     1.093    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.095   999.905    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                998.812    

Slack (MET) :             998.824ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.906ns  (logic 0.419ns (46.242%)  route 0.487ns (53.758%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.487     0.906    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.270   999.730    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                998.824    

Slack (MET) :             998.848ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.248%)  route 0.455ns (48.752%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     0.933    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y58         FDRE (Setup_fdre_C_D)       -0.219   999.781    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                998.848    

Slack (MET) :             998.921ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.329%)  route 0.528ns (53.671%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.528     0.984    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X44Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)       -0.095   999.905    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                998.921    

Slack (MET) :             998.969ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.938ns  (logic 0.456ns (48.598%)  route 0.482ns (51.402%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.482     0.938    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.093   999.907    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                998.969    

Slack (MET) :             999.003ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.730ns  (logic 0.419ns (57.408%)  route 0.311ns (42.592%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.311     0.730    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.267   999.733    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                999.003    

Slack (MET) :             999.016ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.318%)  route 0.299ns (41.682%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.299     0.718    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.265   999.735    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                999.016    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :         3652  Failing Endpoints,  Worst Slack       -3.425ns,  Total Violation    -4316.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.425ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.402ns  (logic 2.093ns (38.742%)  route 3.309ns (61.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.359 r  core_1/cic_inst/e_data_reg[15]_i_1__0/O[3]
                         net (fo=2, routed)           0.438    11.797    core_1/cic_inst/e_data0[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306    12.103 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_1/O
                         net (fo=2, routed)           0.666    12.769    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIA
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.344    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                 -3.425    

Slack (VIOLATED) :        -3.346ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.324ns  (logic 2.337ns (43.898%)  route 2.987ns (56.102%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.606 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.291    11.897    core_1/cic_inst/e_data0[21]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.303    12.200 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.690    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.344    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                 -3.346    

Slack (VIOLATED) :        -3.315ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.392ns  (logic 2.456ns (45.548%)  route 2.936ns (54.452%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.538    12.726    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -3.315    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.374ns  (logic 2.342ns (43.577%)  route 3.032ns (56.423%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 9.489 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.468 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.450    11.918    core_0/cic_inst/e_data0[17]
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.221 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.487    12.708    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.420     9.489    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.799    
                         clock uncertainty           -0.066     9.733    
    SLICE_X34Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.402    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                 -3.306    

Slack (VIOLATED) :        -3.293ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.267ns  (logic 2.223ns (42.207%)  route 3.044ns (57.793%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.492 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.295    11.787    core_1/cic_inst/e_data0[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.303    12.090 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.543    12.633    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.340    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                 -3.293    

Slack (VIOLATED) :        -3.273ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.249ns (42.904%)  route 2.993ns (57.096%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.491    12.608    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.336    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                 -3.273    

Slack (VIOLATED) :        -3.269ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.345ns  (logic 2.456ns (45.951%)  route 2.889ns (54.049%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.679    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.066     9.737    
    SLICE_X30Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 -3.269    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.226ns  (logic 2.249ns (43.037%)  route 2.977ns (56.963%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.475    12.592    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.336    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.209ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.272ns  (logic 2.220ns (42.107%)  route 3.052ns (57.893%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.493 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[0]
                         net (fo=2, routed)           0.292    11.785    core_1/cic_inst/e_data0[20]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.084 r  core_1/cic_inst/mean_avg_power_reg_128_191_18_20_i_3/O
                         net (fo=2, routed)           0.554    12.639    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/DIC
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/WCLK
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/CLK
                         clock pessimism              0.312     9.826    
                         clock uncertainty           -0.066     9.760    
    SLICE_X34Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.429    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                 -3.209    

Slack (VIOLATED) :        -3.209ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0 rise@3.750ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        5.292ns  (logic 1.995ns (37.698%)  route 3.297ns (62.302%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 9.515 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.264 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[1]
                         net (fo=2, routed)           0.418    11.681    core_1/cic_inst/e_data0[9]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.303    11.984 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11_i_1/O
                         net (fo=2, routed)           0.674    12.658    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/DIA
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.446     9.515    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/WCLK
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/CLK
                         clock pessimism              0.327     9.842    
                         clock uncertainty           -0.066     9.776    
    SLICE_X30Y47         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.449    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                 -3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.687%)  route 0.454ns (76.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 3.647 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.557     3.050    core_0/state_machine_inst/clk_out2
    SLICE_X37Y84         FDCE                                         r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     3.191 r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/Q
                         net (fo=97, routed)          0.454     3.645    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.874     3.647    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.284     3.363    
                         clock uncertainty            0.066     3.428    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.611    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.611    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_1/cic_inst/differentiator_0/data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/differentiator_0/out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.477ns  (logic 0.274ns (57.473%)  route 0.203ns (42.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     3.055    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X38Y40         FDCE                                         r  core_1/cic_inst/differentiator_0/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_1/cic_inst/differentiator_0/data_reg[13]/Q
                         net (fo=2, routed)           0.203     3.422    core_1/cic_inst/u_integrator_2/out_reg[23]_5[13]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.045     3.467 r  core_1/cic_inst/u_integrator_2/out0_carry__2_i_3__3/O
                         net (fo=1, routed)           0.000     3.467    core_1/cic_inst/differentiator_0/out_reg[15]_2[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.532 r  core_1/cic_inst/differentiator_0/out0_carry__2/O[1]
                         net (fo=1, routed)           0.000     3.532    core_1/cic_inst/differentiator_0/out0_carry__2_n_6
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.829     3.601    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/C
                         clock pessimism             -0.284     3.317    
                         clock uncertainty            0.066     3.383    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     3.488    core_1/cic_inst/differentiator_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.549     3.054    
                         clock uncertainty            0.066     3.120    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.076     3.196    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.250    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.830     3.602    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.053    
                         clock uncertainty            0.066     3.119    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.075     3.194    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     3.250    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     3.601    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.548     3.053    
                         clock uncertainty            0.066     3.119    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.075     3.194    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 3.599 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.599    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.548     3.051    
                         clock uncertainty            0.066     3.117    
    SLICE_X45Y63         FDCE (Hold_fdce_C_D)         0.075     3.192    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.549     3.054    
                         clock uncertainty            0.066     3.120    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.075     3.195    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.054    
                         clock uncertainty            0.066     3.120    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075     3.195    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.598    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.547     3.051    
                         clock uncertainty            0.066     3.117    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     3.192    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@1.250ns - clk_out2_clk_wiz_0_1 rise@1.250ns)
  Data Path Delay:        0.490ns  (logic 0.252ns (51.435%)  route 0.238ns (48.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 3.600 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X31Y90         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141     3.194 r  core_0/cic_inst/differentiator_0/data_reg[22]/Q
                         net (fo=2, routed)           0.238     3.432    core_0/cic_inst/u_integrator_2/out_reg[23]_5[22]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.045     3.477 r  core_0/cic_inst/u_integrator_2/out0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     3.477    core_0/cic_inst/differentiator_0/out_reg[23]_3[2]
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.543 r  core_0/cic_inst/differentiator_0/out0_carry__4/O[2]
                         net (fo=1, routed)           0.000     3.543    core_0/cic_inst/differentiator_0/out0_carry__4_n_5
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/C
                         clock pessimism             -0.284     3.316    
                         clock uncertainty            0.066     3.382    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.105     3.487    core_0/cic_inst/differentiator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.764ns  (required time - arrival time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_out1_clk_wiz_0_1 rise@81.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.369%)  route 0.805ns (55.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.750ns = ( 87.000 - 81.250 ) 
    Source Clock Delay      (SCD):    6.098ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.547     6.098    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518     6.616 f  clock_reg/Q
                         net (fo=2, routed)           0.805     7.421    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.124     7.545 r  clock_i_1/O
                         net (fo=1, routed)           0.000     7.545    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.250    81.250 r  
    W5                                                0.000    81.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    81.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    83.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    83.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    85.478    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.569 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.431    87.000    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism              0.348    87.348    
                         clock uncertainty           -0.116    87.232    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.077    87.309    clock_reg
  -------------------------------------------------------------------
                         required time                         87.309    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 79.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.008%)  route 0.277ns (56.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556     1.799    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164     1.963 f  clock_reg/Q
                         net (fo=2, routed)           0.277     2.240    clock
    SLICE_X54Y80         LUT1 (Prop_lut1_I0_O)        0.045     2.285 r  clock_i_1/O
                         net (fo=1, routed)           0.000     2.285    p_0_in
    SLICE_X54Y80         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clock_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clock_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824     2.347    clock1228
    SLICE_X54Y80         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.548     1.799    
                         clock uncertainty            0.116     1.915    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120     2.035    clock_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      998.623ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.623ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.416%)  route 0.796ns (60.584%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.796     1.314    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y60         FDRE (Setup_fdre_C_D)       -0.063   999.937    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.937    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                998.623    

Slack (MET) :             998.735ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.034%)  route 0.578ns (57.966%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.578     0.997    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)       -0.268   999.732    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                998.735    

Slack (MET) :             998.784ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.212%)  route 0.529ns (55.788%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.529     0.948    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X44Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)       -0.268   999.732    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                998.784    

Slack (MET) :             998.812ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.093ns  (logic 0.518ns (47.385%)  route 0.575ns (52.615%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.575     1.093    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y58         FDRE (Setup_fdre_C_D)       -0.095   999.905    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                998.812    

Slack (MET) :             998.824ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.906ns  (logic 0.419ns (46.242%)  route 0.487ns (53.758%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.487     0.906    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.270   999.730    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                998.824    

Slack (MET) :             998.848ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.248%)  route 0.455ns (48.752%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.455     0.933    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X46Y58         FDRE (Setup_fdre_C_D)       -0.219   999.781    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                998.848    

Slack (MET) :             998.921ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.984ns  (logic 0.456ns (46.329%)  route 0.528ns (53.671%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.528     0.984    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X44Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)       -0.095   999.905    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                998.921    

Slack (MET) :             998.969ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.938ns  (logic 0.456ns (48.598%)  route 0.482ns (51.402%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.482     0.938    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.093   999.907    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                998.969    

Slack (MET) :             999.003ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.730ns  (logic 0.419ns (57.408%)  route 0.311ns (42.592%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.311     0.730    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X48Y65         FDRE (Setup_fdre_C_D)       -0.267   999.733    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                999.003    

Slack (MET) :             999.016ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.318%)  route 0.299ns (41.682%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.299     0.718    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.265   999.735    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                999.016    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :         3652  Failing Endpoints,  Worst Slack       -3.425ns,  Total Violation    -4316.565ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.425ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.402ns  (logic 2.093ns (38.742%)  route 3.309ns (61.258%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.359 r  core_1/cic_inst/e_data_reg[15]_i_1__0/O[3]
                         net (fo=2, routed)           0.438    11.797    core_1/cic_inst/e_data0[15]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.306    12.103 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_1/O
                         net (fo=2, routed)           0.666    12.769    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIA
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.344    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMA
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                 -3.425    

Slack (VIOLATED) :        -3.346ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.324ns  (logic 2.337ns (43.898%)  route 2.987ns (56.102%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.606 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[1]
                         net (fo=2, routed)           0.291    11.897    core_1/cic_inst/e_data0[21]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.303    12.200 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.690    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIA
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.344    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                 -3.346    

Slack (VIOLATED) :        -3.315ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.392ns  (logic 2.456ns (45.548%)  route 2.936ns (54.452%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 9.494 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.538    12.726    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/DIA
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.425     9.494    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/WCLK
    SLICE_X30Y81         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA/CLK
                         clock pessimism              0.310     9.804    
                         clock uncertainty           -0.066     9.738    
    SLICE_X30Y81         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.411    core_0/cic_inst/mean_avg_power_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -3.315    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.374ns  (logic 2.342ns (43.577%)  route 3.032ns (56.423%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 9.489 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.468 r  core_0/cic_inst/e_data_reg[19]_i_1/O[1]
                         net (fo=2, routed)           0.450    11.918    core_0/cic_inst/e_data0[17]
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.303    12.221 r  core_0/cic_inst/mean_avg_power_reg_0_63_15_17_i_3/O
                         net (fo=2, routed)           0.487    12.708    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/DIC
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.420     9.489    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/WCLK
    SLICE_X34Y77         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC/CLK
                         clock pessimism              0.310     9.799    
                         clock uncertainty           -0.066     9.733    
    SLICE_X34Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.402    core_0/cic_inst/mean_avg_power_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                 -3.306    

Slack (VIOLATED) :        -3.293ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.267ns  (logic 2.223ns (42.207%)  route 3.044ns (57.793%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.492 r  core_1/cic_inst/e_data_reg[19]_i_1__0/O[1]
                         net (fo=2, routed)           0.295    11.787    core_1/cic_inst/e_data0[17]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.303    12.090 r  core_1/cic_inst/mean_avg_power_reg_128_191_15_17_i_3/O
                         net (fo=2, routed)           0.543    12.633    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/DIC
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/WCLK
    SLICE_X30Y50         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.340    core_1/cic_inst/mean_avg_power_reg_192_255_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                 -3.293    

Slack (VIOLATED) :        -3.273ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.242ns  (logic 2.249ns (42.904%)  route 2.993ns (57.096%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.491    12.608    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/DIB
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/WCLK
    SLICE_X30Y52         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.336    core_1/cic_inst/mean_avg_power_reg_128_191_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                 -3.273    

Slack (VIOLATED) :        -3.269ns  (required time - arrival time)
  Source:                 core_0/state_machine_inst/pixel_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.345ns  (logic 2.456ns (45.951%)  route 2.889ns (54.049%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.743ns = ( 9.493 - 3.750 ) 
    Source Clock Delay      (SCD):    6.084ns = ( 7.334 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.533     7.334    core_0/state_machine_inst/clk_out2
    SLICE_X33Y74         FDCE                                         r  core_0/state_machine_inst/pixel_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDCE (Prop_fdce_C_Q)         0.419     7.753 r  core_0/state_machine_inst/pixel_counter_reg[1]/Q
                         net (fo=58, routed)          1.137     8.890    core_0/cic_inst/mean_avg_power_reg_0_63_3_5/ADDRA1
    SLICE_X30Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     9.189 r  core_0/cic_inst/mean_avg_power_reg_0_63_3_5/RAMA/O
                         net (fo=3, routed)           0.570     9.759    core_0/cic_inst/mean_avg_power_reg_0_63_3_5_n_0
    SLICE_X31Y74         LUT3 (Prop_lut3_I2_O)        0.124     9.883 r  core_0/cic_inst/__1/e_data[3]_i_4/O
                         net (fo=1, routed)           0.388    10.271    core_0/cic_inst/e_data2[3]
    SLICE_X29Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.778 r  core_0/cic_inst/e_data_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.778    core_0/cic_inst/e_data_reg[3]_i_1_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.892 r  core_0/cic_inst/e_data_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.892    core_0/cic_inst/e_data_reg[7]_i_1_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.006 r  core_0/cic_inst/e_data_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.006    core_0/cic_inst/e_data_reg[11]_i_1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.120 r  core_0/cic_inst/e_data_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.120    core_0/cic_inst/e_data_reg[15]_i_1_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.234 r  core_0/cic_inst/e_data_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.234    core_0/cic_inst/e_data_reg[19]_i_1_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.582 r  core_0/cic_inst/e_data_reg[22]_i_1/O[1]
                         net (fo=2, routed)           0.303    11.885    core_0/cic_inst/e_data0[21]
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.303    12.188 r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23_i_1/O
                         net (fo=2, routed)           0.490    12.679    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/DIA
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.424     9.493    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/WCLK
    SLICE_X30Y80         RAMD64E                                      r  core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.310     9.803    
                         clock uncertainty           -0.066     9.737    
    SLICE_X30Y80         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.410    core_0/cic_inst/mean_avg_power_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.410    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                 -3.269    

Slack (VIOLATED) :        -3.256ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.226ns  (logic 2.249ns (43.037%)  route 2.977ns (56.963%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.505 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.508 r  core_1/cic_inst/e_data_reg[22]_i_1__0/CO[2]
                         net (fo=2, routed)           0.296    11.804    core_1/cic_inst/e_data0[22]
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.313    12.117 r  core_1/cic_inst/mean_avg_power_reg_128_191_21_23_i_2/O
                         net (fo=2, routed)           0.475    12.592    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/DIB
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.436     9.505    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/WCLK
    SLICE_X30Y51         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB/CLK
                         clock pessimism              0.232     9.737    
                         clock uncertainty           -0.066     9.671    
    SLICE_X30Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     9.336    core_1/cic_inst/mean_avg_power_reg_192_255_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.336    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 -3.256    

Slack (VIOLATED) :        -3.209ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.272ns  (logic 2.220ns (42.107%)  route 3.052ns (57.893%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.764ns = ( 9.514 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.030 r  core_1/cic_inst/e_data_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.030    core_1/cic_inst/e_data_reg[11]_i_1__0_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.144 r  core_1/cic_inst/e_data_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.144    core_1/cic_inst/e_data_reg[15]_i_1__0_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.258 r  core_1/cic_inst/e_data_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    11.258    core_1/cic_inst/e_data_reg[19]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.493 r  core_1/cic_inst/e_data_reg[22]_i_1__0/O[0]
                         net (fo=2, routed)           0.292    11.785    core_1/cic_inst/e_data0[20]
    SLICE_X33Y50         LUT6 (Prop_lut6_I0_O)        0.299    12.084 r  core_1/cic_inst/mean_avg_power_reg_128_191_18_20_i_3/O
                         net (fo=2, routed)           0.554    12.639    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/DIC
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445     9.514    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/WCLK
    SLICE_X34Y49         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC/CLK
                         clock pessimism              0.312     9.826    
                         clock uncertainty           -0.066     9.760    
    SLICE_X34Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.331     9.429    core_1/cic_inst/mean_avg_power_reg_192_255_18_20/RAMC
  -------------------------------------------------------------------
                         required time                          9.429    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                 -3.209    

Slack (VIOLATED) :        -3.209ns  (required time - arrival time)
  Source:                 core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_clk_wiz_0_1 rise@3.750ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        5.292ns  (logic 1.995ns (37.698%)  route 3.297ns (62.302%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.765ns = ( 9.515 - 3.750 ) 
    Source Clock Delay      (SCD):    6.116ns = ( 7.366 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.565     7.366    core_1/state_machine_inst/clk_out2
    SLICE_X33Y46         FDCE                                         r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     7.822 r  core_1/state_machine_inst/pixel_counter_reg[1]_replica/Q
                         net (fo=54, routed)          1.260     9.083    core_1/cic_inst/mean_avg_power_reg_128_191_0_2/ADDRC1
    SLICE_X34Y46         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.207 r  core_1/cic_inst/mean_avg_power_reg_128_191_0_2/RAMC/O
                         net (fo=3, routed)           0.454     9.661    core_1/cic_inst/mean_avg_power_reg_128_191_0_2_n_2
    SLICE_X33Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.785 r  core_1/cic_inst/__1/e_data[3]_i_5/O
                         net (fo=1, routed)           0.491    10.276    core_1/cic_inst/e_data2[2]
    SLICE_X31Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.802 r  core_1/cic_inst/e_data_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.802    core_1/cic_inst/e_data_reg[3]_i_1__0_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.916 r  core_1/cic_inst/e_data_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.916    core_1/cic_inst/e_data_reg[7]_i_1__0_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.264 r  core_1/cic_inst/e_data_reg[11]_i_1__0/O[1]
                         net (fo=2, routed)           0.418    11.681    core_1/cic_inst/e_data0[9]
    SLICE_X32Y48         LUT6 (Prop_lut6_I0_O)        0.303    11.984 r  core_1/cic_inst/mean_avg_power_reg_128_191_9_11_i_1/O
                         net (fo=2, routed)           0.674    12.658    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/DIA
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      3.750     3.750 r  
    W5                                                0.000     3.750 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     3.750    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.138 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.319    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     6.402 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     7.978    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.069 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.446     9.515    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/WCLK
    SLICE_X30Y47         RAMD64E                                      r  core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA/CLK
                         clock pessimism              0.327     9.842    
                         clock uncertainty           -0.066     9.776    
    SLICE_X30Y47         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     9.449    core_1/cic_inst/mean_avg_power_reg_192_255_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                         -12.658    
  -------------------------------------------------------------------
                         slack                                 -3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.687%)  route 0.454ns (76.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 3.647 - 1.250 ) 
    Source Clock Delay      (SCD):    1.800ns = ( 3.050 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.557     3.050    core_0/state_machine_inst/clk_out2
    SLICE_X37Y84         FDCE                                         r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     3.191 r  core_0/state_machine_inst/cic_sub_addr_reg[0]_rep/Q
                         net (fo=97, routed)          0.454     3.645    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.874     3.647    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y34         RAMB18E1                                     r  core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.284     3.363    
                         clock uncertainty            0.066     3.428    
    RAMB18_X0Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     3.611    core_0/cic_inst/cic_states/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.611    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_1/cic_inst/differentiator_0/data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_1/cic_inst/differentiator_0/out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.477ns  (logic 0.274ns (57.473%)  route 0.203ns (42.527%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.805ns = ( 3.055 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     3.055    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X38Y40         FDCE                                         r  core_1/cic_inst/differentiator_0/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDCE (Prop_fdce_C_Q)         0.164     3.219 r  core_1/cic_inst/differentiator_0/data_reg[13]/Q
                         net (fo=2, routed)           0.203     3.422    core_1/cic_inst/u_integrator_2/out_reg[23]_5[13]
    SLICE_X35Y39         LUT2 (Prop_lut2_I1_O)        0.045     3.467 r  core_1/cic_inst/u_integrator_2/out0_carry__2_i_3__3/O
                         net (fo=1, routed)           0.000     3.467    core_1/cic_inst/differentiator_0/out_reg[15]_2[1]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.532 r  core_1/cic_inst/differentiator_0/out0_carry__2/O[1]
                         net (fo=1, routed)           0.000     3.532    core_1/cic_inst/differentiator_0/out0_carry__2_n_6
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.829     3.601    core_1/cic_inst/differentiator_0/clk_out2
    SLICE_X35Y39         FDCE                                         r  core_1/cic_inst/differentiator_0/out_reg[13]/C
                         clock pessimism             -0.284     3.317    
                         clock uncertainty            0.066     3.383    
    SLICE_X35Y39         FDCE (Hold_fdce_C_D)         0.105     3.488    core_1/cic_inst/differentiator_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.549     3.054    
                         clock uncertainty            0.066     3.120    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.076     3.196    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 3.602 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.250    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.830     3.602    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.549     3.053    
                         clock uncertainty            0.066     3.119    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.075     3.194    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 3.601 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     3.250    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     3.601    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.548     3.053    
                         clock uncertainty            0.066     3.119    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.075     3.194    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 3.599 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.599    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y63         FDCE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.548     3.051    
                         clock uncertainty            0.066     3.117    
    SLICE_X45Y63         FDCE (Hold_fdce_C_D)         0.075     3.192    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.549     3.054    
                         clock uncertainty            0.066     3.120    
    SLICE_X45Y59         FDRE (Hold_fdre_C_D)         0.075     3.195    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 3.603 - 1.250 ) 
    Source Clock Delay      (SCD):    1.804ns = ( 3.054 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.561     3.054    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     3.195 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     3.251    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.549     3.054    
                         clock uncertainty            0.066     3.120    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.075     3.195    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 3.598 - 1.250 ) 
    Source Clock Delay      (SCD):    1.801ns = ( 3.051 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     3.192 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     3.248    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.598    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.547     3.051    
                         clock uncertainty            0.066     3.117    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     3.192    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.248    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 core_0/cic_inst/differentiator_0/data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            core_0/cic_inst/differentiator_0/out_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@1.250ns - clk_out2_clk_wiz_0 rise@1.250ns)
  Data Path Delay:        0.490ns  (logic 0.252ns (51.435%)  route 0.238ns (48.565%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns = ( 3.600 - 1.250 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 3.053 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X31Y90         FDCE                                         r  core_0/cic_inst/differentiator_0/data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141     3.194 r  core_0/cic_inst/differentiator_0/data_reg[22]/Q
                         net (fo=2, routed)           0.238     3.432    core_0/cic_inst/u_integrator_2/out_reg[23]_5[22]
    SLICE_X36Y89         LUT2 (Prop_lut2_I1_O)        0.045     3.477 r  core_0/cic_inst/u_integrator_2/out0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     3.477    core_0/cic_inst/differentiator_0/out_reg[23]_3[2]
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.543 r  core_0/cic_inst/differentiator_0/out0_carry__4/O[2]
                         net (fo=1, routed)           0.000     3.543    core_0/cic_inst/differentiator_0/out0_carry__4_n_5
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    core_0/cic_inst/differentiator_0/clk_out2
    SLICE_X36Y89         FDCE                                         r  core_0/cic_inst/differentiator_0/out_reg[22]/C
                         clock pessimism             -0.284     3.316    
                         clock uncertainty            0.066     3.382    
    SLICE_X36Y89         FDCE (Hold_fdce_C_D)         0.105     3.487    core_0/cic_inst/differentiator_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.904%)  route 0.748ns (64.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.748     1.167    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.268     2.232    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.919ns  (logic 0.478ns (51.985%)  route 0.441ns (48.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.441     0.919    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)       -0.272     2.228    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.228    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.925ns  (logic 0.478ns (51.648%)  route 0.447ns (48.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.447     0.925    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)       -0.215     2.285    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.285    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.228%)  route 0.575ns (55.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.575     1.031    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X49Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)       -0.093     2.407    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.804ns  (logic 0.419ns (52.105%)  route 0.385ns (47.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.385     0.804    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)       -0.231     2.269    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.676%)  route 0.447ns (46.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.965    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     0.785    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.214     2.286    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.286    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.537%)  route 0.446ns (49.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.731%)  route 0.307ns (42.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.307     0.726    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.218     2.282    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.748%)  route 0.307ns (42.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.307     0.726    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.218     2.282    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  1.556    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.167ns  (logic 0.419ns (35.904%)  route 0.748ns (64.096%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.748     1.167    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.268     2.232    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.919ns  (logic 0.478ns (51.985%)  route 0.441ns (48.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.441     0.919    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)       -0.272     2.228    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.228    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.925ns  (logic 0.478ns (51.648%)  route 0.447ns (48.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.447     0.925    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)       -0.215     2.285    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.285    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.228%)  route 0.575ns (55.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.575     1.031    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X49Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X49Y65         FDRE (Setup_fdre_C_D)       -0.093     2.407    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          2.407    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.804ns  (logic 0.419ns (52.105%)  route 0.385ns (47.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65                                      0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.385     0.804    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)       -0.231     2.269    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.269    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.676%)  route 0.447ns (46.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.965    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.785ns  (logic 0.478ns (60.921%)  route 0.307ns (39.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.307     0.785    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X46Y61         FDRE (Setup_fdre_C_D)       -0.214     2.286    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.286    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.537%)  route 0.446ns (49.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.446     0.902    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.047     2.453    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          2.453    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.731%)  route 0.307ns (42.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.307     0.726    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.218     2.282    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (MaxDelay Path 2.500ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.748%)  route 0.307ns (42.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59                                      0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.307     0.726    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.500     2.500    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)       -0.218     2.282    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  1.556    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.464%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.051     3.245    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.096     3.290    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X41Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.112     3.293    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.989%)  route 0.114ns (47.011%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.114     3.295    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.109     3.303    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.169%)  route 0.122ns (48.831%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.122     3.303    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.566%)  route 0.117ns (45.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.117     3.312    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y66         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.571%)  route 0.114ns (43.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.148     3.201 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.114     3.315    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     3.215 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.112     3.327    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.071%)  route 0.118ns (41.929%))
  Logic Levels:           0  
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     3.217 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.118     3.336    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.141ns (73.464%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.051     3.245    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.096     3.290    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X41Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.381%)  route 0.112ns (46.619%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.112     3.293    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.989%)  route 0.114ns (47.011%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.114     3.295    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.109     3.303    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.169%)  route 0.122ns (48.831%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.128     3.181 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.122     3.303    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.566%)  route 0.117ns (45.434%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     3.194 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.117     3.312    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y66         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.571%)  route 0.114ns (43.429%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.148     3.201 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.114     3.315    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X46Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     3.051    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X46Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     3.215 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.112     3.327    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.071%)  route 0.118ns (41.929%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     3.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     3.217 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.118     3.336    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.007%)  route 0.113ns (46.993%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.113     0.241    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.435%)  route 0.121ns (48.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.121     0.249    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.109     0.250    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.830     3.602    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.115     0.256    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     3.601    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.778%)  route 0.116ns (45.222%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.613%)  route 0.149ns (51.387%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.149     0.290    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.598    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.083%)  route 0.169ns (56.917%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.169     0.297    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.882%)  route 0.166ns (54.118%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.166     0.307    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.718%)  route 0.176ns (54.282%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.176     0.324    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.007%)  route 0.113ns (46.993%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.113     0.241    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.435%)  route 0.121ns (48.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.121     0.249    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.109     0.250    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.830     3.602    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.115     0.256    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     3.601    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y64         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.778%)  route 0.116ns (45.222%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     3.600    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.613%)  route 0.149ns (51.387%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.149     0.290    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     3.598    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.083%)  route 0.169ns (56.917%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.169     0.297    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.882%)  route 0.166ns (54.118%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.166     0.307    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X45Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.718%)  route 0.176ns (54.282%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.176     0.324    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.831     3.603    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y58         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           305 Endpoints
Min Delay           305 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.400ns  (logic 1.441ns (10.009%)  route 12.959ns (89.991%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.959    14.400    u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y94         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.384ns  (logic 1.560ns (10.848%)  route 12.823ns (89.152%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.277    13.718    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.119    13.837 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.547    14.384    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X1Y27         RAMB18E1                                     r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.262ns  (logic 1.441ns (10.106%)  route 12.821ns (89.894%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.821    14.262    u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y93         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[5].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.971ns  (logic 1.441ns (10.317%)  route 12.529ns (89.683%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.529    13.971    u_multi_ddr_to_sdr/ddr_to_sdr_inst[5].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y90         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[5].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.939ns  (logic 1.441ns (10.340%)  route 12.498ns (89.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.498    13.939    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X51Y66         FDPE                                         f  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.939ns  (logic 1.441ns (10.340%)  route 12.498ns (89.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.498    13.939    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X51Y66         FDPE                                         f  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.939ns  (logic 1.441ns (10.340%)  route 12.498ns (89.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.498    13.939    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X51Y66         FDPE                                         f  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.939ns  (logic 1.441ns (10.340%)  route 12.498ns (89.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.498    13.939    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_rst
    SLICE_X50Y66         FDCE                                         f  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.930ns  (logic 1.441ns (10.347%)  route 12.489ns (89.653%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.489    13.930    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_rst
    RAMB18_X1Y27         RAMB18E1                                     r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[4].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.822ns  (logic 1.441ns (10.427%)  route 12.381ns (89.573%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.381    13.822    u_multi_ddr_to_sdr/ddr_to_sdr_inst[4].u_ddr_to_sdr/btnC_IBUF
    ILOGIC_X1Y89         IDDR                                         f  u_multi_ddr_to_sdr/ddr_to_sdr_inst[4].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.197    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X43Y60         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.197    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X41Y59         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X49Y65         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.197    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X49Y63         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE                         0.000     0.000 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.065     0.206    output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X48Y66         FDRE                                         r  output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[4]
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  JA[4] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[4]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     0.218    u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/JA_IBUF[0]
    ILOGIC_X1Y94         IDDR                                         r  u_multi_ddr_to_sdr/ddr_to_sdr_inst[7].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.218ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.218    u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/JA_IBUF[0]
    ILOGIC_X1Y93         IDDR                                         r  u_multi_ddr_to_sdr/ddr_to_sdr_inst[6].u_ddr_to_sdr/ddr_data_rising_regddr_data_falling_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDRE                         0.000     0.000 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
    SLICE_X46Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.220    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X46Y61         FDRE                                         r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.947ns  (logic 5.964ns (59.959%)  route 3.983ns (40.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.614     7.415    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.869 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           3.983    13.852    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    17.362 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000    17.362    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 3.974ns (53.603%)  route 3.440ns (46.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.542     7.343    uart_fifo_tx_inst/uart/CLK
    SLICE_X29Y69         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDPE (Prop_fdpe_C_Q)         0.456     7.799 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           3.440    11.238    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.756 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.756    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.360ns (53.591%)  route 1.178ns (46.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.553     3.046    uart_fifo_tx_inst/uart/CLK
    SLICE_X29Y69         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDPE (Prop_fdpe_C_Q)         0.141     3.187 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           1.178     4.365    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     5.584 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     5.584    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.205ns  (logic 1.796ns (56.060%)  route 1.408ns (43.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.609     3.103    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.688 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           1.408     5.096    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     6.307 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000     6.307    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.947ns  (logic 5.964ns (59.959%)  route 3.983ns (40.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.614     7.415    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     9.869 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           3.983    13.852    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    17.362 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000    17.362    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 3.974ns (53.603%)  route 3.440ns (46.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     2.708 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.961    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.049 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     5.705    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.801 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.542     7.343    uart_fifo_tx_inst/uart/CLK
    SLICE_X29Y69         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDPE (Prop_fdpe_C_Q)         0.456     7.799 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           3.440    11.238    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.756 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.756    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_fifo_tx_inst/uart/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.360ns (53.591%)  route 1.178ns (46.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.553     3.046    uart_fifo_tx_inst/uart/CLK
    SLICE_X29Y69         FDPE                                         r  uart_fifo_tx_inst/uart/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDPE (Prop_fdpe_C_Q)         0.141     3.187 r  uart_fifo_tx_inst/uart/tx_reg/Q
                         net (fo=1, routed)           1.178     4.365    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     5.584 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     5.584    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Destination:            vauxn6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.205ns  (logic 1.796ns (56.060%)  route 1.408ns (43.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     1.476 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.917    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.967 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     2.468    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.494 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.609     3.103    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     3.688 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=4, routed)           1.408     5.096    vauxn6_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     6.307 r  vauxn6_OBUF_inst/O
                         net (fo=0)                   0.000     6.307    vauxn6
    K3                                                                r  vauxn6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.711    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clock_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clock_wiz_0/inst/clkfbout_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay          1997 Endpoints
Min Delay          1997 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.553ns  (logic 1.441ns (10.635%)  route 12.112ns (89.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 7.009 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.112    13.553    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y89         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440     7.009    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y89         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.553ns  (logic 1.441ns (10.635%)  route 12.112ns (89.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 7.009 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.112    13.553    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y89         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440     7.009    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y89         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[22]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.553ns  (logic 1.441ns (10.635%)  route 12.112ns (89.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 7.009 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.112    13.553    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y89         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440     7.009    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y89         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/state_machine_inst/cic_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.458ns  (logic 1.441ns (10.710%)  route 12.016ns (89.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 7.010 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.016    13.458    core_0/state_machine_inst/btnC_IBUF
    SLICE_X51Y92         FDCE                                         f  core_0/state_machine_inst/cic_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.441     7.010    core_0/state_machine_inst/clk_out2
    SLICE_X51Y92         FDCE                                         r  core_0/state_machine_inst/cic_counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.168ns  (logic 1.565ns (11.887%)  route 11.603ns (88.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 7.064 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1049, routed)       10.612    12.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124    12.177 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.991    13.168    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.495     7.064    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.018ns  (logic 1.441ns (11.072%)  route 11.577ns (88.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 7.006 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.577    13.018    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y85         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.437     7.006    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y85         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.210ns (14.043%)  route 1.283ns (85.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 3.592 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.283     1.492    core_1/state_machine_inst/btnC_IBUF
    SLICE_X28Y27         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.820     3.592    core_1/state_machine_inst/clk_out2
    SLICE_X28Y27         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_sub_addr_reg[1]_replica_1/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.210ns (13.548%)  route 1.337ns (86.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 3.594 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.337     1.547    core_1/state_machine_inst/btnC_IBUF
    SLICE_X29Y29         FDCE                                         f  core_1/state_machine_inst/cic_sub_addr_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.822     3.594    core_1/state_machine_inst/clk_out2
    SLICE_X29Y29         FDCE                                         r  core_1/state_machine_inst/cic_sub_addr_reg[1]_replica_1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.210ns (12.592%)  route 1.454ns (87.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 3.595 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.454     1.664    core_1/state_machine_inst/btnC_IBUF
    SLICE_X41Y19         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.823     3.595    core_1/state_machine_inst/clk_out2
    SLICE_X41Y19         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.210ns (12.592%)  route 1.454ns (87.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 3.595 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.454     1.664    core_1/state_machine_inst/btnC_IBUF
    SLICE_X41Y19         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.823     3.595    core_1/state_machine_inst/clk_out2
    SLICE_X41Y19         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.210ns (12.170%)  route 1.512ns (87.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 3.594 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.512     1.722    core_1/state_machine_inst/btnC_IBUF
    SLICE_X40Y20         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.822     3.594    core_1/state_machine_inst/clk_out2
    SLICE_X40Y20         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.210ns (12.170%)  route 1.512ns (87.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 3.594 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.512     1.722    core_1/state_machine_inst/btnC_IBUF
    SLICE_X40Y20         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.822     3.594    core_1/state_machine_inst/clk_out2
    SLICE_X40Y20         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay          1997 Endpoints
Min Delay          1997 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.553ns  (logic 1.441ns (10.635%)  route 12.112ns (89.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 7.009 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.112    13.553    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y89         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440     7.009    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y89         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.553ns  (logic 1.441ns (10.635%)  route 12.112ns (89.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 7.009 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.112    13.553    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y89         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440     7.009    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y89         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[22]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.553ns  (logic 1.441ns (10.635%)  route 12.112ns (89.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 7.009 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.112    13.553    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y89         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440     7.009    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y89         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[23]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/state_machine_inst/cic_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.458ns  (logic 1.441ns (10.710%)  route 12.016ns (89.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.760ns = ( 7.010 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       12.016    13.458    core_0/state_machine_inst/btnC_IBUF
    SLICE_X51Y92         FDCE                                         f  core_0/state_machine_inst/cic_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.441     7.010    core_0/state_machine_inst/clk_out2
    SLICE_X51Y92         FDCE                                         r  core_0/state_machine_inst/cic_counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.324ns  (logic 1.441ns (10.818%)  route 11.882ns (89.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.758ns = ( 7.008 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.882    13.324    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y88         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.439     7.008    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y88         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.168ns  (logic 1.565ns (11.887%)  route 11.603ns (88.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 7.064 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1049, routed)       10.612    12.053    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_rst
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124    12.177 r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.991    13.168    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.495     7.064    dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y19         RAMB18E1                                     r  dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_0/cic_inst/u_integrator_0/out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.018ns  (logic 1.441ns (11.072%)  route 11.577ns (88.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 7.006 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)       11.577    13.018    core_0/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X50Y85         FDCE                                         f  core_0/cic_inst/u_integrator_0/out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.638 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.819    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.902 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     5.478    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.569 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.437     7.006    core_0/cic_inst/u_integrator_0/clk_out2
    SLICE_X50Y85         FDCE                                         r  core_0/cic_inst/u_integrator_0/out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.210ns (14.043%)  route 1.283ns (85.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 3.592 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.283     1.492    core_1/state_machine_inst/btnC_IBUF
    SLICE_X28Y27         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.820     3.592    core_1/state_machine_inst/clk_out2
    SLICE_X28Y27         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_sub_addr_reg[1]_replica_1/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.547ns  (logic 0.210ns (13.548%)  route 1.337ns (86.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 3.594 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.337     1.547    core_1/state_machine_inst/btnC_IBUF
    SLICE_X29Y29         FDCE                                         f  core_1/state_machine_inst/cic_sub_addr_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.822     3.594    core_1/state_machine_inst/clk_out2
    SLICE_X29Y29         FDCE                                         r  core_1/state_machine_inst/cic_sub_addr_reg[1]_replica_1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.210ns (12.592%)  route 1.454ns (87.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 3.595 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.454     1.664    core_1/state_machine_inst/btnC_IBUF
    SLICE_X41Y19         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.823     3.595    core_1/state_machine_inst/clk_out2
    SLICE_X41Y19         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.210ns (12.592%)  route 1.454ns (87.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 3.595 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.454     1.664    core_1/state_machine_inst/btnC_IBUF
    SLICE_X41Y19         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.823     3.595    core_1/state_machine_inst/clk_out2
    SLICE_X41Y19         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/cic_inst/u_integrator_0/out_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.210ns (12.332%)  route 1.489ns (87.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 3.597 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.489     1.699    core_1/cic_inst/u_integrator_0/btnC_IBUF
    SLICE_X29Y32         FDCE                                         f  core_1/cic_inst/u_integrator_0/out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.825     3.597    core_1/cic_inst/u_integrator_0/clk_out2
    SLICE_X29Y32         FDCE                                         r  core_1/cic_inst/u_integrator_0/out_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.210ns (12.170%)  route 1.512ns (87.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 3.594 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.512     1.722    core_1/state_machine_inst/btnC_IBUF
    SLICE_X40Y20         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.822     3.594    core_1/state_machine_inst/clk_out2
    SLICE_X40Y20         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            core_1/state_machine_inst/cic_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.210ns (12.170%)  route 1.512ns (87.830%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 3.594 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1049, routed)        1.512     1.722    core_1/state_machine_inst/btnC_IBUF
    SLICE_X40Y20         FDCE                                         f  core_1/state_machine_inst/cic_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      1.250     1.250 r  
    W5                                                0.000     1.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     1.250    clock_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     1.664 r  clock_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.145    clock_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.198 r  clock_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     2.744    clock_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.773 r  clock_wiz_0/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.822     3.594    core_1/state_machine_inst/clk_out2
    SLICE_X40Y20         FDCE                                         r  core_1/state_machine_inst/cic_counter_reg[11]/C





