--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml BR_Top.twx BR_Top.ncd -o BR_Top.twr BR_Top.pcf -ucf
Nexys4DDR_Master.ucf

Design file:              BR_Top.ncd
Physical constraint file: BR_Top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    0.157(R)|      FAST  |    2.289(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |        12.534(R)|      SLOW  |         3.695(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |        13.592(R)|      SLOW  |         4.043(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |        13.301(R)|      SLOW  |         4.032(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |        13.414(R)|      SLOW  |         4.057(R)|      FAST  |clk_BUFGP         |   0.000|
blue<0>     |        22.953(R)|      SLOW  |         4.772(R)|      FAST  |clk_BUFGP         |   0.000|
blue<1>     |        19.763(R)|      SLOW  |         4.623(R)|      FAST  |clk_BUFGP         |   0.000|
blue<2>     |        19.663(R)|      SLOW  |         4.612(R)|      FAST  |clk_BUFGP         |   0.000|
blue<3>     |        19.286(R)|      SLOW  |         4.696(R)|      FAST  |clk_BUFGP         |   0.000|
green<0>    |        22.669(R)|      SLOW  |         4.777(R)|      FAST  |clk_BUFGP         |   0.000|
green<1>    |        21.819(R)|      SLOW  |         4.661(R)|      FAST  |clk_BUFGP         |   0.000|
green<2>    |        22.874(R)|      SLOW  |         4.539(R)|      FAST  |clk_BUFGP         |   0.000|
green<3>    |        23.209(R)|      SLOW  |         4.716(R)|      FAST  |clk_BUFGP         |   0.000|
red<0>      |        22.436(R)|      SLOW  |         4.451(R)|      FAST  |clk_BUFGP         |   0.000|
red<1>      |        22.472(R)|      SLOW  |         4.835(R)|      FAST  |clk_BUFGP         |   0.000|
red<2>      |        23.688(R)|      SLOW  |         4.652(R)|      FAST  |clk_BUFGP         |   0.000|
red<3>      |        21.747(R)|      SLOW  |         4.708(R)|      FAST  |clk_BUFGP         |   0.000|
segment<0>  |        15.385(R)|      SLOW  |         4.394(R)|      FAST  |clk_BUFGP         |   0.000|
segment<1>  |        15.481(R)|      SLOW  |         4.314(R)|      FAST  |clk_BUFGP         |   0.000|
segment<2>  |        14.285(R)|      SLOW  |         3.856(R)|      FAST  |clk_BUFGP         |   0.000|
segment<3>  |        15.521(R)|      SLOW  |         4.321(R)|      FAST  |clk_BUFGP         |   0.000|
segment<4>  |        14.622(R)|      SLOW  |         4.031(R)|      FAST  |clk_BUFGP         |   0.000|
segment<5>  |        14.944(R)|      SLOW  |         4.076(R)|      FAST  |clk_BUFGP         |   0.000|
segment<6>  |        14.204(R)|      SLOW  |         3.827(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.389|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 20 00:22:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 707 MB



