{
  "name": "core_arch::x86::avx512f::_mm512_mask_i64gather_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::__m512i::as_i64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vgatherqps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ],
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::i64x8": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_mask_i64gather_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:16682:1: 16694:2",
  "src": "pub unsafe fn _mm512_mask_i64gather_ps<const SCALE: i32>(\n    src: __m256,\n    mask: __mmask8,\n    offsets: __m512i,\n    slice: *const f32,\n) -> __m256 {\n    static_assert_imm8_scale!(SCALE);\n    let src = src.as_f32x8();\n    let slice = slice as *const i8;\n    let offsets = offsets.as_i64x8();\n    let r = vgatherqps(src, slice, offsets, mask as i8, SCALE);\n    transmute(r)\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_mask_i64gather_ps(_1: core_arch::x86::__m256, _2: u8, _3: core_arch::x86::__m512i, _4: *const f32) -> core_arch::x86::__m256 {\n    let mut _0: core_arch::x86::__m256;\n    let  _5: core_arch::simd::f32x8;\n    let  _6: *const i8;\n    let  _7: core_arch::simd::i64x8;\n    let  _8: core_arch::simd::f32x8;\n    let mut _9: i8;\n    debug src => _1;\n    debug mask => _2;\n    debug offsets => _3;\n    debug slice => _4;\n    debug src => _5;\n    debug slice => _6;\n    debug offsets => _7;\n    debug r => _8;\n    bb0: {\n        _5 = core_arch::x86::__m256::as_f32x8(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _6 = _4 as *const i8;\n        _7 = core_arch::x86::__m512i::as_i64x8(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_9);\n        _9 = _2 as i8;\n        _8 = core_arch::x86::avx512f::vgatherqps(_5, _6, _7, move _9, SCALE) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_9);\n        _0 = _8 as core_arch::x86::__m256;\n        return;\n    }\n}\n",
  "doc": " Gather single-precision (32-bit) floating-point elements from memory using 64-bit indices. 32-bit elements are loaded from addresses starting at base_addr and offset by each 64-bit element in vindex (each index is scaled by the factor in scale). Gathered elements are merged into dst using writemask k (elements are copied from src when the corresponding mask bit is not set). scale should be 1, 2, 4 or 8.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_i64gather_ps&expand=3101)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}