# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../KittCarPWM.srcs/sources_1/new/SyncGenerator.vhd" \
"../../../../KittCarPWM.srcs/sim_1/new/tb_SyncGenerator.vhd" \

# Do not sort compile order
nosort
