Flow report for sram_test
Mon Mar 23 21:19:47 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------+
; Flow Summary                                                       ;
+-------------------------+------------------------------------------+
; Flow Status             ; Successful - Mon Mar 23 21:19:47 2009    ;
; Quartus II Version      ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name           ; sram_test                                ;
; Top-level Entity Name   ; sram_test                                ;
; Family                  ; MAX II                                   ;
; Device                  ; EPM240T100C5                             ;
; Timing Models           ; Final                                    ;
; Met timing requirements ; Yes                                      ;
; Total logic elements    ; 85 / 240 ( 35 % )                        ;
; Total pins              ; 27 / 80 ( 34 % )                         ;
; Total virtual pins      ; 0                                        ;
; UFM blocks              ; 0 / 1 ( 0 % )                            ;
+-------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/23/2009 21:19:35 ;
; Main task         ; Compilation         ;
; Revision Name     ; sram_test           ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                        ;
+------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name        ; Value                                                                                           ; Default Value ; Entity Name ; Section Id     ;
+------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID  ; 126665487391.123781437503248                                                                    ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT ; Verilog                                                                                         ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL    ; ModelSim (Verilog)                                                                              ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE         ; 1 ps                                                                                            ; --            ; --          ; eda_simulation ;
; MISC_FILE              ; C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/11、读写SRAM（0212）/verilogsram/sram_test.dpf ; --            ; --          ; --             ;
+------------------------+-------------------------------------------------------------------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:03     ; 1.0                     ; 163 MB              ; 00:00:03                           ;
; Fitter                  ; 00:00:02     ; 1.0                     ; 167 MB              ; 00:00:02                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 128 MB              ; 00:00:01                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 114 MB              ; 00:00:01                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 115 MB              ; 00:00:01                           ;
; Total                   ; 00:00:08     ; --                      ; --                  ; 00:00:08                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; 503b5ae675e24f0  ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; 503b5ae675e24f0  ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; 503b5ae675e24f0  ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; 503b5ae675e24f0  ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer      ; 503b5ae675e24f0  ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off sram_test -c sram_test
quartus_fit --read_settings_files=off --write_settings_files=off sram_test -c sram_test
quartus_asm --read_settings_files=off --write_settings_files=off sram_test -c sram_test
quartus_tan --read_settings_files=off --write_settings_files=off sram_test -c sram_test
quartus_eda --read_settings_files=off --write_settings_files=off sram_test -c sram_test



