
Memory Configuration

Name             Origin             Length             Attributes
ROM              0x08000000         0x00010000         xr
RAM              0x20000000         0x00005000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD main.o
LOAD crt0.o
LOAD C:\CodeSourcery\Sourcery G++ Lite/arm-none-eabi/lib/thumb2\libm.a
LOAD C:\CodeSourcery\Sourcery G++ Lite/arm-none-eabi/lib/thumb2\libc.a
LOAD C:\CodeSourcery\Sourcery G++ Lite/lib/gcc/arm-none-eabi/4.8.1/thumb2\libgcc.a

.text           0x08000000       0xd8
                0x08000000                __RO_BASE__ = .
 crt0.o(.text)
 .text          0x08000000       0x48 crt0.o
                0x08000008                __start
 *(.text)
 .text          0x08000048       0x90 main.o
                0x08000048                Main
                0x080000d8                . = ALIGN (0x4)

.glue_7         0x080000d8        0x0
 .glue_7        0x00000000        0x0 linker stubs

.glue_7t        0x080000d8        0x0
 .glue_7t       0x00000000        0x0 linker stubs

.vfp11_veneer   0x080000d8        0x0
 .vfp11_veneer  0x00000000        0x0 linker stubs

.v4_bx          0x080000d8        0x0
 .v4_bx         0x00000000        0x0 linker stubs

.iplt           0x080000d8        0x0
 .iplt          0x00000000        0x0 main.o

.rel.dyn        0x080000d8        0x0
 .rel.iplt      0x00000000        0x0 main.o

.ARM.extab      0x080000d8        0x0
 *(.ARM.extab* .gnu.linkonce.armextab.*)
                0x080000d8                . = ALIGN (0x4)

.ARM.exidx      0x080000d8        0x0
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x080000d8                . = ALIGN (0x4)

.rodata         0x080000d8        0x0
 *(.rodata)
 *(.rodata.*)
                0x080000d8                . = ALIGN (0x8)
                0x080000d8                __RO_LIMIT__ = .

.data           0x20000000        0x0 load address 0x080000d8
                0x20000000                __RW_BASE__ = .
 *(.data)
 .data          0x20000000        0x0 main.o
 .data          0x20000000        0x0 crt0.o
 *(.data.*)
                0x20000000                . = ALIGN (0x4)
                0x20000000                __RW_LIMIT__ = .
                0x00000000                __RW_SIZE__ = SIZEOF (.data)
                0x080000d8                __RW_LOAD_ADDR__ = LOADADDR (.data)

.igot.plt       0x20000000        0x0 load address 0x080000d8
 .igot.plt      0x00000000        0x0 main.o

.bss            0x20000000        0x0 load address 0x080000d8
                0x20000000                __ZI_BASE__ = .
 *(.bss)
 .bss           0x20000000        0x0 main.o
 .bss           0x20000000        0x0 crt0.o
 *(.bss.*)
                0x20000000                . = ALIGN (0x4)
                0x20000000                __ZI_LIMIT__ = .
                0x00000000                __ZI_SIZE__ = SIZEOF (.bss)
OUTPUT(rom_0x08000000.elf elf32-littlearm)

.debug_info     0x00000000       0xbb
 .debug_info    0x00000000       0x54 main.o
 .debug_info    0x00000054       0x67 crt0.o

.debug_abbrev   0x00000000       0x63
 .debug_abbrev  0x00000000       0x4f main.o
 .debug_abbrev  0x0000004f       0x14 crt0.o

.debug_aranges  0x00000000       0x40
 .debug_aranges
                0x00000000       0x20 main.o
 .debug_aranges
                0x00000020       0x20 crt0.o

.debug_line     0x00000000       0xb9
 .debug_line    0x00000000       0x6a main.o
 .debug_line    0x0000006a       0x4f crt0.o

.debug_str      0x00000000       0xd9
 .debug_str     0x00000000       0xd9 main.o

.comment        0x00000000       0x30
 .comment       0x00000000       0x30 main.o
                                 0x31 (size before relaxing)

.ARM.attributes
                0x00000000       0x31
 .ARM.attributes
                0x00000000       0x33 main.o
 .ARM.attributes
                0x00000033       0x21 crt0.o

.debug_frame    0x00000000       0x2c
 .debug_frame   0x00000000       0x2c main.o

Cross Reference Table

Symbol                                            File
Main                                              main.o
                                                  crt0.o
__RO_LIMIT__                                      crt0.o
__RW_BASE__                                       crt0.o
__ZI_BASE__                                       crt0.o
__ZI_LIMIT__                                      crt0.o
__start                                           crt0.o
