16:42:05
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Project8_LED_Blinking_syn.prj" -log "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Wed Feb 19 16:42:15 2025

#Implementation: Project8_LED_Blinking_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Top entity is set to LED_Blink_Top_Module.
@E: CS187 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":27:33:27:33|Expecting ,
1 error parsing file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:42:15 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:42:15 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Project8_LED_Blinking_syn.prj" -log "Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Wed Feb 19 16:43:52 2025

#Implementation: Project8_LED_Blinking_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Top entity is set to LED_Blink_Top_Module.
VHDL syntax check successful!
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Synthesizing work.led_blink_top_module.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink.vhd":6:7:6:15|Synthesizing work.led_blink.rtl.
Post processing for work.led_blink.rtl
Post processing for work.led_blink_top_module.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:43:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:43:53 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:43:53 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:43:54 2025

###########################################################]
Pre-mapping Report

# Wed Feb 19 16:43:54 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist LED_Blink_Top_Module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start                          Requested     Requested     Clock        Clock                     Clock
Clock                          Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
LED_Blink_Top_Module|i_Clk     180.6 MHz     5.537         inferred     Autoconstr_clkgroup_0     94   
=======================================================================================================

@W: MT529 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":83:5:83:6|Found inferred clock LED_Blink_Top_Module|i_Clk which controls 94 sequential elements including LED_Blink_Inst.r_Count_1HZ[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:43:54 2025

###########################################################]
Map & Optimize Report

# Wed Feb 19 16:43:54 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":83:5:83:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_1HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":71:5:71:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_2HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":59:5:59:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_5HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":47:5:47:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_10HZ is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.12ns		 160 /        94
   2		0h:00m:00s		    -2.12ns		 160 /        94
   3		0h:00m:00s		    -2.12ns		 160 /        94

   4		0h:00m:00s		    -2.12ns		 160 /        94


   5		0h:00m:00s		    -2.12ns		 159 /        94
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink_top_module.vhd":6:8:6:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 94 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               94         LED_Blink_Inst.r_Count_10HZ[14]
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock LED_Blink_Top_Module|i_Clk with period 7.29ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Feb 19 16:43:55 2025
#


Top view:               LED_Blink_Top_Module
Requested Frequency:    137.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.286

                               Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                 Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------------
LED_Blink_Top_Module|i_Clk     137.2 MHz     116.6 MHz     7.290         8.576         -1.286     inferred     Autoconstr_clkgroup_0
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------
LED_Blink_Top_Module|i_Clk  LED_Blink_Top_Module|i_Clk  |  7.290       -1.286  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: LED_Blink_Top_Module|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                             Arrival           
Instance                          Reference                      Type       Pin     Net                Time        Slack 
                                  Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_1HZ[1]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_1HZ[1]     0.540       -1.286
LED_Blink_Inst.r_Count_1HZ[0]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_1HZ[0]     0.540       -1.155
LED_Blink_Inst.r_Count_1HZ[2]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_1HZ[2]     0.540       -1.146
LED_Blink_Inst.r_Count_2HZ[1]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_2HZ[1]     0.540       -1.146
LED_Blink_Inst.r_Count_2HZ[0]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_2HZ[0]     0.540       -1.015
LED_Blink_Inst.r_Count_1HZ[3]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_1HZ[3]     0.540       -1.006
LED_Blink_Inst.r_Count_2HZ[2]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_2HZ[2]     0.540       -1.006
LED_Blink_Inst.r_Count_5HZ[1]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_5HZ[1]     0.540       -1.006
LED_Blink_Inst.r_Count_5HZ[0]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_5HZ[0]     0.540       -0.875
LED_Blink_Inst.r_Count_1HZ[4]     LED_Blink_Top_Module|i_Clk     SB_DFF     Q       r_Count_1HZ[4]     0.540       -0.866
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                 Required           
Instance                            Reference                      Type       Pin     Net                    Time         Slack 
                                    Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_1HZ[23]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_1HZ_3[23]      7.184        -1.286
LED_Blink_Inst.r_Count_2HZ[22]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_2HZ_3[22]      7.184        -1.146
LED_Blink_Inst.r_Count_1HZ[21]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_1HZ_3[21]      7.184        -1.006
LED_Blink_Inst.r_Count_5HZ[21]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_5HZ_3[21]      7.184        -1.006
LED_Blink_Inst.r_Count_1HZ[20]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_1HZ_3[20]      7.184        -0.866
LED_Blink_Inst.r_Count_2HZ[20]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_2HZ_3[20]      7.184        -0.866
LED_Blink_Inst.r_Count_10HZ[20]     LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_10HZ_3[20]     7.184        -0.866
LED_Blink_Inst.r_Count_2HZ[19]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_2HZ_3[19]      7.184        -0.726
LED_Blink_Inst.r_Count_1HZ[18]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_1HZ_3[18]      7.184        -0.585
LED_Blink_Inst.r_Count_2HZ[18]      LED_Blink_Top_Module|i_Clk     SB_DFF     D       r_Count_2HZ_3[18]      7.184        -0.585
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.290
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.184

    - Propagation time:                      8.471
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.286

    Number of logic level(s):                24
    Starting point:                          LED_Blink_Inst.r_Count_1HZ[1] / Q
    Ending point:                            LED_Blink_Inst.r_Count_1HZ[23] / D
    The start point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C
    The end   point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_1HZ[1]               SB_DFF       Q        Out     0.540     0.540       -         
r_Count_1HZ[1]                              Net          -        -       0.834     -           3         
LED_Blink_Inst.un4_r_count_1hz_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
LED_Blink_Inst.un4_r_count_1hz_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un4_r_count_1hz_cry_1                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
LED_Blink_Inst.un4_r_count_1hz_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un4_r_count_1hz_cry_2                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
LED_Blink_Inst.un4_r_count_1hz_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un4_r_count_1hz_cry_3                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
LED_Blink_Inst.un4_r_count_1hz_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un4_r_count_1hz_cry_4                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
LED_Blink_Inst.un4_r_count_1hz_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un4_r_count_1hz_cry_5                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
LED_Blink_Inst.un4_r_count_1hz_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un4_r_count_1hz_cry_6                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
LED_Blink_Inst.un4_r_count_1hz_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un4_r_count_1hz_cry_7                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
LED_Blink_Inst.un4_r_count_1hz_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un4_r_count_1hz_cry_8                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
LED_Blink_Inst.un4_r_count_1hz_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un4_r_count_1hz_cry_9                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
LED_Blink_Inst.un4_r_count_1hz_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un4_r_count_1hz_cry_10                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
LED_Blink_Inst.un4_r_count_1hz_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un4_r_count_1hz_cry_11                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
LED_Blink_Inst.un4_r_count_1hz_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un4_r_count_1hz_cry_12                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
LED_Blink_Inst.un4_r_count_1hz_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un4_r_count_1hz_cry_13                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
LED_Blink_Inst.un4_r_count_1hz_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un4_r_count_1hz_cry_14                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
LED_Blink_Inst.un4_r_count_1hz_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un4_r_count_1hz_cry_15                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
LED_Blink_Inst.un4_r_count_1hz_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un4_r_count_1hz_cry_16                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
LED_Blink_Inst.un4_r_count_1hz_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un4_r_count_1hz_cry_17                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
LED_Blink_Inst.un4_r_count_1hz_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un4_r_count_1hz_cry_18                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
LED_Blink_Inst.un4_r_count_1hz_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un4_r_count_1hz_cry_19                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
LED_Blink_Inst.un4_r_count_1hz_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un4_r_count_1hz_cry_20                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
LED_Blink_Inst.un4_r_count_1hz_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un4_r_count_1hz_cry_21                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_22_c     SB_CARRY     CI       In      -         4.449       -         
LED_Blink_Inst.un4_r_count_1hz_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un4_r_count_1hz_cry_22                      Net          -        -       0.386     -           1         
LED_Blink_Inst.r_Count_1HZ_RNO_0[23]        SB_LUT4      I3       In      -         4.962       -         
LED_Blink_Inst.r_Count_1HZ_RNO_0[23]        SB_LUT4      O        Out     0.316     5.277       -         
r_Count_1HZ_RNO_0[23]                       Net          -        -       1.371     -           1         
LED_Blink_Inst.r_Count_1HZ_RNO[23]          SB_LUT4      I3       In      -         6.648       -         
LED_Blink_Inst.r_Count_1HZ_RNO[23]          SB_LUT4      O        Out     0.316     6.964       -         
r_Count_1HZ_3[23]                           Net          -        -       1.507     -           1         
LED_Blink_Inst.r_Count_1HZ[23]              SB_DFF       D        In      -         8.471       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.576 is 4.184(48.8%) logic and 4.392(51.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.290
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.184

    - Propagation time:                      8.340
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.155

    Number of logic level(s):                24
    Starting point:                          LED_Blink_Inst.r_Count_1HZ[0] / Q
    Ending point:                            LED_Blink_Inst.r_Count_1HZ[23] / D
    The start point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C
    The end   point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_1HZ[0]               SB_DFF       Q        Out     0.540     0.540       -         
r_Count_1HZ[0]                              Net          -        -       0.834     -           4         
LED_Blink_Inst.un4_r_count_1hz_cry_1_c      SB_CARRY     CI       In      -         1.374       -         
LED_Blink_Inst.un4_r_count_1hz_cry_1_c      SB_CARRY     CO       Out     0.126     1.500       -         
un4_r_count_1hz_cry_1                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_2_c      SB_CARRY     CI       In      -         1.514       -         
LED_Blink_Inst.un4_r_count_1hz_cry_2_c      SB_CARRY     CO       Out     0.126     1.640       -         
un4_r_count_1hz_cry_2                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_3_c      SB_CARRY     CI       In      -         1.654       -         
LED_Blink_Inst.un4_r_count_1hz_cry_3_c      SB_CARRY     CO       Out     0.126     1.781       -         
un4_r_count_1hz_cry_3                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_4_c      SB_CARRY     CI       In      -         1.795       -         
LED_Blink_Inst.un4_r_count_1hz_cry_4_c      SB_CARRY     CO       Out     0.126     1.921       -         
un4_r_count_1hz_cry_4                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_5_c      SB_CARRY     CI       In      -         1.935       -         
LED_Blink_Inst.un4_r_count_1hz_cry_5_c      SB_CARRY     CO       Out     0.126     2.061       -         
un4_r_count_1hz_cry_5                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_6_c      SB_CARRY     CI       In      -         2.075       -         
LED_Blink_Inst.un4_r_count_1hz_cry_6_c      SB_CARRY     CO       Out     0.126     2.201       -         
un4_r_count_1hz_cry_6                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_7_c      SB_CARRY     CI       In      -         2.215       -         
LED_Blink_Inst.un4_r_count_1hz_cry_7_c      SB_CARRY     CO       Out     0.126     2.341       -         
un4_r_count_1hz_cry_7                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_8_c      SB_CARRY     CI       In      -         2.355       -         
LED_Blink_Inst.un4_r_count_1hz_cry_8_c      SB_CARRY     CO       Out     0.126     2.482       -         
un4_r_count_1hz_cry_8                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_9_c      SB_CARRY     CI       In      -         2.496       -         
LED_Blink_Inst.un4_r_count_1hz_cry_9_c      SB_CARRY     CO       Out     0.126     2.622       -         
un4_r_count_1hz_cry_9                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_10_c     SB_CARRY     CI       In      -         2.636       -         
LED_Blink_Inst.un4_r_count_1hz_cry_10_c     SB_CARRY     CO       Out     0.126     2.762       -         
un4_r_count_1hz_cry_10                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_11_c     SB_CARRY     CI       In      -         2.776       -         
LED_Blink_Inst.un4_r_count_1hz_cry_11_c     SB_CARRY     CO       Out     0.126     2.902       -         
un4_r_count_1hz_cry_11                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_12_c     SB_CARRY     CI       In      -         2.916       -         
LED_Blink_Inst.un4_r_count_1hz_cry_12_c     SB_CARRY     CO       Out     0.126     3.042       -         
un4_r_count_1hz_cry_12                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_13_c     SB_CARRY     CI       In      -         3.056       -         
LED_Blink_Inst.un4_r_count_1hz_cry_13_c     SB_CARRY     CO       Out     0.126     3.183       -         
un4_r_count_1hz_cry_13                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_14_c     SB_CARRY     CI       In      -         3.197       -         
LED_Blink_Inst.un4_r_count_1hz_cry_14_c     SB_CARRY     CO       Out     0.126     3.323       -         
un4_r_count_1hz_cry_14                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_15_c     SB_CARRY     CI       In      -         3.337       -         
LED_Blink_Inst.un4_r_count_1hz_cry_15_c     SB_CARRY     CO       Out     0.126     3.463       -         
un4_r_count_1hz_cry_15                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_16_c     SB_CARRY     CI       In      -         3.477       -         
LED_Blink_Inst.un4_r_count_1hz_cry_16_c     SB_CARRY     CO       Out     0.126     3.603       -         
un4_r_count_1hz_cry_16                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_17_c     SB_CARRY     CI       In      -         3.617       -         
LED_Blink_Inst.un4_r_count_1hz_cry_17_c     SB_CARRY     CO       Out     0.126     3.743       -         
un4_r_count_1hz_cry_17                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_18_c     SB_CARRY     CI       In      -         3.757       -         
LED_Blink_Inst.un4_r_count_1hz_cry_18_c     SB_CARRY     CO       Out     0.126     3.884       -         
un4_r_count_1hz_cry_18                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_19_c     SB_CARRY     CI       In      -         3.898       -         
LED_Blink_Inst.un4_r_count_1hz_cry_19_c     SB_CARRY     CO       Out     0.126     4.024       -         
un4_r_count_1hz_cry_19                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_20_c     SB_CARRY     CI       In      -         4.038       -         
LED_Blink_Inst.un4_r_count_1hz_cry_20_c     SB_CARRY     CO       Out     0.126     4.164       -         
un4_r_count_1hz_cry_20                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_21_c     SB_CARRY     CI       In      -         4.178       -         
LED_Blink_Inst.un4_r_count_1hz_cry_21_c     SB_CARRY     CO       Out     0.126     4.304       -         
un4_r_count_1hz_cry_21                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_22_c     SB_CARRY     CI       In      -         4.318       -         
LED_Blink_Inst.un4_r_count_1hz_cry_22_c     SB_CARRY     CO       Out     0.126     4.444       -         
un4_r_count_1hz_cry_22                      Net          -        -       0.386     -           1         
LED_Blink_Inst.r_Count_1HZ_RNO_0[23]        SB_LUT4      I3       In      -         4.830       -         
LED_Blink_Inst.r_Count_1HZ_RNO_0[23]        SB_LUT4      O        Out     0.316     5.146       -         
r_Count_1HZ_RNO_0[23]                       Net          -        -       1.371     -           1         
LED_Blink_Inst.r_Count_1HZ_RNO[23]          SB_LUT4      I3       In      -         6.517       -         
LED_Blink_Inst.r_Count_1HZ_RNO[23]          SB_LUT4      O        Out     0.316     6.833       -         
r_Count_1HZ_3[23]                           Net          -        -       1.507     -           1         
LED_Blink_Inst.r_Count_1HZ[23]              SB_DFF       D        In      -         8.340       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.445 is 4.053(48.0%) logic and 4.392(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.290
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.184

    - Propagation time:                      8.331
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                23
    Starting point:                          LED_Blink_Inst.r_Count_1HZ[2] / Q
    Ending point:                            LED_Blink_Inst.r_Count_1HZ[23] / D
    The start point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C
    The end   point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_1HZ[2]               SB_DFF       Q        Out     0.540     0.540       -         
r_Count_1HZ[2]                              Net          -        -       0.834     -           3         
LED_Blink_Inst.un4_r_count_1hz_cry_2_c      SB_CARRY     I0       In      -         1.374       -         
LED_Blink_Inst.un4_r_count_1hz_cry_2_c      SB_CARRY     CO       Out     0.258     1.632       -         
un4_r_count_1hz_cry_2                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_3_c      SB_CARRY     CI       In      -         1.646       -         
LED_Blink_Inst.un4_r_count_1hz_cry_3_c      SB_CARRY     CO       Out     0.126     1.772       -         
un4_r_count_1hz_cry_3                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_4_c      SB_CARRY     CI       In      -         1.786       -         
LED_Blink_Inst.un4_r_count_1hz_cry_4_c      SB_CARRY     CO       Out     0.126     1.912       -         
un4_r_count_1hz_cry_4                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_5_c      SB_CARRY     CI       In      -         1.926       -         
LED_Blink_Inst.un4_r_count_1hz_cry_5_c      SB_CARRY     CO       Out     0.126     2.052       -         
un4_r_count_1hz_cry_5                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_6_c      SB_CARRY     CI       In      -         2.066       -         
LED_Blink_Inst.un4_r_count_1hz_cry_6_c      SB_CARRY     CO       Out     0.126     2.192       -         
un4_r_count_1hz_cry_6                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_7_c      SB_CARRY     CI       In      -         2.206       -         
LED_Blink_Inst.un4_r_count_1hz_cry_7_c      SB_CARRY     CO       Out     0.126     2.333       -         
un4_r_count_1hz_cry_7                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_8_c      SB_CARRY     CI       In      -         2.346       -         
LED_Blink_Inst.un4_r_count_1hz_cry_8_c      SB_CARRY     CO       Out     0.126     2.473       -         
un4_r_count_1hz_cry_8                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_9_c      SB_CARRY     CI       In      -         2.487       -         
LED_Blink_Inst.un4_r_count_1hz_cry_9_c      SB_CARRY     CO       Out     0.126     2.613       -         
un4_r_count_1hz_cry_9                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_10_c     SB_CARRY     CI       In      -         2.627       -         
LED_Blink_Inst.un4_r_count_1hz_cry_10_c     SB_CARRY     CO       Out     0.126     2.753       -         
un4_r_count_1hz_cry_10                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_11_c     SB_CARRY     CI       In      -         2.767       -         
LED_Blink_Inst.un4_r_count_1hz_cry_11_c     SB_CARRY     CO       Out     0.126     2.893       -         
un4_r_count_1hz_cry_11                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_12_c     SB_CARRY     CI       In      -         2.907       -         
LED_Blink_Inst.un4_r_count_1hz_cry_12_c     SB_CARRY     CO       Out     0.126     3.034       -         
un4_r_count_1hz_cry_12                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_13_c     SB_CARRY     CI       In      -         3.047       -         
LED_Blink_Inst.un4_r_count_1hz_cry_13_c     SB_CARRY     CO       Out     0.126     3.174       -         
un4_r_count_1hz_cry_13                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_14_c     SB_CARRY     CI       In      -         3.188       -         
LED_Blink_Inst.un4_r_count_1hz_cry_14_c     SB_CARRY     CO       Out     0.126     3.314       -         
un4_r_count_1hz_cry_14                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_15_c     SB_CARRY     CI       In      -         3.328       -         
LED_Blink_Inst.un4_r_count_1hz_cry_15_c     SB_CARRY     CO       Out     0.126     3.454       -         
un4_r_count_1hz_cry_15                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_16_c     SB_CARRY     CI       In      -         3.468       -         
LED_Blink_Inst.un4_r_count_1hz_cry_16_c     SB_CARRY     CO       Out     0.126     3.594       -         
un4_r_count_1hz_cry_16                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_17_c     SB_CARRY     CI       In      -         3.608       -         
LED_Blink_Inst.un4_r_count_1hz_cry_17_c     SB_CARRY     CO       Out     0.126     3.735       -         
un4_r_count_1hz_cry_17                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_18_c     SB_CARRY     CI       In      -         3.748       -         
LED_Blink_Inst.un4_r_count_1hz_cry_18_c     SB_CARRY     CO       Out     0.126     3.875       -         
un4_r_count_1hz_cry_18                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_19_c     SB_CARRY     CI       In      -         3.889       -         
LED_Blink_Inst.un4_r_count_1hz_cry_19_c     SB_CARRY     CO       Out     0.126     4.015       -         
un4_r_count_1hz_cry_19                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_20_c     SB_CARRY     CI       In      -         4.029       -         
LED_Blink_Inst.un4_r_count_1hz_cry_20_c     SB_CARRY     CO       Out     0.126     4.155       -         
un4_r_count_1hz_cry_20                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_21_c     SB_CARRY     CI       In      -         4.169       -         
LED_Blink_Inst.un4_r_count_1hz_cry_21_c     SB_CARRY     CO       Out     0.126     4.295       -         
un4_r_count_1hz_cry_21                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_1hz_cry_22_c     SB_CARRY     CI       In      -         4.309       -         
LED_Blink_Inst.un4_r_count_1hz_cry_22_c     SB_CARRY     CO       Out     0.126     4.436       -         
un4_r_count_1hz_cry_22                      Net          -        -       0.386     -           1         
LED_Blink_Inst.r_Count_1HZ_RNO_0[23]        SB_LUT4      I3       In      -         4.822       -         
LED_Blink_Inst.r_Count_1HZ_RNO_0[23]        SB_LUT4      O        Out     0.316     5.137       -         
r_Count_1HZ_RNO_0[23]                       Net          -        -       1.371     -           1         
LED_Blink_Inst.r_Count_1HZ_RNO[23]          SB_LUT4      I3       In      -         6.508       -         
LED_Blink_Inst.r_Count_1HZ_RNO[23]          SB_LUT4      O        Out     0.316     6.824       -         
r_Count_1HZ_3[23]                           Net          -        -       1.507     -           1         
LED_Blink_Inst.r_Count_1HZ[23]              SB_DFF       D        In      -         8.331       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.436 is 4.058(48.1%) logic and 4.378(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.290
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.184

    - Propagation time:                      8.331
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.146

    Number of logic level(s):                23
    Starting point:                          LED_Blink_Inst.r_Count_2HZ[1] / Q
    Ending point:                            LED_Blink_Inst.r_Count_2HZ[22] / D
    The start point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C
    The end   point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_2HZ[1]               SB_DFF       Q        Out     0.540     0.540       -         
r_Count_2HZ[1]                              Net          -        -       0.834     -           3         
LED_Blink_Inst.un4_r_count_2hz_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
LED_Blink_Inst.un4_r_count_2hz_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un4_r_count_2hz_cry_1                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
LED_Blink_Inst.un4_r_count_2hz_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un4_r_count_2hz_cry_2                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
LED_Blink_Inst.un4_r_count_2hz_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un4_r_count_2hz_cry_3                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
LED_Blink_Inst.un4_r_count_2hz_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un4_r_count_2hz_cry_4                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
LED_Blink_Inst.un4_r_count_2hz_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un4_r_count_2hz_cry_5                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
LED_Blink_Inst.un4_r_count_2hz_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un4_r_count_2hz_cry_6                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_7_c      SB_CARRY     CI       In      -         2.346       -         
LED_Blink_Inst.un4_r_count_2hz_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un4_r_count_2hz_cry_7                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
LED_Blink_Inst.un4_r_count_2hz_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un4_r_count_2hz_cry_8                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
LED_Blink_Inst.un4_r_count_2hz_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un4_r_count_2hz_cry_9                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
LED_Blink_Inst.un4_r_count_2hz_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un4_r_count_2hz_cry_10                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
LED_Blink_Inst.un4_r_count_2hz_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un4_r_count_2hz_cry_11                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_12_c     SB_CARRY     CI       In      -         3.047       -         
LED_Blink_Inst.un4_r_count_2hz_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un4_r_count_2hz_cry_12                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
LED_Blink_Inst.un4_r_count_2hz_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un4_r_count_2hz_cry_13                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
LED_Blink_Inst.un4_r_count_2hz_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un4_r_count_2hz_cry_14                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
LED_Blink_Inst.un4_r_count_2hz_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un4_r_count_2hz_cry_15                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
LED_Blink_Inst.un4_r_count_2hz_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un4_r_count_2hz_cry_16                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_17_c     SB_CARRY     CI       In      -         3.748       -         
LED_Blink_Inst.un4_r_count_2hz_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un4_r_count_2hz_cry_17                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
LED_Blink_Inst.un4_r_count_2hz_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un4_r_count_2hz_cry_18                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
LED_Blink_Inst.un4_r_count_2hz_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un4_r_count_2hz_cry_19                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
LED_Blink_Inst.un4_r_count_2hz_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un4_r_count_2hz_cry_20                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
LED_Blink_Inst.un4_r_count_2hz_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un4_r_count_2hz_cry_21                      Net          -        -       0.386     -           1         
LED_Blink_Inst.r_Count_2HZ_RNO_0[22]        SB_LUT4      I3       In      -         4.822       -         
LED_Blink_Inst.r_Count_2HZ_RNO_0[22]        SB_LUT4      O        Out     0.316     5.137       -         
r_Count_2HZ_RNO_0[22]                       Net          -        -       1.371     -           1         
LED_Blink_Inst.r_Count_2HZ_RNO[22]          SB_LUT4      I3       In      -         6.508       -         
LED_Blink_Inst.r_Count_2HZ_RNO[22]          SB_LUT4      O        Out     0.316     6.824       -         
r_Count_2HZ_3[22]                           Net          -        -       1.507     -           1         
LED_Blink_Inst.r_Count_2HZ[22]              SB_DFF       D        In      -         8.331       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.436 is 4.058(48.1%) logic and 4.378(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.290
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.184

    - Propagation time:                      8.199
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.015

    Number of logic level(s):                23
    Starting point:                          LED_Blink_Inst.r_Count_2HZ[0] / Q
    Ending point:                            LED_Blink_Inst.r_Count_2HZ[22] / D
    The start point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C
    The end   point is clocked by            LED_Blink_Top_Module|i_Clk [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_2HZ[0]               SB_DFF       Q        Out     0.540     0.540       -         
r_Count_2HZ[0]                              Net          -        -       0.834     -           4         
LED_Blink_Inst.un4_r_count_2hz_cry_1_c      SB_CARRY     CI       In      -         1.374       -         
LED_Blink_Inst.un4_r_count_2hz_cry_1_c      SB_CARRY     CO       Out     0.126     1.500       -         
un4_r_count_2hz_cry_1                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_2_c      SB_CARRY     CI       In      -         1.514       -         
LED_Blink_Inst.un4_r_count_2hz_cry_2_c      SB_CARRY     CO       Out     0.126     1.640       -         
un4_r_count_2hz_cry_2                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_3_c      SB_CARRY     CI       In      -         1.654       -         
LED_Blink_Inst.un4_r_count_2hz_cry_3_c      SB_CARRY     CO       Out     0.126     1.781       -         
un4_r_count_2hz_cry_3                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_4_c      SB_CARRY     CI       In      -         1.795       -         
LED_Blink_Inst.un4_r_count_2hz_cry_4_c      SB_CARRY     CO       Out     0.126     1.921       -         
un4_r_count_2hz_cry_4                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_5_c      SB_CARRY     CI       In      -         1.935       -         
LED_Blink_Inst.un4_r_count_2hz_cry_5_c      SB_CARRY     CO       Out     0.126     2.061       -         
un4_r_count_2hz_cry_5                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_6_c      SB_CARRY     CI       In      -         2.075       -         
LED_Blink_Inst.un4_r_count_2hz_cry_6_c      SB_CARRY     CO       Out     0.126     2.201       -         
un4_r_count_2hz_cry_6                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_7_c      SB_CARRY     CI       In      -         2.215       -         
LED_Blink_Inst.un4_r_count_2hz_cry_7_c      SB_CARRY     CO       Out     0.126     2.341       -         
un4_r_count_2hz_cry_7                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_8_c      SB_CARRY     CI       In      -         2.355       -         
LED_Blink_Inst.un4_r_count_2hz_cry_8_c      SB_CARRY     CO       Out     0.126     2.482       -         
un4_r_count_2hz_cry_8                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_9_c      SB_CARRY     CI       In      -         2.496       -         
LED_Blink_Inst.un4_r_count_2hz_cry_9_c      SB_CARRY     CO       Out     0.126     2.622       -         
un4_r_count_2hz_cry_9                       Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_10_c     SB_CARRY     CI       In      -         2.636       -         
LED_Blink_Inst.un4_r_count_2hz_cry_10_c     SB_CARRY     CO       Out     0.126     2.762       -         
un4_r_count_2hz_cry_10                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_11_c     SB_CARRY     CI       In      -         2.776       -         
LED_Blink_Inst.un4_r_count_2hz_cry_11_c     SB_CARRY     CO       Out     0.126     2.902       -         
un4_r_count_2hz_cry_11                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_12_c     SB_CARRY     CI       In      -         2.916       -         
LED_Blink_Inst.un4_r_count_2hz_cry_12_c     SB_CARRY     CO       Out     0.126     3.042       -         
un4_r_count_2hz_cry_12                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_13_c     SB_CARRY     CI       In      -         3.056       -         
LED_Blink_Inst.un4_r_count_2hz_cry_13_c     SB_CARRY     CO       Out     0.126     3.183       -         
un4_r_count_2hz_cry_13                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_14_c     SB_CARRY     CI       In      -         3.197       -         
LED_Blink_Inst.un4_r_count_2hz_cry_14_c     SB_CARRY     CO       Out     0.126     3.323       -         
un4_r_count_2hz_cry_14                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_15_c     SB_CARRY     CI       In      -         3.337       -         
LED_Blink_Inst.un4_r_count_2hz_cry_15_c     SB_CARRY     CO       Out     0.126     3.463       -         
un4_r_count_2hz_cry_15                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_16_c     SB_CARRY     CI       In      -         3.477       -         
LED_Blink_Inst.un4_r_count_2hz_cry_16_c     SB_CARRY     CO       Out     0.126     3.603       -         
un4_r_count_2hz_cry_16                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_17_c     SB_CARRY     CI       In      -         3.617       -         
LED_Blink_Inst.un4_r_count_2hz_cry_17_c     SB_CARRY     CO       Out     0.126     3.743       -         
un4_r_count_2hz_cry_17                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_18_c     SB_CARRY     CI       In      -         3.757       -         
LED_Blink_Inst.un4_r_count_2hz_cry_18_c     SB_CARRY     CO       Out     0.126     3.884       -         
un4_r_count_2hz_cry_18                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_19_c     SB_CARRY     CI       In      -         3.898       -         
LED_Blink_Inst.un4_r_count_2hz_cry_19_c     SB_CARRY     CO       Out     0.126     4.024       -         
un4_r_count_2hz_cry_19                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_20_c     SB_CARRY     CI       In      -         4.038       -         
LED_Blink_Inst.un4_r_count_2hz_cry_20_c     SB_CARRY     CO       Out     0.126     4.164       -         
un4_r_count_2hz_cry_20                      Net          -        -       0.014     -           2         
LED_Blink_Inst.un4_r_count_2hz_cry_21_c     SB_CARRY     CI       In      -         4.178       -         
LED_Blink_Inst.un4_r_count_2hz_cry_21_c     SB_CARRY     CO       Out     0.126     4.304       -         
un4_r_count_2hz_cry_21                      Net          -        -       0.386     -           1         
LED_Blink_Inst.r_Count_2HZ_RNO_0[22]        SB_LUT4      I3       In      -         4.690       -         
LED_Blink_Inst.r_Count_2HZ_RNO_0[22]        SB_LUT4      O        Out     0.316     5.006       -         
r_Count_2HZ_RNO_0[22]                       Net          -        -       1.371     -           1         
LED_Blink_Inst.r_Count_2HZ_RNO[22]          SB_LUT4      I3       In      -         6.377       -         
LED_Blink_Inst.r_Count_2HZ_RNO[22]          SB_LUT4      O        Out     0.316     6.692       -         
r_Count_2HZ_3[22]                           Net          -        -       1.507     -           1         
LED_Blink_Inst.r_Count_2HZ[22]              SB_DFF       D        In      -         8.199       -         
==========================================================================================================
Total path delay (propagation time + setup) of 8.305 is 3.927(47.3%) logic and 4.378(52.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for LED_Blink_Top_Module 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        82 uses
SB_DFF          94 uses
VCC             1 use
SB_LUT4         159 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   94 (7%)
Total load per clock:
   LED_Blink_Top_Module|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 159 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 159 = 159 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:43:55 2025

###########################################################]


Synthesis exit by 0.
Current Implementation Project8_LED_Blinking_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Project8_LED_Blinking_syn.prj" -log "Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Wed Feb 19 16:44:21 2025

#Implementation: Project8_LED_Blinking_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Top entity is set to LED_Blink_Top_Module.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Synthesizing work.led_blink_top_module.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink.vhd":6:7:6:15|Synthesizing work.led_blink.rtl.
Post processing for work.led_blink.rtl
Post processing for work.led_blink_top_module.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:44:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:44:21 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:44:21 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:44:22 2025

###########################################################]
Pre-mapping Report

# Wed Feb 19 16:44:22 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist LED_Blink_Top_Module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     94   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:44:22 2025

###########################################################]
Map & Optimize Report

# Wed Feb 19 16:44:23 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":83:5:83:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_1HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":71:5:71:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_2HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":59:5:59:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_5HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":47:5:47:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_10HZ is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.94ns		 160 /        94
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink_top_module.vhd":6:8:6:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 94 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               94         LED_Blink_Inst.r_Count_10HZ[14]
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Feb 19 16:44:23 2025
#


Top view:               LED_Blink_Top_Module
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 30.460

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      104.8 MHz     40.000        9.540         30.460     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      30.460  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                              Arrival           
Instance                            Reference     Type       Pin     Net                  Time        Slack 
                                    Clock                                                                   
------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]       i_Clk         SB_DFF     Q       r_Count_5HZ[7]       0.540       30.460
LED_Blink_Inst.r_Count_10HZ[4]      i_Clk         SB_DFF     Q       r_Count_10HZ[4]      0.540       30.460
LED_Blink_Inst.r_Count_5HZ[8]       i_Clk         SB_DFF     Q       r_Count_5HZ[8]       0.540       30.509
LED_Blink_Inst.r_Count_5HZ[10]      i_Clk         SB_DFF     Q       r_Count_5HZ[10]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[6]      i_Clk         SB_DFF     Q       r_Count_10HZ[6]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[7]      i_Clk         SB_DFF     Q       r_Count_10HZ[7]      0.540       30.509
LED_Blink_Inst.r_Count_5HZ[13]      i_Clk         SB_DFF     Q       r_Count_5HZ[13]      0.540       30.558
LED_Blink_Inst.r_Count_10HZ[9]      i_Clk         SB_DFF     Q       r_Count_10HZ[9]      0.540       30.558
LED_Blink_Inst.r_Count_5HZ[17]      i_Clk         SB_DFF     Q       r_Count_5HZ[17]      0.540       30.579
LED_Blink_Inst.r_Count_10HZ[12]     i_Clk         SB_DFF     Q       r_Count_10HZ[12]     0.540       30.579
============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                               Required           
Instance                           Reference     Type       Pin     Net                   Time         Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Toggle_5HZ        i_Clk         SB_DFF     D       r_Toggle_5HZ          39.895       30.460
LED_Blink_Inst.r_Toggle_10HZ       i_Clk         SB_DFF     D       r_Toggle_10HZ         39.895       30.460
LED_Blink_Inst.r_Count_5HZ[0]      i_Clk         SB_DFF     D       r_Count_5HZ_3[0]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[5]      i_Clk         SB_DFF     D       r_Count_5HZ_3[5]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[7]      i_Clk         SB_DFF     D       r_Count_5HZ_3[7]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[8]      i_Clk         SB_DFF     D       r_Count_5HZ_3[8]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[10]     i_Clk         SB_DFF     D       r_Count_5HZ_3[10]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[13]     i_Clk         SB_DFF     D       r_Count_5HZ_3[13]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[17]     i_Clk         SB_DFF     D       r_Count_5HZ_3[17]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[18]     i_Clk         SB_DFF     D       r_Count_5HZ_3[18]     39.895       30.488
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     30.460

    Number of logic level(s):                4
    Starting point:                          LED_Blink_Inst.r_Count_5HZ[7] / Q
    Ending point:                            LED_Blink_Inst.r_Toggle_5HZ / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]               SB_DFF      Q        Out     0.540     0.540       -         
r_Count_5HZ[7]                              Net         -        -       1.599     -           3         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     I0       In      -         2.139       -         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     O        Out     0.449     2.588       -         
un1_r_count_5hz_3                           Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     I0       In      -         3.959       -         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     O        Out     0.449     4.408       -         
un1_r_count_5hz_17                          Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     I1       In      -         5.779       -         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     O        Out     0.400     6.178       -         
un1_r_count_5hz_19                          Net         -        -       1.371     -           10        
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     I2       In      -         7.549       -         
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     O        Out     0.379     7.928       -         
r_Toggle_5HZ                                Net         -        -       1.507     -           1         
LED_Blink_Inst.r_Toggle_5HZ                 SB_DFF      D        In      -         9.435       -         
=========================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for LED_Blink_Top_Module 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        82 uses
SB_DFF          94 uses
VCC             1 use
SB_LUT4         160 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   94 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 160 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 160 = 160 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:44:23 2025

###########################################################]


Synthesis exit by 0.
Current Implementation Project8_LED_Blinking_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Project8_LED_Blinking_syn.prj" -log "Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Wed Feb 19 16:45:30 2025

#Implementation: Project8_LED_Blinking_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Top entity is set to LED_Blink_Top_Module.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Synthesizing work.led_blink_top_module.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink.vhd":6:7:6:15|Synthesizing work.led_blink.rtl.
Post processing for work.led_blink.rtl
Post processing for work.led_blink_top_module.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:45:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:45:30 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:45:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:45:31 2025

###########################################################]
Pre-mapping Report

# Wed Feb 19 16:45:32 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist LED_Blink_Top_Module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     94   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:45:32 2025

###########################################################]
Map & Optimize Report

# Wed Feb 19 16:45:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":83:5:83:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_1HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":71:5:71:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_2HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":59:5:59:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_5HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":47:5:47:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_10HZ is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.94ns		 160 /        94
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink_top_module.vhd":6:8:6:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 94 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               94         LED_Blink_Inst.r_Count_10HZ[14]
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Feb 19 16:45:32 2025
#


Top view:               LED_Blink_Top_Module
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 30.460

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      104.8 MHz     40.000        9.540         30.460     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      30.460  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                              Arrival           
Instance                            Reference     Type       Pin     Net                  Time        Slack 
                                    Clock                                                                   
------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]       i_Clk         SB_DFF     Q       r_Count_5HZ[7]       0.540       30.460
LED_Blink_Inst.r_Count_10HZ[4]      i_Clk         SB_DFF     Q       r_Count_10HZ[4]      0.540       30.460
LED_Blink_Inst.r_Count_5HZ[8]       i_Clk         SB_DFF     Q       r_Count_5HZ[8]       0.540       30.509
LED_Blink_Inst.r_Count_5HZ[10]      i_Clk         SB_DFF     Q       r_Count_5HZ[10]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[6]      i_Clk         SB_DFF     Q       r_Count_10HZ[6]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[7]      i_Clk         SB_DFF     Q       r_Count_10HZ[7]      0.540       30.509
LED_Blink_Inst.r_Count_5HZ[13]      i_Clk         SB_DFF     Q       r_Count_5HZ[13]      0.540       30.558
LED_Blink_Inst.r_Count_10HZ[9]      i_Clk         SB_DFF     Q       r_Count_10HZ[9]      0.540       30.558
LED_Blink_Inst.r_Count_5HZ[17]      i_Clk         SB_DFF     Q       r_Count_5HZ[17]      0.540       30.579
LED_Blink_Inst.r_Count_10HZ[12]     i_Clk         SB_DFF     Q       r_Count_10HZ[12]     0.540       30.579
============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                               Required           
Instance                           Reference     Type       Pin     Net                   Time         Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Toggle_5HZ        i_Clk         SB_DFF     D       r_Toggle_5HZ          39.895       30.460
LED_Blink_Inst.r_Toggle_10HZ       i_Clk         SB_DFF     D       r_Toggle_10HZ         39.895       30.460
LED_Blink_Inst.r_Count_5HZ[0]      i_Clk         SB_DFF     D       r_Count_5HZ_3[0]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[5]      i_Clk         SB_DFF     D       r_Count_5HZ_3[5]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[7]      i_Clk         SB_DFF     D       r_Count_5HZ_3[7]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[8]      i_Clk         SB_DFF     D       r_Count_5HZ_3[8]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[10]     i_Clk         SB_DFF     D       r_Count_5HZ_3[10]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[13]     i_Clk         SB_DFF     D       r_Count_5HZ_3[13]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[17]     i_Clk         SB_DFF     D       r_Count_5HZ_3[17]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[18]     i_Clk         SB_DFF     D       r_Count_5HZ_3[18]     39.895       30.488
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     30.460

    Number of logic level(s):                4
    Starting point:                          LED_Blink_Inst.r_Count_5HZ[7] / Q
    Ending point:                            LED_Blink_Inst.r_Toggle_5HZ / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]               SB_DFF      Q        Out     0.540     0.540       -         
r_Count_5HZ[7]                              Net         -        -       1.599     -           3         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     I0       In      -         2.139       -         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     O        Out     0.449     2.588       -         
un1_r_count_5hz_3                           Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     I0       In      -         3.959       -         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     O        Out     0.449     4.408       -         
un1_r_count_5hz_17                          Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     I1       In      -         5.779       -         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     O        Out     0.400     6.178       -         
un1_r_count_5hz_19                          Net         -        -       1.371     -           10        
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     I2       In      -         7.549       -         
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     O        Out     0.379     7.928       -         
r_Toggle_5HZ                                Net         -        -       1.507     -           1         
LED_Blink_Inst.r_Toggle_5HZ                 SB_DFF      D        In      -         9.435       -         
=========================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for LED_Blink_Top_Module 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        82 uses
SB_DFF          94 uses
VCC             1 use
SB_LUT4         160 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   94 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 160 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 160 = 160 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:45:32 2025

###########################################################]


Synthesis exit by 0.
Current Implementation Project8_LED_Blinking_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Project8_LED_Blinking_syn.prj" -log "Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Wed Feb 19 16:46:09 2025

#Implementation: Project8_LED_Blinking_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Top entity is set to LED_Blink_Top_Module.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Synthesizing work.led_blink_top_module.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink.vhd":6:7:6:15|Synthesizing work.led_blink.rtl.
Post processing for work.led_blink.rtl
Post processing for work.led_blink_top_module.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:46:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:46:09 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:46:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:46:10 2025

###########################################################]
Pre-mapping Report

# Wed Feb 19 16:46:10 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist LED_Blink_Top_Module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     94   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:46:11 2025

###########################################################]
Map & Optimize Report

# Wed Feb 19 16:46:11 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":83:5:83:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_1HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":71:5:71:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_2HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":59:5:59:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_5HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":47:5:47:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_10HZ is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.94ns		 160 /        94
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink_top_module.vhd":6:8:6:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 94 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               94         LED_Blink_Inst.r_Count_10HZ[14]
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Feb 19 16:46:11 2025
#


Top view:               LED_Blink_Top_Module
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 30.460

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      104.8 MHz     40.000        9.540         30.460     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      30.460  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                              Arrival           
Instance                            Reference     Type       Pin     Net                  Time        Slack 
                                    Clock                                                                   
------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]       i_Clk         SB_DFF     Q       r_Count_5HZ[7]       0.540       30.460
LED_Blink_Inst.r_Count_10HZ[4]      i_Clk         SB_DFF     Q       r_Count_10HZ[4]      0.540       30.460
LED_Blink_Inst.r_Count_5HZ[8]       i_Clk         SB_DFF     Q       r_Count_5HZ[8]       0.540       30.509
LED_Blink_Inst.r_Count_5HZ[10]      i_Clk         SB_DFF     Q       r_Count_5HZ[10]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[6]      i_Clk         SB_DFF     Q       r_Count_10HZ[6]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[7]      i_Clk         SB_DFF     Q       r_Count_10HZ[7]      0.540       30.509
LED_Blink_Inst.r_Count_5HZ[13]      i_Clk         SB_DFF     Q       r_Count_5HZ[13]      0.540       30.558
LED_Blink_Inst.r_Count_10HZ[9]      i_Clk         SB_DFF     Q       r_Count_10HZ[9]      0.540       30.558
LED_Blink_Inst.r_Count_5HZ[17]      i_Clk         SB_DFF     Q       r_Count_5HZ[17]      0.540       30.579
LED_Blink_Inst.r_Count_10HZ[12]     i_Clk         SB_DFF     Q       r_Count_10HZ[12]     0.540       30.579
============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                               Required           
Instance                           Reference     Type       Pin     Net                   Time         Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Toggle_5HZ        i_Clk         SB_DFF     D       r_Toggle_5HZ          39.895       30.460
LED_Blink_Inst.r_Toggle_10HZ       i_Clk         SB_DFF     D       r_Toggle_10HZ         39.895       30.460
LED_Blink_Inst.r_Count_5HZ[0]      i_Clk         SB_DFF     D       r_Count_5HZ_3[0]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[5]      i_Clk         SB_DFF     D       r_Count_5HZ_3[5]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[7]      i_Clk         SB_DFF     D       r_Count_5HZ_3[7]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[8]      i_Clk         SB_DFF     D       r_Count_5HZ_3[8]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[10]     i_Clk         SB_DFF     D       r_Count_5HZ_3[10]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[13]     i_Clk         SB_DFF     D       r_Count_5HZ_3[13]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[17]     i_Clk         SB_DFF     D       r_Count_5HZ_3[17]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[18]     i_Clk         SB_DFF     D       r_Count_5HZ_3[18]     39.895       30.488
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     30.460

    Number of logic level(s):                4
    Starting point:                          LED_Blink_Inst.r_Count_5HZ[7] / Q
    Ending point:                            LED_Blink_Inst.r_Toggle_5HZ / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]               SB_DFF      Q        Out     0.540     0.540       -         
r_Count_5HZ[7]                              Net         -        -       1.599     -           3         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     I0       In      -         2.139       -         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     O        Out     0.449     2.588       -         
un1_r_count_5hz_3                           Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     I0       In      -         3.959       -         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     O        Out     0.449     4.408       -         
un1_r_count_5hz_17                          Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     I1       In      -         5.779       -         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     O        Out     0.400     6.178       -         
un1_r_count_5hz_19                          Net         -        -       1.371     -           10        
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     I2       In      -         7.549       -         
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     O        Out     0.379     7.928       -         
r_Toggle_5HZ                                Net         -        -       1.507     -           1         
LED_Blink_Inst.r_Toggle_5HZ                 SB_DFF      D        In      -         9.435       -         
=========================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for LED_Blink_Top_Module 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        82 uses
SB_DFF          94 uses
VCC             1 use
SB_LUT4         160 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   94 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 160 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 160 = 160 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:46:11 2025

###########################################################]


Synthesis exit by 0.
Current Implementation Project8_LED_Blinking_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.edf...
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: LED_Blink_Top_Module

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	160
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	160
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	32
        CARRY Only       	:	4
        LUT with CARRY   	:	34
    LogicCells                  :	164/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.1 (sec)

Final Design Statistics
    Number of LUTs      	:	160
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	164/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 162.41 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 277
used logic cells: 164
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 277
used logic cells: 164
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design LED_Blink_Top_Module
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 253 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design LED_Blink_Top_Module
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/sbt/outputs/simulation_netlist\LED_Blink_Top_Module_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\netlister\LED_Blink_Top_Module_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/sbt/outputs/simulation_netlist\LED_Blink_Top_Module_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\netlister\LED_Blink_Top_Module_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\timer\LED_Blink_Top_Module_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\netlister\LED_Blink_Top_Module_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\timer\LED_Blink_Top_Module_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Project8_LED_Blinking_syn.prj" -log "Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DENIZ

# Wed Feb 19 16:49:08 2025

#Implementation: Project8_LED_Blinking_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Top entity is set to LED_Blink_Top_Module.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Synthesizing work.led_blink_top_module.rtl.
@N: CD630 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink.vhd":6:7:6:15|Synthesizing work.led_blink.rtl.
Post processing for work.led_blink.rtl
Post processing for work.led_blink_top_module.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:49:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:49:08 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:49:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level
@N: NF107 :"C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\VHDL\Project8_LED_Blink_Top_Module.vhd":4:7:4:26|Selected library: work cell: LED_Blink_Top_Module view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 19 16:49:10 2025

###########################################################]
Pre-mapping Report

# Wed Feb 19 16:49:10 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
@L: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt 
Printing clock  summary report in "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist LED_Blink_Top_Module

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     94   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:49:10 2025

###########################################################]
Map & Optimize Report

# Wed Feb 19 16:49:10 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            i_Clk

@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":83:5:83:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_1HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":71:5:71:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_2HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":59:5:59:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_5HZ is being ignored. 
@W: FX1039 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink.vhd":47:5:47:6|User-specified initial value defined for instance LED_Blink_Inst.r_Toggle_10HZ is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    33.94ns		 160 /        94
@N: FX1016 :"c:\users\deniz_xbibqhy\onedrive\desktop\fpga\vhdl\project8_led_blink_top_module.vhd":6:8:6:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 94 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               94         LED_Blink_Inst.r_Count_10HZ[14]
========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\synwork\Project8_LED_Blinking_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\Project8_LED_Blinking.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MT615 |Found clock i_Clk with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Feb 19 16:49:11 2025
#


Top view:               LED_Blink_Top_Module
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\Go_Board_Clock_Constraint.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 30.460

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      104.8 MHz     40.000        9.540         30.460     declared     default_clkgroup
===================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      30.460  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: i_Clk
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                              Arrival           
Instance                            Reference     Type       Pin     Net                  Time        Slack 
                                    Clock                                                                   
------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]       i_Clk         SB_DFF     Q       r_Count_5HZ[7]       0.540       30.460
LED_Blink_Inst.r_Count_10HZ[4]      i_Clk         SB_DFF     Q       r_Count_10HZ[4]      0.540       30.460
LED_Blink_Inst.r_Count_5HZ[8]       i_Clk         SB_DFF     Q       r_Count_5HZ[8]       0.540       30.509
LED_Blink_Inst.r_Count_5HZ[10]      i_Clk         SB_DFF     Q       r_Count_5HZ[10]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[6]      i_Clk         SB_DFF     Q       r_Count_10HZ[6]      0.540       30.509
LED_Blink_Inst.r_Count_10HZ[7]      i_Clk         SB_DFF     Q       r_Count_10HZ[7]      0.540       30.509
LED_Blink_Inst.r_Count_5HZ[13]      i_Clk         SB_DFF     Q       r_Count_5HZ[13]      0.540       30.558
LED_Blink_Inst.r_Count_10HZ[9]      i_Clk         SB_DFF     Q       r_Count_10HZ[9]      0.540       30.558
LED_Blink_Inst.r_Count_5HZ[17]      i_Clk         SB_DFF     Q       r_Count_5HZ[17]      0.540       30.579
LED_Blink_Inst.r_Count_10HZ[12]     i_Clk         SB_DFF     Q       r_Count_10HZ[12]     0.540       30.579
============================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                               Required           
Instance                           Reference     Type       Pin     Net                   Time         Slack 
                                   Clock                                                                     
-------------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Toggle_5HZ        i_Clk         SB_DFF     D       r_Toggle_5HZ          39.895       30.460
LED_Blink_Inst.r_Toggle_10HZ       i_Clk         SB_DFF     D       r_Toggle_10HZ         39.895       30.460
LED_Blink_Inst.r_Count_5HZ[0]      i_Clk         SB_DFF     D       r_Count_5HZ_3[0]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[5]      i_Clk         SB_DFF     D       r_Count_5HZ_3[5]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[7]      i_Clk         SB_DFF     D       r_Count_5HZ_3[7]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[8]      i_Clk         SB_DFF     D       r_Count_5HZ_3[8]      39.895       30.488
LED_Blink_Inst.r_Count_5HZ[10]     i_Clk         SB_DFF     D       r_Count_5HZ_3[10]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[13]     i_Clk         SB_DFF     D       r_Count_5HZ_3[13]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[17]     i_Clk         SB_DFF     D       r_Count_5HZ_3[17]     39.895       30.488
LED_Blink_Inst.r_Count_5HZ[18]     i_Clk         SB_DFF     D       r_Count_5HZ_3[18]     39.895       30.488
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     30.460

    Number of logic level(s):                4
    Starting point:                          LED_Blink_Inst.r_Count_5HZ[7] / Q
    Ending point:                            LED_Blink_Inst.r_Toggle_5HZ / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
LED_Blink_Inst.r_Count_5HZ[7]               SB_DFF      Q        Out     0.540     0.540       -         
r_Count_5HZ[7]                              Net         -        -       1.599     -           3         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     I0       In      -         2.139       -         
LED_Blink_Inst.r_Count_5HZ_RNITRA6[7]       SB_LUT4     O        Out     0.449     2.588       -         
un1_r_count_5hz_3                           Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     I0       In      -         3.959       -         
LED_Blink_Inst.r_Count_5HZ_RNI5I2E1[3]      SB_LUT4     O        Out     0.449     4.408       -         
un1_r_count_5hz_17                          Net         -        -       1.371     -           1         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     I1       In      -         5.779       -         
LED_Blink_Inst.r_Count_5HZ_RNIE3862[11]     SB_LUT4     O        Out     0.400     6.178       -         
un1_r_count_5hz_19                          Net         -        -       1.371     -           10        
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     I2       In      -         7.549       -         
LED_Blink_Inst.r_Toggle_5HZ_RNO             SB_LUT4     O        Out     0.379     7.928       -         
r_Toggle_5HZ                                Net         -        -       1.507     -           1         
LED_Blink_Inst.r_Toggle_5HZ                 SB_DFF      D        In      -         9.435       -         
=========================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for LED_Blink_Top_Module 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             1 use
SB_CARRY        82 uses
SB_DFF          94 uses
VCC             1 use
SB_LUT4         160 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   94 (7%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 160 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 160 = 160 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Feb 19 16:49:11 2025

###########################################################]


Synthesis exit by 0.
Current Implementation Project8_LED_Blinking_Implmnt its sbt path: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.edf " "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist" "-pVQ100" "-yC:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.edf...
Parsing constraint file: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf ...
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf 
parse file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.scf
sdc_reader OK C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/Project8_LED_Blinking.scf
Stored edif netlist at C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module...

write Timing Constraint to C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: LED_Blink_Top_Module

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module --outdir C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module
SDC file             - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	160
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	160
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	50
        LUT, DFF and CARRY	:	44
    Combinational LogicCells
        Only LUT         	:	32
        CARRY Only       	:	4
        LUT with CARRY   	:	34
    LogicCells                  :	164/1280
    PLBs                        :	23/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.8 (sec)

Final Design Statistics
    Number of LUTs      	:	160
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	82
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	164/1280
    PLBs                        :	25/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: i_Clk | Frequency: 164.87 MHz | Target: 25.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 226
used logic cells: 164
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc" --dst_sdc_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 226
used logic cells: 164
Translating sdc file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\placer\LED_Blink_Top_Module_pl.sdc...
Translated sdc file is C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --outdir "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc --outdir C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\router --sdf_file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design LED_Blink_Top_Module
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 249 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design LED_Blink_Top_Module
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.v" --vhdl "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/sbt/outputs/simulation_netlist\LED_Blink_Top_Module_sbt.vhd" --lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\packer\LED_Blink_Top_Module_pk.sdc" --out-sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\netlister\LED_Blink_Top_Module_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.v
Writing C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt/sbt/outputs/simulation_netlist\LED_Blink_Top_Module_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\netlister\LED_Blink_Top_Module_sbt.sdc" --sdf-file "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf" --report-file "C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\timer\LED_Blink_Top_Module_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\netlister\LED_Blink_Top_Module_sbt.sdc --sdf-file C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\simulation_netlist\LED_Blink_Top_Module_sbt.sdf --report-file C:\Users\Deniz_xbibqhy\OneDrive\Desktop\FPGA\PROJECTS\Project8_LED_Blinking\Project8_LED_Blinking_Implmnt\sbt\outputs\timer\LED_Blink_Top_Module_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\netlist\oadb-LED_Blink_Top_Module" --device_name iCE40HX1K --package VQ100 --outdir "C:/Users/Deniz_xbibqhy/OneDrive/Desktop/FPGA/PROJECTS/Project8_LED_Blinking/Project8_LED_Blinking_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
