# 6-stage-pipelined-RISC-processor
Designed a6 stage-pipelined, 16 bit RISC processor for custom ISA consisting of 15 Instructions.
