`timescale 1ns/100ps

module tb_Register_file;
	reg 
	
	Register_file(clk, reset_n, wAddr, wData, we, rAddr, rData);
	
endmodule