#! /nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/vh3lcg8gq2c3pxbqkqmrk3fmf3papk52-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x16ad16c0 .scope module, "gcd_tb" "gcd_tb" 2 10;
 .timescale -9 -12;
P_0x16abc750 .param/l "A_OPS" 0 2 15, C4<01110000000111111110010010001101101100110110001010100001011000111110110101011110000001000101111001101000100110111101110110100001110101001001101111010100101010110100101101010111111000010111010101000110111000011001110100100011100000001001011100111010011011001010000010101100010101110011100001000011100111011100010111011101111101111100110001100000001110101000111110110000111110001100100001111101001100110111100110001111100010110100100101001110001111100000001101001011000010110001010111101101101001000011010000010000101010101001011010100010010000111100010001101010111010110100111010101010010011100111011010001100000110101001110100001111001010010110100101000111101111101010011001011011010101110110010011011010000010010011011111011110010100000011110111001001011100110101100000010001010110001010011101110100001010101011101000100001011011100100011110101101110011101111001111010000110110010101010000100000111001110011111100111000011111110111010000101001111111011001110110010011100110101010011100101111111101101110100001100111011100010101101111001000101011101111111011001111011010010000011111111110111001111001011001100010110010010101010110111101010011010000111011001001010101110010111011110110001011111101011011001110110000110011000011010001111101100001101000100111100111100011011111001111100000001000100111100001101111011001111110101011111000000011101110011001011010010000001101010011011000000101101100110100001110001111100000101110111100001000101110101001010110011001010011000101000110000011110111110010001111011100001110000100100000010111010011011000000010001100010110011001010000100001111111000101101100010>;
P_0x16abc790 .param/l "B_OPS" 0 2 16, C4<00100010100111111111101000011011000011001101110100111111001000000100011101111001000000110011001001110001111011011011111000000101011000000001010111101011101100010100100000011101010110000001010000001110101000010111000111111110010011101000101001011001010110000010001111100000100001101011111010101101111100000001010000000010100100010011001110000110011010101010100111001011001101100101000000001101100111010101101000101011101100101110010101010110000010010000111001011000010111101110111100000100110000100001001111000000111001010110010011010010011111100110000000011101010100010100101000110010001010100000110000011000010010010000010100000011101000011110111010001010011100010011000001100001100000011100111110100000110000010110010000100100101110110010001011100100000101000110010010010110101000010101100111011010011111000100000010100101111011010000100100000100000011001111110100101011011000100101110010010111011010111000111010011010110100001101100011110010111100010101101000110010001101111100010010011110010110001000000111111000111001101010000101010110110010101110101100110011010110000111101001100000110011101101110111100010110100000000100111100000110110001101100101000100100101100110011100000001111011000111100100011010100110011001110010110011110100100110010110001001100001111001110001110000101111110100010001011001100100001010110100111111110000001001110110010001101101010001010101111001010111001001110101010011111001000000010000001111000110011101011111110110111101111001010010110000100101001110100000111111100000100000101110100010000111010001000100001011110111001010111100111111101001001000110110010000101110011>;
P_0x16abc7d0 .param/l "C_RES" 0 2 17, C4<00000000000000001000000000000000100000000000000010000000000000101000000000000001000000000000001000000000000000001000000000000000100000000000000010000000000000010000000000000000100000000000000100000000000000001000000000000000100000000000000100000000000000011000000000000001100000000000000010000000000000001000000000000000100000000000000010000000000000011000000000000000100000000000100000000000000000010000000000000000100000000000001100000000000001010000000000000011000000000000000010000000000001100000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000100000000000100100000000000000100100000000000000001000000000000000100000000000001000000000000000001000000000000000100000000000000110000000000000010000000000000001000000000000000010000000000000001000000000000010000000000000000010000000000000010000000000000000100000000000000010000000000000110000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000001010000000000000111000000000000000100000000000000010000000000000010000000000000000100000000000000010000000000000010000000000000000100000000000000010000000000000010000000000000000100000000000001110000000000000001000000000000010100000000000000010000000000000001000000000000000100000000000000010000000000000111000000000000000100000000000000010000000000000010000000000010111000000000000000100000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000110000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000001010000000000000001>;
P_0x16abc810 .param/l "N_OPS" 0 2 14, +C4<00000000000000000000000001100100>;
P_0x16abc850 .param/l "PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
v0x16b58530_0 .var "AB", 15 0;
v0x16b58610_0 .var "A_dbg", 15 0;
v0x16b586f0_0 .var "B_dbg", 15 0;
v0x16b587b0_0 .net "C", 15 0, L_0x16b363d0;  1 drivers
v0x16b58870_0 .var "C_dbg", 15 0;
v0x16b58950_0 .net "ack", 0 0, v0x16b57550_0;  1 drivers
v0x16b589f0_0 .var "clk", 0 0;
v0x16b58a90_0 .var/i "i", 31 0;
v0x16b58b70_0 .var "req", 0 0;
v0x16b58ca0_0 .var "reset", 0 0;
E_0x16afb520 .event negedge, v0x16b57550_0;
E_0x16afb240 .event posedge, v0x16b57550_0;
S_0x16abc4d0 .scope module, "gcd_inst" "gcd_module" 2 34, 3 6 0, S_0x16ad16c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 16 "AB";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 16 "C";
v0x16b57b10_0 .net "AB", 15 0, v0x16b58530_0;  1 drivers
v0x16b57bf0_0 .net "ABorALU_int", 0 0, v0x16b56f20_0;  1 drivers
v0x16b57cb0_0 .net "C", 15 0, L_0x16b363d0;  alias, 1 drivers
v0x16b57da0_0 .net "FN_int", 1 0, v0x16b57030_0;  1 drivers
v0x16b57e40_0 .net "LDA_int", 0 0, v0x16b57140_0;  1 drivers
v0x16b57f30_0 .net "LDB_int", 0 0, v0x16b57230_0;  1 drivers
v0x16b57fd0_0 .net "N_int", 0 0, v0x16b2bc70_0;  1 drivers
v0x16b58070_0 .net "Z_int", 0 0, v0x16b53e80_0;  1 drivers
v0x16b58110_0 .net "ack", 0 0, v0x16b57550_0;  alias, 1 drivers
v0x16b58240_0 .net "clk", 0 0, v0x16b589f0_0;  1 drivers
v0x16b58370_0 .net "req", 0 0, v0x16b58b70_0;  1 drivers
v0x16b58410_0 .net "reset", 0 0, v0x16b58ca0_0;  1 drivers
S_0x16abdf50 .scope module, "datapath_comp" "datapath" 3 37, 4 3 0, S_0x16abc4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "AB";
    .port_info 2 /OUTPUT 16 "C";
    .port_info 3 /INPUT 1 "ABorALU";
    .port_info 4 /INPUT 1 "LDA";
    .port_info 5 /INPUT 1 "LDB";
    .port_info 6 /OUTPUT 1 "N";
    .port_info 7 /OUTPUT 1 "Z";
    .port_info 8 /INPUT 2 "FN";
P_0x16b22160 .param/l "W" 0 4 3, +C4<00000000000000000000000000010000>;
v0x16b55b00_0 .net "AB", 15 0, v0x16b58530_0;  alias, 1 drivers
v0x16b55be0_0 .net "ABorALU", 0 0, v0x16b56f20_0;  alias, 1 drivers
v0x16b55cb0_0 .net "C", 15 0, L_0x16b363d0;  alias, 1 drivers
v0x16b55db0_0 .net "C_int", 15 0, L_0x16b58e60;  1 drivers
v0x16b55e50_0 .net "FN", 1 0, v0x16b57030_0;  alias, 1 drivers
v0x16b55ef0_0 .net "LDA", 0 0, v0x16b57140_0;  alias, 1 drivers
v0x16b55fc0_0 .net "LDB", 0 0, v0x16b57230_0;  alias, 1 drivers
v0x16b56090_0 .net "N", 0 0, v0x16b2bc70_0;  alias, 1 drivers
v0x16b56160_0 .net "RegA_int", 15 0, v0x16b55210_0;  1 drivers
v0x16b562c0_0 .net "RegB_int", 15 0, v0x16b558a0_0;  1 drivers
v0x16b56390_0 .net "Y", 16 0, v0x16b2a800_0;  1 drivers
v0x16b56460_0 .net "Z", 0 0, v0x16b53e80_0;  alias, 1 drivers
L_0x7fe73f5ca018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b56530_0 .net/2u *"_ivl_2", 0 0, L_0x7fe73f5ca018;  1 drivers
L_0x7fe73f5ca060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b565d0_0 .net/2u *"_ivl_6", 0 0, L_0x7fe73f5ca060;  1 drivers
v0x16b56670_0 .net "clk", 0 0, v0x16b589f0_0;  alias, 1 drivers
L_0x16b59060 .part v0x16b2a800_0, 0, 16;
L_0x16b59100 .concat [ 16 1 0 0], v0x16b55210_0, L_0x7fe73f5ca018;
L_0x16b591f0 .concat [ 16 1 0 0], v0x16b558a0_0, L_0x7fe73f5ca060;
S_0x16af8360 .scope module, "alu_comp" "alu" 4 53, 5 10 0, S_0x16abdf50;
 .timescale 0 0;
    .port_info 0 /INPUT 17 "A";
    .port_info 1 /INPUT 17 "B";
    .port_info 2 /INPUT 2 "fn";
    .port_info 3 /OUTPUT 17 "C";
    .port_info 4 /OUTPUT 1 "Z";
    .port_info 5 /OUTPUT 1 "N";
P_0x16af8540 .param/l "W" 0 5 10, +C4<000000000000000000000000000010001>;
v0x16b34e40_0 .net "A", 16 0, L_0x16b59100;  1 drivers
v0x16b36570_0 .net "B", 16 0, L_0x16b591f0;  1 drivers
v0x16b2a800_0 .var "C", 16 0;
v0x16b2bc70_0 .var "N", 0 0;
v0x16b53e80_0 .var "Z", 0 0;
v0x16b53f90_0 .net "fn", 1 0, v0x16b57030_0;  alias, 1 drivers
E_0x16ae1d30 .event anyedge, v0x16b2a800_0;
E_0x16b364a0 .event anyedge, v0x16b53f90_0, v0x16b34e40_0, v0x16b36570_0;
S_0x16b54170 .scope module, "input_mux" "mux" 4 32, 6 5 0, S_0x16abdf50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_in1";
    .port_info 1 /INPUT 16 "data_in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "data_out";
P_0x16b54370 .param/l "N" 0 6 5, +C4<00000000000000000000000000010000>;
v0x16b54410_0 .net "data_in1", 15 0, L_0x16b59060;  1 drivers
v0x16b544f0_0 .net "data_in2", 15 0, v0x16b58530_0;  alias, 1 drivers
v0x16b545d0_0 .net "data_out", 15 0, L_0x16b58e60;  alias, 1 drivers
v0x16b54690_0 .net "s", 0 0, v0x16b56f20_0;  alias, 1 drivers
L_0x16b58e60 .functor MUXZ 16, L_0x16b59060, v0x16b58530_0, v0x16b56f20_0, C4<>;
S_0x16b54800 .scope module, "output_buffer" "buff" 4 27, 7 4 0, S_0x16abdf50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_0x16b549e0 .param/l "N" 0 7 4, +C4<00000000000000000000000000010000>;
L_0x16b363d0 .functor BUFZ 16, L_0x16b58e60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x16b54ab0_0 .net "data_in", 15 0, L_0x16b58e60;  alias, 1 drivers
v0x16b54bc0_0 .net "data_out", 15 0, L_0x16b363d0;  alias, 1 drivers
S_0x16b54ce0 .scope module, "regA" "regi" 4 39, 8 4 0, S_0x16abdf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 16 "data_out";
P_0x16b54ec0 .param/l "N" 0 8 4, +C4<00000000000000000000000000010000>;
v0x16b55020_0 .net "clk", 0 0, v0x16b589f0_0;  alias, 1 drivers
v0x16b55100_0 .net "data_in", 15 0, L_0x16b58e60;  alias, 1 drivers
v0x16b55210_0 .var "data_out", 15 0;
v0x16b552d0_0 .net "en", 0 0, v0x16b57140_0;  alias, 1 drivers
E_0x16b54fc0 .event posedge, v0x16b55020_0;
S_0x16b55440 .scope module, "regB" "regi" 4 46, 8 4 0, S_0x16abdf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 16 "data_out";
P_0x16b55670 .param/l "N" 0 8 4, +C4<00000000000000000000000000010000>;
v0x16b55710_0 .net "clk", 0 0, v0x16b589f0_0;  alias, 1 drivers
v0x16b55800_0 .net "data_in", 15 0, L_0x16b58e60;  alias, 1 drivers
v0x16b558a0_0 .var "data_out", 15 0;
v0x16b55990_0 .net "en", 0 0, v0x16b57230_0;  alias, 1 drivers
S_0x16b56840 .scope module, "fsm_comp" "fsm" 3 21, 9 3 0, S_0x16abc4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 1 "ABorALU";
    .port_info 5 /OUTPUT 1 "LDA";
    .port_info 6 /OUTPUT 1 "LDB";
    .port_info 7 /INPUT 1 "N";
    .port_info 8 /INPUT 1 "Z";
    .port_info 9 /OUTPUT 2 "FN";
P_0x16b2ee60 .param/l "calc" 0 9 26, +C4<00000000000000000000000000000100>;
P_0x16b2eea0 .param/l "calc_done" 0 9 27, +C4<00000000000000000000000000000101>;
P_0x16b2eee0 .param/l "load_a" 0 9 23, +C4<00000000000000000000000000000001>;
P_0x16b2ef20 .param/l "load_b" 0 9 25, +C4<00000000000000000000000000000011>;
P_0x16b2ef60 .param/l "ready_a" 0 9 22, +C4<00000000000000000000000000000000>;
P_0x16b2efa0 .param/l "ready_b" 0 9 24, +C4<00000000000000000000000000000010>;
P_0x16b2efe0 .param/l "sub_ab" 0 9 29, +C4<00000000000000000000000000000111>;
P_0x16b2f020 .param/l "sub_ba" 0 9 28, +C4<00000000000000000000000000000110>;
v0x16b56f20_0 .var "ABorALU", 0 0;
v0x16b57030_0 .var "FN", 1 0;
v0x16b57140_0 .var "LDA", 0 0;
v0x16b57230_0 .var "LDB", 0 0;
v0x16b57320_0 .net "N", 0 0, v0x16b2bc70_0;  alias, 1 drivers
v0x16b57460_0 .net "Z", 0 0, v0x16b53e80_0;  alias, 1 drivers
v0x16b57550_0 .var "ack", 0 0;
v0x16b575f0_0 .net "clk", 0 0, v0x16b589f0_0;  alias, 1 drivers
v0x16b57690_0 .var "next_state", 2 0;
v0x16b57770_0 .net "req", 0 0, v0x16b58b70_0;  alias, 1 drivers
v0x16b57830_0 .net "reset", 0 0, v0x16b58ca0_0;  alias, 1 drivers
v0x16b578f0_0 .var "state", 2 0;
E_0x16b56e50 .event anyedge, v0x16b578f0_0, v0x16b57770_0, v0x16b53e80_0, v0x16b2bc70_0;
E_0x16b56ec0 .event posedge, v0x16b57830_0, v0x16b55020_0;
    .scope S_0x16b56840;
T_0 ;
    %wait E_0x16b56ec0;
    %load/vec4 v0x16b57830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x16b578f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x16b57690_0;
    %assign/vec4 v0x16b578f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x16b56840;
T_1 ;
    %wait E_0x16b56e50;
    %load/vec4 v0x16b578f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x16b57030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b57550_0, 0, 1;
    %load/vec4 v0x16b57770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
T_1.10 ;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x16b57030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b56f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b57140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b57550_0, 0, 1;
    %load/vec4 v0x16b57770_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
T_1.12 ;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b56f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b57140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b57550_0, 0, 1;
    %load/vec4 v0x16b57770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
T_1.14 ;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x16b57030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b56f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b57230_0, 0, 1;
    %load/vec4 v0x16b57770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
T_1.16 ;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x16b57030_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b56f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b57140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b57230_0, 0, 1;
    %load/vec4 v0x16b57460_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x16b57320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
T_1.21 ;
T_1.19 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x16b57030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b57550_0, 0, 1;
    %load/vec4 v0x16b57770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
T_1.22 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x16b57030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b57230_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x16b57030_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b57140_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x16b57690_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x16b54ce0;
T_2 ;
    %wait E_0x16b54fc0;
    %load/vec4 v0x16b552d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x16b55100_0;
    %assign/vec4 v0x16b55210_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x16b55440;
T_3 ;
    %wait E_0x16b54fc0;
    %load/vec4 v0x16b55990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x16b55800_0;
    %assign/vec4 v0x16b558a0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x16af8360;
T_4 ;
    %wait E_0x16b364a0;
    %load/vec4 v0x16b53f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x16b2a800_0, 0, 17;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x16b34e40_0;
    %load/vec4 v0x16b36570_0;
    %sub;
    %store/vec4 v0x16b2a800_0, 0, 17;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x16b36570_0;
    %load/vec4 v0x16b34e40_0;
    %sub;
    %store/vec4 v0x16b2a800_0, 0, 17;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x16b34e40_0;
    %store/vec4 v0x16b2a800_0, 0, 17;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x16b36570_0;
    %store/vec4 v0x16b2a800_0, 0, 17;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x16af8360;
T_5 ;
    %wait E_0x16ae1d30;
    %load/vec4 v0x16b2a800_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b53e80_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b53e80_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x16af8360;
T_6 ;
    %wait E_0x16ae1d30;
    %load/vec4 v0x16b2a800_0;
    %parti/s 1, 16, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b2bc70_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b2bc70_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x16ad16c0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b58ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b58b70_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x16b58530_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b589f0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x16ad16c0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x16b589f0_0;
    %inv;
    %store/vec4 v0x16b589f0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x16ad16c0;
T_9 ;
    %vpi_call 2 55 "$display", "Starting testbench..." {0 0 0};
    %wait E_0x16b54fc0;
    %vpi_call 2 57 "$display", "Got clock. Resetting..." {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b58ca0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b58ca0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 63 "$display", "Starting loop..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16b58a90_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x16b58a90_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_9.1, 5;
    %vpi_call 2 65 "$display", "Loop %0d", v0x16b58a90_0 {0 0 0};
    %pushi/vec4 3762276635, 0, 33;
    %concati/vec4 3448407439, 0, 33;
    %concati/vec4 3044544889, 0, 32;
    %concati/vec4 2725213831, 0, 32;
    %concati/vec4 2766054746, 0, 33;
    %concati/vec4 3044939604, 0, 33;
    %concati/vec4 3694371952, 0, 33;
    %concati/vec4 2537188512, 0, 35;
    %concati/vec4 2891397187, 0, 32;
    %concati/vec4 2646990327, 0, 32;
    %concati/vec4 3428858511, 0, 32;
    %concati/vec4 2969094269, 0, 32;
    %concati/vec4 3454418477, 0, 34;
    %concati/vec4 2497962036, 0, 34;
    %concati/vec4 2964414170, 0, 32;
    %concati/vec4 2256672082, 0, 33;
    %concati/vec4 3561519245, 0, 32;
    %concati/vec4 3134433939, 0, 33;
    %concati/vec4 2644706983, 0, 32;
    %concati/vec4 2274669731, 0, 33;
    %concati/vec4 3746770347, 0, 32;
    %concati/vec4 2993489051, 0, 32;
    %concati/vec4 4012383972, 0, 32;
    %concati/vec4 3115059372, 0, 32;
    %concati/vec4 2809408186, 0, 33;
    %concati/vec4 2243501751, 0, 34;
    %concati/vec4 4013755797, 0, 34;
    %concati/vec4 2216486887, 0, 33;
    %concati/vec4 4276638715, 0, 36;
    %concati/vec4 3969701177, 0, 34;
    %concati/vec4 4285433463, 0, 33;
    %concati/vec4 2917422975, 0, 35;
    %concati/vec4 3479767038, 0, 33;
    %concati/vec4 3885392585, 0, 32;
    %concati/vec4 2876938781, 0, 33;
    %concati/vec4 2460900844, 0, 32;
    %concati/vec4 3210427148, 0, 33;
    %concati/vec4 3276265576, 0, 32;
    %concati/vec4 2658721598, 0, 32;
    %concati/vec4 2313272735, 0, 38;
    %concati/vec4 2883599257, 0, 32;
    %concati/vec4 3523651264, 0, 33;
    %concati/vec4 3060298224, 0, 32;
    %concati/vec4 3150065317, 0, 33;
    %concati/vec4 3433441473, 0, 33;
    %concati/vec4 4019318300, 0, 32;
    %concati/vec4 2418973441, 0, 34;
    %concati/vec4 3315155487, 0, 35;
    %concati/vec4 101218, 0, 17;
    %load/vec4 v0x16b58a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %store/vec4 v0x16b58610_0, 0, 16;
    %pushi/vec4 2323638380, 0, 34;
    %concati/vec4 3453219332, 0, 34;
    %concati/vec4 4011877966, 0, 33;
    %concati/vec4 4141810352, 0, 34;
    %concati/vec4 2942143040, 0, 36;
    %concati/vec4 3938492533, 0, 32;
    %concati/vec4 3103729477, 0, 36;
    %concati/vec4 2997897153, 0, 34;
    %concati/vec4 3621109250, 0, 36;
    %concati/vec4 2152867440, 0, 32;
    %concati/vec4 3444914534, 0, 32;
    %concati/vec4 3389109163, 0, 32;
    %concati/vec4 2330769749, 0, 33;
    %concati/vec4 2185467415, 0, 32;
    %concati/vec4 3150000260, 0, 32;
    %concati/vec4 4030290228, 0, 32;
    %concati/vec4 2677540692, 0, 32;
    %concati/vec4 2769884422, 0, 33;
    %concati/vec4 3259508765, 0, 36;
    %concati/vec4 4148508824, 0, 36;
    %concati/vec4 3271794497, 0, 34;
    %concati/vec4 2194164086, 0, 32;
    %concati/vec4 2341491090, 0, 33;
    %concati/vec4 3037384403, 0, 33;
    %concati/vec4 3791990632, 0, 32;
    %concati/vec4 2420166610, 0, 33;
    %concati/vec4 3055929718, 0, 32;
    %concati/vec4 3102321933, 0, 32;
    %concati/vec4 2402227619, 0, 32;
    %concati/vec4 2381391766, 0, 34;
    %concati/vec4 2180572833, 0, 34;
    %concati/vec4 2912278118, 0, 33;
    %concati/vec4 2968830365, 0, 32;
    %concati/vec4 3150290963, 0, 32;
    %concati/vec4 3249648265, 0, 32;
    %concati/vec4 3006795619, 0, 34;
    %concati/vec4 3369389285, 0, 32;
    %concati/vec4 2660445260, 0, 32;
    %concati/vec4 4086175720, 0, 34;
    %concati/vec4 2335315367, 0, 32;
    %concati/vec4 4162040374, 0, 32;
    %concati/vec4 2729388947, 0, 32;
    %concati/vec4 2860286081, 0, 32;
    %concati/vec4 3812294366, 0, 32;
    %concati/vec4 4069921437, 0, 32;
    %concati/vec4 4261949064, 0, 37;
    %concati/vec4 3901251301, 0, 33;
    %concati/vec4 4093266137, 0, 33;
    %concati/vec4 371, 0, 13;
    %load/vec4 v0x16b58a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %store/vec4 v0x16b586f0_0, 0, 16;
    %pushi/vec4 2147516416, 0, 48;
    %concati/vec4 2147647489, 0, 32;
    %concati/vec4 2147491840, 0, 46;
    %concati/vec4 2147516417, 0, 34;
    %concati/vec4 2147549184, 0, 48;
    %concati/vec4 2147516417, 0, 32;
    %concati/vec4 3221274624, 0, 47;
    %concati/vec4 2147516416, 0, 33;
    %concati/vec4 2147516417, 0, 32;
    %concati/vec4 2147516424, 0, 32;
    %concati/vec4 2147500033, 0, 47;
    %concati/vec4 2147647489, 0, 32;
    %concati/vec4 2147500035, 0, 32;
    %concati/vec4 2147516416, 0, 49;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147614756, 0, 32;
    %concati/vec4 2415921152, 0, 44;
    %concati/vec4 2147614720, 0, 36;
    %concati/vec4 2147516417, 0, 32;
    %concati/vec4 2147549185, 0, 32;
    %concati/vec4 2147516418, 0, 48;
    %concati/vec4 2147549184, 0, 48;
    %concati/vec4 2147516419, 0, 32;
    %concati/vec4 2147516416, 0, 48;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147647491, 0, 32;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147549184, 0, 32;
    %concati/vec4 2147516417, 0, 32;
    %concati/vec4 2147516417, 0, 48;
    %concati/vec4 2147713024, 0, 48;
    %concati/vec4 2147647488, 0, 32;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147516419, 0, 32;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147549207, 0, 32;
    %concati/vec4 2147500032, 0, 47;
    %concati/vec4 2147516416, 0, 33;
    %concati/vec4 2147516417, 0, 32;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147516416, 0, 32;
    %concati/vec4 2147516418, 0, 32;
    %concati/vec4 65537, 0, 17;
    %load/vec4 v0x16b58a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %store/vec4 v0x16b58870_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b58b70_0, 0, 1;
    %load/vec4 v0x16b58610_0;
    %store/vec4 v0x16b58530_0, 0, 16;
    %wait E_0x16afb240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b58b70_0, 0, 1;
    %wait E_0x16afb520;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16b58b70_0, 0, 1;
    %load/vec4 v0x16b586f0_0;
    %store/vec4 v0x16b58530_0, 0, 16;
    %wait E_0x16afb240;
    %delay 10000, 0;
    %load/vec4 v0x16b587b0_0;
    %load/vec4 v0x16b58870_0;
    %cmp/ne;
    %jmp/0xz  T_9.2, 6;
    %vpi_call 2 92 "$display", "ASSERTION FAILED in %m: C != C_dbg" {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b58b70_0, 0, 1;
    %wait E_0x16afb520;
    %load/vec4 v0x16b58a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x16b58a90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %wait E_0x16b54fc0;
    %vpi_call 2 98 "$display", "All tests passed!" {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "gcd_tb.v";
    "gcd_module.v";
    "datapath.v";
    "alu.v";
    "mux.v";
    "buff.v";
    "regi.v";
    "fsm.v";
