Timing Analyzer report for spi_top
Tue Oct 13 14:59:21 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'virt_clk_out'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'virt_clk_out'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'virt_clk_out'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'virt_clk_out'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'virt_clk_out'
 36. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'virt_clk_out'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; spi_top                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
;     Processors 3-4         ;   1.7%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; spi_top.sdc    ; OK     ; Tue Oct 13 14:59:19 2020 ;
; spi_top_io.sdc ; OK     ; Tue Oct 13 14:59:19 2020 ;
+----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; osc                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { osc }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; osc    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; virt_clk_in                                          ; Virtual   ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { }                                                      ;
; virt_clk_out                                         ; Virtual   ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { }                                                      ;
+------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 87.19 MHz ; 87.19 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 88.531 ; 0.000         ;
; virt_clk_out                                         ; 91.563 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; virt_clk_out                                         ; 4.710 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; osc                                                  ; 9.934  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.715 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 88.531 ; w25q32:w25q32|spi:spi_inst|i[0]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 11.393     ;
; 88.706 ; w25q32:w25q32|spi:spi_inst|i[2]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 11.218     ;
; 88.794 ; w25q32:w25q32|spi:spi_inst|i[1]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 11.130     ;
; 88.810 ; w25q32:w25q32|spi:spi_inst|i[6]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 11.116     ;
; 88.899 ; w25q32:w25q32|spi:spi_inst|i[4]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 11.025     ;
; 88.997 ; w25q32:w25q32|spi:spi_inst|i[3]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 10.922     ;
; 89.091 ; w25q32:w25q32|spi:spi_inst|i[5]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 10.828     ;
; 89.138 ; w25q32:w25q32|spi:spi_inst|i[8]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 10.788     ;
; 89.252 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[5] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.022     ; 9.687      ;
; 89.257 ; w25q32:w25q32|spi:spi_inst|i[7]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 10.669     ;
; 89.370 ; w25q32:w25q32|spi:spi_inst|i[9]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 10.556     ;
; 89.385 ; w25q32:w25q32|spi:spi_inst|i[10] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 10.541     ;
; 89.422 ; w25q32:w25q32|spi:spi_inst|i[16] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 10.502     ;
; 89.425 ; w25q32:w25q32|spi:spi_inst|i[17] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 10.499     ;
; 89.449 ; w25q32:w25q32|spi:spi_inst|i[12] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 10.477     ;
; 89.482 ; w25q32:w25q32|spi:spi_inst|i[11] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 10.444     ;
; 89.562 ; w25q32:w25q32|spi:spi_inst|i[14] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 10.362     ;
; 89.610 ; w25q32:w25q32|spi:spi_inst|i[15] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 10.314     ;
; 89.647 ; w25q32:w25q32|spi:spi_inst|i[13] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.075     ; 10.279     ;
; 89.886 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[1] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.020     ; 9.055      ;
; 89.941 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[3] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.022     ; 8.998      ;
; 89.942 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[7] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.022     ; 8.997      ;
; 89.978 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 9.937      ;
; 89.978 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[27]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 9.937      ;
; 89.978 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[30]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 9.937      ;
; 89.978 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[26]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 9.937      ;
; 89.978 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[25]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 9.937      ;
; 89.978 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 9.937      ;
; 89.978 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[24]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 9.937      ;
; 90.000 ; w25q32:w25q32|spi:spi_inst|i[18] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.923      ;
; 90.035 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[6] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.020     ; 8.906      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[19]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[20]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[21]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.078 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[23]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.846      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.103 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.820      ;
; 90.120 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[2] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.020     ; 8.821      ;
; 90.121 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[4] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.020     ; 8.820      ;
; 90.122 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[0] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.020     ; 8.819      ;
; 90.141 ; w25q32:w25q32|spi:spi_inst|i[19] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.782      ;
; 90.169 ; w25q32:w25q32|spi:spi_inst|i[20] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 9.754      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.273 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 9.651      ;
; 90.453 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.459      ;
; 90.453 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[27]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.459      ;
; 90.453 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[30]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.459      ;
; 90.453 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[26]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.459      ;
; 90.453 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[25]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.459      ;
; 90.453 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.459      ;
; 90.453 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[24]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.459      ;
; 90.473 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.439      ;
; 90.473 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[27]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.439      ;
; 90.473 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[30]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.439      ;
; 90.473 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[26]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.439      ;
; 90.473 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[25]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.439      ;
; 90.473 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.439      ;
; 90.473 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[24]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.089     ; 9.439      ;
; 90.547 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 9.375      ;
; 90.547 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[22]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 9.375      ;
; 90.547 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[19]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 9.375      ;
; 90.547 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 9.375      ;
; 90.547 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.079     ; 9.375      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[19]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[20]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[21]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.553 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|addr_wr[23]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.368      ;
; 90.573 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.348      ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_clk_out'                                                                                                                               ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node  ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; 91.563 ; max7219:max7219_inst|spi:spi_inst|mosi ; mosi_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.408     ; 6.939      ;
; 91.779 ; max7219:max7219_inst|spi:spi_inst|ss   ; ss_max   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.409     ; 6.722      ;
; 91.815 ; w25q32:w25q32|spi:spi_inst|sclk        ; sclk_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.416     ; 6.679      ;
; 92.585 ; w25q32:w25q32|spi:spi_inst|mosi        ; mosi_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.414     ; 5.911      ;
; 92.753 ; max7219:max7219_inst|spi:spi_inst|sclk ; sclk_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.409     ; 5.748      ;
; 93.387 ; w25q32:w25q32|spi:spi_inst|ss          ; ss_w25   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.406     ; 5.117      ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; w25q32:w25q32|spi:spi_inst|sclk            ; w25q32:w25q32|spi:spi_inst|sclk            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|mosi     ; max7219:max7219_inst|spi:spi_inst|mosi     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[5]          ; w25q32:w25q32|spi:spi_inst|tmp[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[1]          ; w25q32:w25q32|spi:spi_inst|tmp[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[2]          ; w25q32:w25q32|spi:spi_inst|tmp[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[6]          ; w25q32:w25q32|spi:spi_inst|tmp[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[7]          ; w25q32:w25q32|spi:spi_inst|tmp[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[3]          ; w25q32:w25q32|spi:spi_inst|tmp[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[4]          ; w25q32:w25q32|spi:spi_inst|tmp[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|sclk     ; max7219:max7219_inst|spi:spi_inst|sclk     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|val[0]                       ; w25q32:w25q32|val[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[2]            ; w25q32:w25q32|spi:spi_inst|j[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[1]            ; w25q32:w25q32|spi:spi_inst|j[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|j[0]            ; w25q32:w25q32|spi:spi_inst|j[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|tmp[0]          ; w25q32:w25q32|spi:spi_inst|tmp[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[18]           ; w25q32:w25q32|spi:spi_inst|i[18]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[19]           ; w25q32:w25q32|spi:spi_inst|i[19]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[20]           ; w25q32:w25q32|spi:spi_inst|i[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[21]           ; w25q32:w25q32|spi:spi_inst|i[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[22]           ; w25q32:w25q32|spi:spi_inst|i[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[23]           ; w25q32:w25q32|spi:spi_inst|i[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[24]           ; w25q32:w25q32|spi:spi_inst|i[24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[25]           ; w25q32:w25q32|spi:spi_inst|i[25]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[26]           ; w25q32:w25q32|spi:spi_inst|i[26]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[27]           ; w25q32:w25q32|spi:spi_inst|i[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[28]           ; w25q32:w25q32|spi:spi_inst|i[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[29]           ; w25q32:w25q32|spi:spi_inst|i[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[30]           ; w25q32:w25q32|spi:spi_inst|i[30]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|spi:spi_inst|i[31]           ; w25q32:w25q32|spi:spi_inst|i[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|delay[31]                    ; w25q32:w25q32|delay[31]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; w25q32:w25q32|state[1]                     ; w25q32:w25q32|state[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[0]     ; max7219:max7219_inst|spi:spi_inst|i[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[31]    ; max7219:max7219_inst|spi:spi_inst|i[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[1]     ; max7219:max7219_inst|spi:spi_inst|i[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[2]     ; max7219:max7219_inst|spi:spi_inst|i[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[3]     ; max7219:max7219_inst|spi:spi_inst|i[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[5]     ; max7219:max7219_inst|spi:spi_inst|i[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[6]     ; max7219:max7219_inst|spi:spi_inst|i[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[7]     ; max7219:max7219_inst|spi:spi_inst|i[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[8]     ; max7219:max7219_inst|spi:spi_inst|i[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[9]     ; max7219:max7219_inst|spi:spi_inst|i[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[10]    ; max7219:max7219_inst|spi:spi_inst|i[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[11]    ; max7219:max7219_inst|spi:spi_inst|i[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[12]    ; max7219:max7219_inst|spi:spi_inst|i[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[13]    ; max7219:max7219_inst|spi:spi_inst|i[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[14]    ; max7219:max7219_inst|spi:spi_inst|i[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[15]    ; max7219:max7219_inst|spi:spi_inst|i[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[16]    ; max7219:max7219_inst|spi:spi_inst|i[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[17]    ; max7219:max7219_inst|spi:spi_inst|i[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[18]    ; max7219:max7219_inst|spi:spi_inst|i[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[19]    ; max7219:max7219_inst|spi:spi_inst|i[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[20]    ; max7219:max7219_inst|spi:spi_inst|i[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[21]    ; max7219:max7219_inst|spi:spi_inst|i[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[22]    ; max7219:max7219_inst|spi:spi_inst|i[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[23]    ; max7219:max7219_inst|spi:spi_inst|i[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[24]    ; max7219:max7219_inst|spi:spi_inst|i[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[25]    ; max7219:max7219_inst|spi:spi_inst|i[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[26]    ; max7219:max7219_inst|spi:spi_inst|i[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[27]    ; max7219:max7219_inst|spi:spi_inst|i[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[28]    ; max7219:max7219_inst|spi:spi_inst|i[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[29]    ; max7219:max7219_inst|spi:spi_inst|i[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[30]    ; max7219:max7219_inst|spi:spi_inst|i[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|i[4]     ; max7219:max7219_inst|spi:spi_inst|i[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; max7219:max7219_inst|spi:spi_inst|ss       ; max7219:max7219_inst|spi:spi_inst|ss       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi_data[33]                 ; w25q32:w25q32|spi_data[33]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[4]            ; w25q32:w25q32|spi:spi_inst|i[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[6]            ; w25q32:w25q32|spi:spi_inst|i[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[7]            ; w25q32:w25q32|spi:spi_inst|i[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[8]            ; w25q32:w25q32|spi:spi_inst|i[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[9]            ; w25q32:w25q32|spi:spi_inst|i[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[10]           ; w25q32:w25q32|spi:spi_inst|i[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[11]           ; w25q32:w25q32|spi:spi_inst|i[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[12]           ; w25q32:w25q32|spi:spi_inst|i[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[13]           ; w25q32:w25q32|spi:spi_inst|i[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[14]           ; w25q32:w25q32|spi:spi_inst|i[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[15]           ; w25q32:w25q32|spi:spi_inst|i[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[16]           ; w25q32:w25q32|spi:spi_inst|i[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[17]           ; w25q32:w25q32|spi:spi_inst|i[17]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[0]            ; w25q32:w25q32|spi:spi_inst|i[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[1]            ; w25q32:w25q32|spi:spi_inst|i[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|i[2]            ; w25q32:w25q32|spi:spi_inst|i[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|nwr[0]                       ; w25q32:w25q32|nwr[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|spi:spi_inst|ss              ; w25q32:w25q32|spi:spi_inst|ss              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|en                           ; w25q32:w25q32|en                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[23]                    ; w25q32:w25q32|delay[23]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[24]                    ; w25q32:w25q32|delay[24]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[25]                    ; w25q32:w25q32|delay[25]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[26]                    ; w25q32:w25q32|delay[26]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[27]                    ; w25q32:w25q32|delay[27]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[28]                    ; w25q32:w25q32|delay[28]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[29]                    ; w25q32:w25q32|delay[29]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|delay[30]                    ; w25q32:w25q32|delay[30]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|ers                          ; w25q32:w25q32|ers                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; w25q32:w25q32|i[0]                         ; w25q32:w25q32|i[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[31]                 ; max7219:max7219_inst|i[31]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[4]                  ; max7219:max7219_inst|i[4]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[5]                  ; max7219:max7219_inst|i[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[6]                  ; max7219:max7219_inst|i[6]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; max7219:max7219_inst|i[7]                  ; max7219:max7219_inst|i[7]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_clk_out'                                                                                                                               ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node  ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; 4.710 ; w25q32:w25q32|spi:spi_inst|ss          ; ss_w25   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.020      ; 4.790      ;
; 5.341 ; max7219:max7219_inst|spi:spi_inst|sclk ; sclk_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.018      ; 5.419      ;
; 5.363 ; w25q32:w25q32|spi:spi_inst|mosi        ; mosi_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.013      ; 5.436      ;
; 6.114 ; max7219:max7219_inst|spi:spi_inst|ss   ; ss_max   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.018      ; 6.192      ;
; 6.379 ; w25q32:w25q32|spi:spi_inst|sclk        ; sclk_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.011      ; 6.450      ;
; 6.616 ; max7219:max7219_inst|spi:spi_inst|mosi ; mosi_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.019      ; 6.695      ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 92.33 MHz ; 92.33 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 89.169 ; 0.000         ;
; virt_clk_out                                         ; 92.167 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; virt_clk_out                                         ; 4.293 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; osc                                                  ; 9.943  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.714 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 89.169 ; w25q32:w25q32|spi:spi_inst|i[0]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 10.762     ;
; 89.709 ; w25q32:w25q32|spi:spi_inst|i[2]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 10.222     ;
; 89.765 ; w25q32:w25q32|spi:spi_inst|i[4]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 10.166     ;
; 89.767 ; w25q32:w25q32|spi:spi_inst|i[1]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 10.164     ;
; 89.769 ; w25q32:w25q32|spi:spi_inst|i[6]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 10.165     ;
; 89.907 ; w25q32:w25q32|spi:spi_inst|i[16] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 10.024     ;
; 89.908 ; w25q32:w25q32|spi:spi_inst|i[17] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 10.023     ;
; 89.935 ; w25q32:w25q32|spi:spi_inst|i[3]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 9.993      ;
; 90.014 ; w25q32:w25q32|spi:spi_inst|i[5]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 9.914      ;
; 90.020 ; w25q32:w25q32|spi:spi_inst|i[14] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 9.911      ;
; 90.082 ; w25q32:w25q32|spi:spi_inst|i[8]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 9.852      ;
; 90.082 ; w25q32:w25q32|spi:spi_inst|i[15] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 9.849      ;
; 90.150 ; w25q32:w25q32|spi:spi_inst|i[9]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 9.784      ;
; 90.151 ; w25q32:w25q32|spi:spi_inst|i[11] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 9.783      ;
; 90.151 ; w25q32:w25q32|spi:spi_inst|i[12] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 9.783      ;
; 90.152 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[5] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.108      ; 8.918      ;
; 90.158 ; w25q32:w25q32|spi:spi_inst|i[7]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 9.776      ;
; 90.312 ; w25q32:w25q32|spi:spi_inst|i[10] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 9.622      ;
; 90.326 ; w25q32:w25q32|spi:spi_inst|i[13] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.068     ; 9.608      ;
; 90.627 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.295      ;
; 90.627 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[27]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.295      ;
; 90.627 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[30]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.295      ;
; 90.627 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[26]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.295      ;
; 90.627 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[25]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.295      ;
; 90.627 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.295      ;
; 90.627 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[24]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.080     ; 9.295      ;
; 90.725 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[1] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.111      ; 8.348      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[19]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[20]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[21]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.793 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[23]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 9.140      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.817 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 9.115      ;
; 90.842 ; w25q32:w25q32|spi:spi_inst|i[18] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 9.088      ;
; 90.940 ; w25q32:w25q32|spi:spi_inst|i[20] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 8.990      ;
; 90.942 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[6] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.111      ; 8.131      ;
; 90.950 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[3] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.108      ; 8.120      ;
; 90.952 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[7] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.108      ; 8.118      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.963 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 8.970      ;
; 90.972 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[2] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.111      ; 8.101      ;
; 90.973 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[0] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.111      ; 8.100      ;
; 90.973 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[4] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.111      ; 8.100      ;
; 91.001 ; w25q32:w25q32|spi:spi_inst|i[19] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 8.929      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[19]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[20]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[21]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.027 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[23]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.070     ; 8.905      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.047 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 8.884      ;
; 91.054 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.870      ;
; 91.054 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[27]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.870      ;
; 91.054 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[30]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.870      ;
; 91.054 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[26]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.870      ;
; 91.054 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[25]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.870      ;
; 91.054 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.870      ;
; 91.054 ; w25q32:w25q32|delay[8]           ; w25q32:w25q32|spi_data[24]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.870      ;
; 91.067 ; w25q32:w25q32|delay[9]           ; w25q32:w25q32|spi_data[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.078     ; 8.857      ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_clk_out'                                                                                                                                ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node  ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; 92.167 ; max7219:max7219_inst|spi:spi_inst|mosi ; mosi_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.489     ; 6.254      ;
; 92.182 ; max7219:max7219_inst|spi:spi_inst|ss   ; ss_max   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.489     ; 6.239      ;
; 92.338 ; w25q32:w25q32|spi:spi_inst|sclk        ; sclk_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.497     ; 6.075      ;
; 92.949 ; w25q32:w25q32|spi:spi_inst|mosi        ; mosi_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.494     ; 5.467      ;
; 93.127 ; max7219:max7219_inst|spi:spi_inst|sclk ; sclk_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.489     ; 5.294      ;
; 93.705 ; w25q32:w25q32|spi:spi_inst|ss          ; ss_w25   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.485     ; 4.720      ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; w25q32:w25q32|spi:spi_inst|sclk            ; w25q32:w25q32|spi:spi_inst|sclk            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|mosi     ; max7219:max7219_inst|spi:spi_inst|mosi     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[18]           ; w25q32:w25q32|spi:spi_inst|i[18]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[19]           ; w25q32:w25q32|spi:spi_inst|i[19]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[20]           ; w25q32:w25q32|spi:spi_inst|i[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[21]           ; w25q32:w25q32|spi:spi_inst|i[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[22]           ; w25q32:w25q32|spi:spi_inst|i[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[23]           ; w25q32:w25q32|spi:spi_inst|i[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[24]           ; w25q32:w25q32|spi:spi_inst|i[24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[25]           ; w25q32:w25q32|spi:spi_inst|i[25]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[26]           ; w25q32:w25q32|spi:spi_inst|i[26]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[27]           ; w25q32:w25q32|spi:spi_inst|i[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[28]           ; w25q32:w25q32|spi:spi_inst|i[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[29]           ; w25q32:w25q32|spi:spi_inst|i[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[30]           ; w25q32:w25q32|spi:spi_inst|i[30]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; w25q32:w25q32|spi:spi_inst|i[31]           ; w25q32:w25q32|spi:spi_inst|i[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[31]    ; max7219:max7219_inst|spi:spi_inst|i[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[7]     ; max7219:max7219_inst|spi:spi_inst|i[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[8]     ; max7219:max7219_inst|spi:spi_inst|i[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[9]     ; max7219:max7219_inst|spi:spi_inst|i[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[10]    ; max7219:max7219_inst|spi:spi_inst|i[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[11]    ; max7219:max7219_inst|spi:spi_inst|i[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[12]    ; max7219:max7219_inst|spi:spi_inst|i[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[13]    ; max7219:max7219_inst|spi:spi_inst|i[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[14]    ; max7219:max7219_inst|spi:spi_inst|i[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[15]    ; max7219:max7219_inst|spi:spi_inst|i[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[24]    ; max7219:max7219_inst|spi:spi_inst|i[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[25]    ; max7219:max7219_inst|spi:spi_inst|i[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[26]    ; max7219:max7219_inst|spi:spi_inst|i[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[27]    ; max7219:max7219_inst|spi:spi_inst|i[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[28]    ; max7219:max7219_inst|spi:spi_inst|i[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[29]    ; max7219:max7219_inst|spi:spi_inst|i[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; max7219:max7219_inst|spi:spi_inst|i[30]    ; max7219:max7219_inst|spi:spi_inst|i[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi_data[33]                 ; w25q32:w25q32|spi_data[33]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[5]          ; w25q32:w25q32|spi:spi_inst|tmp[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[1]          ; w25q32:w25q32|spi:spi_inst|tmp[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[2]          ; w25q32:w25q32|spi:spi_inst|tmp[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[6]          ; w25q32:w25q32|spi:spi_inst|tmp[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[7]          ; w25q32:w25q32|spi:spi_inst|tmp[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[3]          ; w25q32:w25q32|spi:spi_inst|tmp[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[4]          ; w25q32:w25q32|spi:spi_inst|tmp[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|sclk     ; max7219:max7219_inst|spi:spi_inst|sclk     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|val[0]                       ; w25q32:w25q32|val[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[2]            ; w25q32:w25q32|spi:spi_inst|j[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[1]            ; w25q32:w25q32|spi:spi_inst|j[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|j[0]            ; w25q32:w25q32|spi:spi_inst|j[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|tmp[0]          ; w25q32:w25q32|spi:spi_inst|tmp[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[4]            ; w25q32:w25q32|spi:spi_inst|i[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[6]            ; w25q32:w25q32|spi:spi_inst|i[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[7]            ; w25q32:w25q32|spi:spi_inst|i[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[8]            ; w25q32:w25q32|spi:spi_inst|i[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[9]            ; w25q32:w25q32|spi:spi_inst|i[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[10]           ; w25q32:w25q32|spi:spi_inst|i[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[11]           ; w25q32:w25q32|spi:spi_inst|i[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[12]           ; w25q32:w25q32|spi:spi_inst|i[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[13]           ; w25q32:w25q32|spi:spi_inst|i[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[14]           ; w25q32:w25q32|spi:spi_inst|i[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[15]           ; w25q32:w25q32|spi:spi_inst|i[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[16]           ; w25q32:w25q32|spi:spi_inst|i[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[17]           ; w25q32:w25q32|spi:spi_inst|i[17]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[0]            ; w25q32:w25q32|spi:spi_inst|i[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[1]            ; w25q32:w25q32|spi:spi_inst|i[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|i[2]            ; w25q32:w25q32|spi:spi_inst|i[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|nwr[0]                       ; w25q32:w25q32|nwr[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|spi:spi_inst|ss              ; w25q32:w25q32|spi:spi_inst|ss              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|en                           ; w25q32:w25q32|en                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[31]                    ; w25q32:w25q32|delay[31]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[23]                    ; w25q32:w25q32|delay[23]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[24]                    ; w25q32:w25q32|delay[24]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[25]                    ; w25q32:w25q32|delay[25]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[26]                    ; w25q32:w25q32|delay[26]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[27]                    ; w25q32:w25q32|delay[27]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[28]                    ; w25q32:w25q32|delay[28]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[29]                    ; w25q32:w25q32|delay[29]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|delay[30]                    ; w25q32:w25q32|delay[30]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|ers                          ; w25q32:w25q32|ers                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|state[1]                     ; w25q32:w25q32|state[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; w25q32:w25q32|i[0]                         ; w25q32:w25q32|i[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[0]     ; max7219:max7219_inst|spi:spi_inst|i[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[1]     ; max7219:max7219_inst|spi:spi_inst|i[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[2]     ; max7219:max7219_inst|spi:spi_inst|i[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[3]     ; max7219:max7219_inst|spi:spi_inst|i[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[5]     ; max7219:max7219_inst|spi:spi_inst|i[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[6]     ; max7219:max7219_inst|spi:spi_inst|i[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[16]    ; max7219:max7219_inst|spi:spi_inst|i[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[17]    ; max7219:max7219_inst|spi:spi_inst|i[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[18]    ; max7219:max7219_inst|spi:spi_inst|i[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[19]    ; max7219:max7219_inst|spi:spi_inst|i[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[20]    ; max7219:max7219_inst|spi:spi_inst|i[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[21]    ; max7219:max7219_inst|spi:spi_inst|i[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[22]    ; max7219:max7219_inst|spi:spi_inst|i[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[23]    ; max7219:max7219_inst|spi:spi_inst|i[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|i[4]     ; max7219:max7219_inst|spi:spi_inst|i[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|spi:spi_inst|ss       ; max7219:max7219_inst|spi:spi_inst|ss       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[31]                 ; max7219:max7219_inst|i[31]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|i[30]                 ; max7219:max7219_inst|i[30]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; max7219:max7219_inst|en                    ; max7219:max7219_inst|en                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[4]                  ; max7219:max7219_inst|i[4]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; max7219:max7219_inst|i[5]                  ; max7219:max7219_inst|i[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_clk_out'                                                                                                                                ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node  ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; 4.293 ; w25q32:w25q32|spi:spi_inst|ss          ; ss_w25   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; -0.110     ; 4.243      ;
; 4.886 ; max7219:max7219_inst|spi:spi_inst|sclk ; sclk_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; -0.114     ; 4.832      ;
; 4.897 ; w25q32:w25q32|spi:spi_inst|mosi        ; mosi_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; -0.118     ; 4.839      ;
; 5.557 ; max7219:max7219_inst|spi:spi_inst|ss   ; ss_max   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; -0.114     ; 5.503      ;
; 5.744 ; w25q32:w25q32|spi:spi_inst|sclk        ; sclk_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; -0.121     ; 5.683      ;
; 5.998 ; max7219:max7219_inst|spi:spi_inst|mosi ; mosi_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; -0.113     ; 5.945      ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 93.852 ; 0.000         ;
; virt_clk_out                                         ; 95.136 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; virt_clk_out                                         ; 2.131 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; osc                                                  ; 9.594  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.796 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 93.852 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[5] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.135     ; 4.960      ;
; 94.134 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[1] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.132     ; 4.681      ;
; 94.176 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[3] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.135     ; 4.636      ;
; 94.177 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[7] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.135     ; 4.635      ;
; 94.216 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[6] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.132     ; 4.599      ;
; 94.246 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[2] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.132     ; 4.569      ;
; 94.248 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[4] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.132     ; 4.567      ;
; 94.249 ; miso_w25                         ; w25q32:w25q32|spi:spi_inst|tmp[0] ; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.132     ; 4.566      ;
; 95.061 ; w25q32:w25q32|spi:spi_inst|i[0]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.892      ;
; 95.070 ; w25q32:w25q32|spi:spi_inst|i[1]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.883      ;
; 95.151 ; w25q32:w25q32|spi:spi_inst|i[2]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.802      ;
; 95.166 ; w25q32:w25q32|spi:spi_inst|i[3]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.784      ;
; 95.208 ; w25q32:w25q32|spi:spi_inst|i[5]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.742      ;
; 95.209 ; w25q32:w25q32|spi:spi_inst|i[6]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.747      ;
; 95.230 ; w25q32:w25q32|spi:spi_inst|i[4]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.723      ;
; 95.280 ; w25q32:w25q32|spi:spi_inst|i[7]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.676      ;
; 95.303 ; w25q32:w25q32|spi:spi_inst|i[16] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.650      ;
; 95.309 ; w25q32:w25q32|spi:spi_inst|i[17] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.644      ;
; 95.331 ; w25q32:w25q32|spi:spi_inst|i[9]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.625      ;
; 95.348 ; w25q32:w25q32|spi:spi_inst|i[8]  ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.608      ;
; 95.383 ; w25q32:w25q32|spi:spi_inst|i[14] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.570      ;
; 95.389 ; w25q32:w25q32|spi:spi_inst|i[15] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.564      ;
; 95.392 ; w25q32:w25q32|spi:spi_inst|i[11] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.564      ;
; 95.407 ; w25q32:w25q32|spi:spi_inst|i[12] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.549      ;
; 95.445 ; w25q32:w25q32|spi:spi_inst|i[10] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.511      ;
; 95.478 ; w25q32:w25q32|spi:spi_inst|i[13] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.031     ; 4.478      ;
; 95.694 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[31]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 4.251      ;
; 95.694 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[27]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 4.251      ;
; 95.694 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[30]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 4.251      ;
; 95.694 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[26]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 4.251      ;
; 95.694 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[25]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 4.251      ;
; 95.694 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 4.251      ;
; 95.694 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|spi_data[24]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.042     ; 4.251      ;
; 95.700 ; w25q32:w25q32|spi:spi_inst|i[19] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.252      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[19]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[20]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[21]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.706 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[23]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.245      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.724 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|addr_wr[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.226      ;
; 95.733 ; w25q32:w25q32|spi:spi_inst|i[18] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.219      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[5]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.800 ; w25q32:w25q32|delay[7]           ; w25q32:w25q32|data[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.152      ;
; 95.804 ; w25q32:w25q32|spi:spi_inst|i[20] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.148      ;
; 95.829 ; w25q32:w25q32|spi:spi_inst|i[31] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.121      ;
; 95.829 ; w25q32:w25q32|spi:spi_inst|i[21] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.123      ;
; 95.837 ; w25q32:w25q32|spi:spi_inst|i[30] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.113      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[15]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[16]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[17]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[18]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[19]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[20]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[21]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.841 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[23]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 4.111      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[8]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[9]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[10]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.859 ; w25q32:w25q32|addr_rd[13]        ; w25q32:w25q32|addr_wr[11]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 4.092      ;
; 95.896 ; w25q32:w25q32|spi:spi_inst|i[28] ; w25q32:w25q32|spi:spi_inst|mosi   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 4.054      ;
; 95.900 ; w25q32:w25q32|addr_rd[10]        ; w25q32:w25q32|addr_wr[13]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.053      ;
; 95.900 ; w25q32:w25q32|addr_rd[10]        ; w25q32:w25q32|addr_wr[12]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.053      ;
; 95.900 ; w25q32:w25q32|addr_rd[10]        ; w25q32:w25q32|addr_wr[14]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.053      ;
; 95.900 ; w25q32:w25q32|addr_rd[10]        ; w25q32:w25q32|addr_wr[22]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 4.053      ;
+--------+----------------------------------+-----------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_clk_out'                                                                                                                                ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node  ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; 95.136 ; max7219:max7219_inst|spi:spi_inst|mosi ; mosi_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.073     ; 3.701      ;
; 95.288 ; w25q32:w25q32|spi:spi_inst|sclk        ; sclk_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.080     ; 3.542      ;
; 95.588 ; max7219:max7219_inst|spi:spi_inst|ss   ; ss_max   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.074     ; 3.248      ;
; 95.974 ; w25q32:w25q32|spi:spi_inst|mosi        ; mosi_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.079     ; 2.857      ;
; 95.981 ; max7219:max7219_inst|spi:spi_inst|sclk ; sclk_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.074     ; 2.855      ;
; 96.330 ; w25q32:w25q32|spi:spi_inst|ss          ; ss_w25   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 100.000      ; -0.073     ; 2.507      ;
+--------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; w25q32:w25q32|spi:spi_inst|sclk            ; w25q32:w25q32|spi:spi_inst|sclk            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|tmp[5]          ; w25q32:w25q32|spi:spi_inst|tmp[5]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|tmp[7]          ; w25q32:w25q32|spi:spi_inst|tmp[7]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|tmp[3]          ; w25q32:w25q32|spi:spi_inst|tmp[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|val[0]                       ; w25q32:w25q32|val[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[2]            ; w25q32:w25q32|spi:spi_inst|j[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[1]            ; w25q32:w25q32|spi:spi_inst|j[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|j[0]            ; w25q32:w25q32|spi:spi_inst|j[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[6]            ; w25q32:w25q32|spi:spi_inst|i[6]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[7]            ; w25q32:w25q32|spi:spi_inst|i[7]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[8]            ; w25q32:w25q32|spi:spi_inst|i[8]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[9]            ; w25q32:w25q32|spi:spi_inst|i[9]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[10]           ; w25q32:w25q32|spi:spi_inst|i[10]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[11]           ; w25q32:w25q32|spi:spi_inst|i[11]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[12]           ; w25q32:w25q32|spi:spi_inst|i[12]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[13]           ; w25q32:w25q32|spi:spi_inst|i[13]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[18]           ; w25q32:w25q32|spi:spi_inst|i[18]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[19]           ; w25q32:w25q32|spi:spi_inst|i[19]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[20]           ; w25q32:w25q32|spi:spi_inst|i[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[21]           ; w25q32:w25q32|spi:spi_inst|i[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[22]           ; w25q32:w25q32|spi:spi_inst|i[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[23]           ; w25q32:w25q32|spi:spi_inst|i[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[24]           ; w25q32:w25q32|spi:spi_inst|i[24]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[25]           ; w25q32:w25q32|spi:spi_inst|i[25]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[26]           ; w25q32:w25q32|spi:spi_inst|i[26]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[27]           ; w25q32:w25q32|spi:spi_inst|i[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[28]           ; w25q32:w25q32|spi:spi_inst|i[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[29]           ; w25q32:w25q32|spi:spi_inst|i[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[30]           ; w25q32:w25q32|spi:spi_inst|i[30]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|i[31]           ; w25q32:w25q32|spi:spi_inst|i[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|spi:spi_inst|ss              ; w25q32:w25q32|spi:spi_inst|ss              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|en                           ; w25q32:w25q32|en                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[31]                    ; w25q32:w25q32|delay[31]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[23]                    ; w25q32:w25q32|delay[23]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[24]                    ; w25q32:w25q32|delay[24]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[25]                    ; w25q32:w25q32|delay[25]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[26]                    ; w25q32:w25q32|delay[26]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[27]                    ; w25q32:w25q32|delay[27]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[28]                    ; w25q32:w25q32|delay[28]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[29]                    ; w25q32:w25q32|delay[29]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|delay[30]                    ; w25q32:w25q32|delay[30]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|state[1]                     ; w25q32:w25q32|state[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; w25q32:w25q32|i[0]                         ; w25q32:w25q32|i[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[0]     ; max7219:max7219_inst|spi:spi_inst|i[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[1]     ; max7219:max7219_inst|spi:spi_inst|i[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[2]     ; max7219:max7219_inst|spi:spi_inst|i[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[3]     ; max7219:max7219_inst|spi:spi_inst|i[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[7]     ; max7219:max7219_inst|spi:spi_inst|i[7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[8]     ; max7219:max7219_inst|spi:spi_inst|i[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[9]     ; max7219:max7219_inst|spi:spi_inst|i[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[10]    ; max7219:max7219_inst|spi:spi_inst|i[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[11]    ; max7219:max7219_inst|spi:spi_inst|i[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[12]    ; max7219:max7219_inst|spi:spi_inst|i[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[13]    ; max7219:max7219_inst|spi:spi_inst|i[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[14]    ; max7219:max7219_inst|spi:spi_inst|i[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|spi:spi_inst|i[15]    ; max7219:max7219_inst|spi:spi_inst|i[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|i[31]                 ; max7219:max7219_inst|i[31]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|i[30]                 ; max7219:max7219_inst|i[30]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; max7219:max7219_inst|en                    ; max7219:max7219_inst|en                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi_data[33]                 ; w25q32:w25q32|spi_data[33]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|mosi     ; max7219:max7219_inst|spi:spi_inst|mosi     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|tmp[1]          ; w25q32:w25q32|spi:spi_inst|tmp[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|tmp[2]          ; w25q32:w25q32|spi:spi_inst|tmp[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|tmp[6]          ; w25q32:w25q32|spi:spi_inst|tmp[6]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|tmp[4]          ; w25q32:w25q32|spi:spi_inst|tmp[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|sclk     ; max7219:max7219_inst|spi:spi_inst|sclk     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|tmp[0]          ; w25q32:w25q32|spi:spi_inst|tmp[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[4]            ; w25q32:w25q32|spi:spi_inst|i[4]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[14]           ; w25q32:w25q32|spi:spi_inst|i[14]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[15]           ; w25q32:w25q32|spi:spi_inst|i[15]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[16]           ; w25q32:w25q32|spi:spi_inst|i[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[17]           ; w25q32:w25q32|spi:spi_inst|i[17]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[0]            ; w25q32:w25q32|spi:spi_inst|i[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[1]            ; w25q32:w25q32|spi:spi_inst|i[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|spi:spi_inst|i[2]            ; w25q32:w25q32|spi:spi_inst|i[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|nwr[0]                       ; w25q32:w25q32|nwr[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; w25q32:w25q32|ers                          ; w25q32:w25q32|ers                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[31]    ; max7219:max7219_inst|spi:spi_inst|i[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[5]     ; max7219:max7219_inst|spi:spi_inst|i[5]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[6]     ; max7219:max7219_inst|spi:spi_inst|i[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[16]    ; max7219:max7219_inst|spi:spi_inst|i[16]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[17]    ; max7219:max7219_inst|spi:spi_inst|i[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[18]    ; max7219:max7219_inst|spi:spi_inst|i[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[19]    ; max7219:max7219_inst|spi:spi_inst|i[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[20]    ; max7219:max7219_inst|spi:spi_inst|i[20]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[21]    ; max7219:max7219_inst|spi:spi_inst|i[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[22]    ; max7219:max7219_inst|spi:spi_inst|i[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[23]    ; max7219:max7219_inst|spi:spi_inst|i[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[24]    ; max7219:max7219_inst|spi:spi_inst|i[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[25]    ; max7219:max7219_inst|spi:spi_inst|i[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[26]    ; max7219:max7219_inst|spi:spi_inst|i[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[27]    ; max7219:max7219_inst|spi:spi_inst|i[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[28]    ; max7219:max7219_inst|spi:spi_inst|i[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[29]    ; max7219:max7219_inst|spi:spi_inst|i[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[30]    ; max7219:max7219_inst|spi:spi_inst|i[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|state[1] ; max7219:max7219_inst|spi:spi_inst|state[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|i[4]     ; max7219:max7219_inst|spi:spi_inst|i[4]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|spi:spi_inst|ss       ; max7219:max7219_inst|spi:spi_inst|ss       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[4]                  ; max7219:max7219_inst|i[4]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; max7219:max7219_inst|i[5]                  ; max7219:max7219_inst|i[5]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_clk_out'                                                                                                                                ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node  ; Launch Clock                                         ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+
; 2.131 ; w25q32:w25q32|spi:spi_inst|ss          ; ss_w25   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.133      ; 2.324      ;
; 2.419 ; max7219:max7219_inst|spi:spi_inst|sclk ; sclk_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.131      ; 2.610      ;
; 2.440 ; w25q32:w25q32|spi:spi_inst|mosi        ; mosi_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.127      ; 2.627      ;
; 2.771 ; max7219:max7219_inst|spi:spi_inst|ss   ; ss_max   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.131      ; 2.962      ;
; 3.106 ; w25q32:w25q32|spi:spi_inst|sclk        ; sclk_w25 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.126      ; 3.292      ;
; 3.219 ; max7219:max7219_inst|spi:spi_inst|mosi ; mosi_max ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out ; 0.000        ; 0.132      ; 3.411      ;
+-------+----------------------------------------+----------+------------------------------------------------------+--------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 88.531 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  osc                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 88.531 ; 0.186 ; N/A      ; N/A     ; 49.714              ;
;  virt_clk_out                                         ; 91.563 ; 2.131 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  osc                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  virt_clk_out                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sclk_max      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss_max        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi_max      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sclk_w25      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ss_w25        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mosi_w25      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; osc                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; miso_w25                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sclk_max      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ss_max        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; mosi_max      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sclk_w25      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ss_w25        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; mosi_w25      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sclk_max      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ss_max        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; mosi_max      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sclk_w25      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ss_w25        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; mosi_w25      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sclk_max      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ss_max        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; mosi_max      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sclk_w25      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ss_w25        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; mosi_w25      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 35457    ; 0        ; 0        ; 0        ;
; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out                                         ; 6        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 35457    ; 0        ; 0        ; 0        ;
; virt_clk_in                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8        ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; virt_clk_out                                         ; 6        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
;                                                      ; virt_clk_in                                          ; Virtual   ; Constrained ;
;                                                      ; virt_clk_out                                         ; Virtual   ; Constrained ;
; osc                                                  ; osc                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 13 14:59:18 2020
Info: Command: quartus_sta spi_top -c spi_top
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'spi_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'spi_top_io.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 88.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    88.531               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    91.563               0.000 virt_clk_out 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.710               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 osc 
    Info (332119):    49.715               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 89.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    89.169               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    92.167               0.000 virt_clk_out 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.293               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 osc 
    Info (332119):    49.714               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 93.852
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    93.852               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    95.136               0.000 virt_clk_out 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.131               0.000 virt_clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 osc 
    Info (332119):    49.796               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Tue Oct 13 14:59:21 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


