[{"title":"学习转型","date":"2019-11-27T13:40:37.000Z","path":"2019/11/27/学习转型/","tags":[{"name":"dream","slug":"dream","permalink":"https://github.com/electricdream11/tags/dream/"}]},{"title":"小型系统设计之数字时钟","date":"2019-11-23T12:58:48.000Z","path":"2019/11/23/小型系统设计之数字时钟/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"跨时钟传输","date":"2019-11-21T14:16:44.000Z","path":"2019/11/21/跨时钟传输/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"跨时钟数据传输","date":"2019-11-18T12:52:22.000Z","path":"2019/11/18/跨时钟数据传输/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"多时钟时序测试（失败）","date":"2019-11-16T13:18:26.000Z","path":"2019/11/16/多时钟时序测试（失败）/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"PLL时钟管理","date":"2019-11-15T13:01:34.000Z","path":"2019/11/15/PLL时钟管理/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"设计时的多时钟时序约束","date":"2019-11-14T13:24:17.000Z","path":"2019/11/14/设计时的多时钟时序约束/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"单时钟计数器","date":"2019-11-13T14:06:20.000Z","path":"2019/11/13/单时钟计数器/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"时序约束中的路径约束","date":"2019-11-12T13:40:13.000Z","path":"2019/11/12/时序约束中的路径约束/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"二进制计数器时钟约束","date":"2019-11-11T14:12:41.000Z","path":"2019/11/11/二进制计数器时钟约束/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"数据传输中的时序分析","date":"2019-11-10T13:27:04.000Z","path":"2019/11/10/数据传输中的时序分析/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"always块的级联设计","date":"2019-11-08T13:39:33.000Z","path":"2019/11/08/always块的级联设计/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"计数器级联设计","date":"2019-11-07T14:09:58.000Z","path":"2019/11/07/计数器级联设计/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"标准化模块设计","date":"2019-11-06T12:58:07.000Z","path":"2019/11/06/标准化模块设计/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"时序约束初试","date":"2019-11-04T13:49:06.000Z","path":"2019/11/04/时序约束初试/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"失败的尝试","date":"2019-11-03T12:40:30.000Z","path":"2019/11/03/失败的尝试/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"always模块中的几个小问题","date":"2019-10-29T14:53:25.000Z","path":"2019/10/29/always模块中的几个小问题/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"按键消抖","date":"2019-10-29T12:04:58.000Z","path":"2019/10/29/按键消抖/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"时序约束与时序分析基础","date":"2019-10-28T10:11:49.000Z","path":"2019/10/28/时序约束与时序分析基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"Altera","slug":"Altera","permalink":"https://github.com/electricdream11/tags/Altera/"}]},{"title":"流水灯功能设计","date":"2019-10-27T14:26:37.000Z","path":"2019/10/27/流水灯功能设计/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"quartus常用辅助设计工具","date":"2019-10-27T11:39:54.000Z","path":"2019/10/27/quartus常用辅助设计工具/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"Altera","slug":"Altera","permalink":"https://github.com/electricdream11/tags/Altera/"}]},{"title":"阶乘器","date":"2019-10-25T14:06:08.000Z","path":"2019/10/25/阶乘器/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"Altera器件的高级特性","date":"2019-10-23T13:28:55.000Z","path":"2019/10/23/Altera器件的高级特性/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"Altera","slug":"Altera","permalink":"https://github.com/electricdream11/tags/Altera/"}]},{"title":"可编程逻辑设计指导原则","date":"2019-10-22T15:20:07.000Z","path":"2019/10/22/可编程逻辑设计指导原则/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"Altera","slug":"Altera","permalink":"https://github.com/electricdream11/tags/Altera/"}]},{"title":"IP核的调用","date":"2019-10-21T14:16:14.000Z","path":"2019/10/21/IP核的调用/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"设计流程","date":"2019-10-18T14:25:09.000Z","path":"2019/10/18/设计流程/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"状态机测试","date":"2019-10-16T15:04:07.000Z","path":"2019/10/16/状态机测试/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"计数时钟","date":"2019-10-15T13:36:34.000Z","path":"2019/10/15/计数时钟/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"三人表决器","date":"2019-10-14T13:25:26.000Z","path":"2019/10/14/三人表决器/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"example","slug":"example","permalink":"https://github.com/electricdream11/tags/example/"}]},{"title":"verilog语法设计注意事项","date":"2019-10-11T13:35:41.000Z","path":"2019/10/11/verilog语法设计注意事项/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"时序电路基础","date":"2019-10-10T13:11:32.000Z","path":"2019/10/10/时序电路基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"FPGA组合电路基础","date":"2019-10-09T12:41:20.000Z","path":"2019/10/09/FPGA组合电路基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"verilog语法基础","date":"2019-10-06T12:43:27.000Z","path":"2019/10/06/verilog语法基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"},{"name":"verilog","slug":"verilog","permalink":"https://github.com/electricdream11/tags/verilog/"}]},{"title":"可编程逻辑基础","date":"2019-10-06T07:39:27.000Z","path":"2019/10/06/可编程逻辑基础/","tags":[{"name":"FPGA","slug":"FPGA","permalink":"https://github.com/electricdream11/tags/FPGA/"}]},{"title":"1003_FPGA","date":"2019-10-03T12:29:17.000Z","path":"2019/10/03/1003_FPGA/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]},{"title":"myaim","date":"2019-10-03T08:01:58.000Z","path":"2019/10/03/myaim/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]},{"title":"myfirstarticle","date":"2019-10-02T08:44:32.000Z","path":"2019/10/02/myfirstarticle/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]},{"title":"hello blog","date":"2019-10-01T04:29:10.000Z","path":"2019/10/01/hello-blog/","tags":[{"name":"test","slug":"test","permalink":"https://github.com/electricdream11/tags/test/"}]}]