
---------- Begin Simulation Statistics ----------
final_tick                                18094470500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106595                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897212                       # Number of bytes of host memory used
host_op_rate                                   108960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.81                       # Real time elapsed on the host
host_tick_rate                              192878512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10221810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018094                       # Number of seconds simulated
sim_ticks                                 18094470500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.765060                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  839089                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               841065                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2706                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1048483                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                580                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1370                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              790                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1056333                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2756                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          212                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2956422                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2956101                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2192                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     934981                       # Number of branches committed
system.cpu.commit.bw_lim_events                432737                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          620040                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000217                       # Number of instructions committed
system.cpu.commit.committedOps               10222027                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     36022228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.283770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.193083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     33039111     91.72%     91.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1077323      2.99%     94.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       323255      0.90%     95.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       394208      1.09%     96.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       293169      0.81%     97.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       220611      0.61%     98.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       114755      0.32%     98.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       127059      0.35%     98.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       432737      1.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     36022228                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1944                       # Number of function calls committed.
system.cpu.commit.int_insts                   9265875                       # Number of committed integer instructions.
system.cpu.commit.loads                         16474                       # Number of loads committed
system.cpu.commit.membars                         100                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3677170     35.97%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             174      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              4      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     35.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          30072      0.29%     36.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         30069      0.29%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            15      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              19      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             52      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     36.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           16474      0.16%     36.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6467921     63.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10222027                       # Class of committed instruction
system.cpu.commit.refs                        6484395                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    298209                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10221810                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.618894                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.618894                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              34034354                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   538                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               805321                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11006904                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   511534                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1126458                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  14628                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1806                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                419351                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1056333                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1720008                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      34264435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2693                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11266836                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            96                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   30314                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.029189                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1826621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             842425                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.311334                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           36106325                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.319057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.421281                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34022652     94.23%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    88060      0.24%     94.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65761      0.18%     94.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   670115      1.86%     96.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24847      0.07%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   165910      0.46%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    65160      0.18%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    60396      0.17%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   943424      2.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             36106325                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           82618                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2472                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   995233                       # Number of branches executed
system.cpu.iew.exec_nop                           270                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.300597                       # Inst execution rate
system.cpu.iew.exec_refs                      6896238                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    6876452                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   70365                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 20252                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               408                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6881911                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10890527                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 19786                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4582                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10878291                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4935798                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  14628                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4926369                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              324                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          497                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3778                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       413987                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1694                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            778                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7988286                       # num instructions consuming a value
system.cpu.iew.wb_count                      10668382                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.313569                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2504877                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.294797                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10876889                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24174201                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2945957                       # number of integer regfile writes
system.cpu.ipc                               0.276327                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.276327                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3918982     36.01%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  175      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    25      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     36.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               32411      0.30%     36.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              32426      0.30%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 21      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  57      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     36.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20250      0.19%     36.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6878449     63.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10882874                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      952680                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.087539                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13243      1.39%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    11      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    263      0.03%      1.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                939160     98.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11516335                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           58187793                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10354886                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11217342                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10890064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10882874                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 193                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          668435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1421                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       653665                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      36106325                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.301412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.148861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32927959     91.20%     91.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              952317      2.64%     93.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              394295      1.09%     94.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              237588      0.66%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              357054      0.99%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              672130      1.86%     98.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              393160      1.09%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               93199      0.26%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78623      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        36106325                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.300724                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 319200                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             638380                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       313496                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            341390                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                25                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              171                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                20252                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6881911                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10917090                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60549                       # number of misc regfile writes
system.cpu.numCycles                         36188943                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 4996793                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5663091                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   723292                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      2                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              28240449                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10915936                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6057142                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1326954                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               28960467                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  14628                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              29029799                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   394032                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         24245030                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14859                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                596                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   2954042                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            194                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           320406                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     46270280                       # The number of ROB reads
system.cpu.rob.rob_writes                    21768288                       # The number of ROB writes
system.cpu.timesIdled                            3793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   317835                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   64498                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       658400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1447942                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       794305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1589704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             64                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                975                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       657507                       # Transaction distribution
system.membus.trans_dist::CleanEvict              893                       # Transaction distribution
system.membus.trans_dist::ReadExReq            788443                       # Transaction distribution
system.membus.trans_dist::ReadExResp           788440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           975                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           124                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2237357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2237357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     92603008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92603008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            789542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  789542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              789542                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4109457500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4040243500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             22.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1446446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5267                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1058                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           788452                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          788446                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5331                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1492                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          124                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        15929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2369168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2385097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       678272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101048000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101726272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          658466                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42080576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1453865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007277                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1453788     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     77      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1453865                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1589056000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1184971495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7996500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1382                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5857                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4475                       # number of overall hits
system.l2.overall_hits::.cpu.data                1382                       # number of overall hits
system.l2.overall_hits::total                    5857                       # number of overall hits
system.l2.demand_misses::.cpu.inst                856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             788562                       # number of demand (read+write) misses
system.l2.demand_misses::total                 789418                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               856                       # number of overall misses
system.l2.overall_misses::.cpu.data            788562                       # number of overall misses
system.l2.overall_misses::total                789418                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67716500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  98340726000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      98408442500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67716500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  98340726000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     98408442500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           789944                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               795275                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          789944                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              795275                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.160570                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998251                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992635                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.160570                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998251                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992635                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79108.060748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124708.933476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124659.486482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79108.060748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124708.933476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124659.486482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              657509                       # number of writebacks
system.l2.writebacks::total                    657509                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        788562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            789418                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       788562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           789418                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  90455146000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  90514302500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  90455146000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  90514302500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.160570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992635                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.160570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992635                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69108.060748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 114708.984202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114659.537153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69108.060748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 114708.984202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114659.537153                       # average overall mshr miss latency
system.l2.replacements                         658466                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       788937                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           788937                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       788937                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       788937                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5254                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5254                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          788443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              788443                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  98330178500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   98330178500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        788452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            788452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124714.378211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124714.378211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       788443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         788443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  90445788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  90445788500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114714.428944                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114714.428944                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67716500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.160570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.160570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79108.060748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79108.060748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59156500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59156500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.160570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69108.060748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69108.060748                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10547500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10547500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.079759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079759                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88634.453782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88634.453782                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9357500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9357500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78634.453782                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78634.453782                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          124                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             124                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          124                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          124                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2408500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2408500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19423.387097                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19423.387097                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 121908.957604                       # Cycle average of tags in use
system.l2.tags.total_refs                     1589563                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    789538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.013282                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.806702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       105.604453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     121787.546449                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.929165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.930092                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        37871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        89044                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13507066                       # Number of tag accesses
system.l2.tags.data_accesses                 13507066                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       50467968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50522752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     42080448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42080448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          788562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              789418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       657507                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             657507                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3027665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2789137599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2792165264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3027665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3027665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2325597093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2325597093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2325597093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3027665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2789137599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5117762357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    657507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    788562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000015932250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1672393                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             619810                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      789418                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     657507                       # Number of write requests accepted
system.mem_ctrls.readBursts                    789418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   657507                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            40995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  41832938750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3947090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             56634526250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52992.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71742.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   651952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  553220                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                789418                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               657507                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  124005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  109274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   96313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   91453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   87745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   87496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  41671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  43829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  47412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 116306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  76262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       241714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    383.090495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   274.872304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.029686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37927     15.69%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49504     20.48%     36.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46063     19.06%     55.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23877      9.88%     65.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20330      8.41%     73.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19306      7.99%     81.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29249     12.10%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7271      3.01%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8187      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       241714                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.519361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.905202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    647.709662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        40441    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            37339     92.33%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              541      1.34%     93.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              715      1.77%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              428      1.06%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              263      0.65%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              859      2.12%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              281      0.69%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50522752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42078464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50522752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42080448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2792.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2325.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2792.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2325.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   18.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18094453500                       # Total gap between requests
system.mem_ctrls.avgGap                      12505.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     50467968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42078464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3027665.274869468994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2789137598.693479061127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2325487446.565512657166                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       788562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       657507                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23920750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  56610605500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 424479397250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27944.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     71789.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    645589.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            857271240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            455642880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2815916040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1714728240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1427808720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7661684070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        496332480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15429383670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        852.712638                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1190961750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    603980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16299528750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            868623840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            461661750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2820528480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1717296480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1427808720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7733866020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        435547680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15465332970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        854.699394                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1030839000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    603980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16459651500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1714182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1714182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1714182                       # number of overall hits
system.cpu.icache.overall_hits::total         1714182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5826                       # number of overall misses
system.cpu.icache.overall_misses::total          5826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    145609000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145609000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    145609000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145609000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1720008                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1720008                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1720008                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1720008                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24992.962582                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24992.962582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24992.962582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24992.962582                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5267                       # number of writebacks
system.cpu.icache.writebacks::total              5267                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          495                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          495                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          495                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5331                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5331                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5331                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5331                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    124326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    124326000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124326000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003099                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003099                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003099                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003099                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23321.328081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23321.328081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23321.328081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23321.328081                       # average overall mshr miss latency
system.cpu.icache.replacements                   5267                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1714182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1714182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    145609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1720008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1720008                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24992.962582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24992.962582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          495                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5331                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    124326000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124326000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23321.328081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23321.328081                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.990746                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1719513                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            322.549803                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.990746                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3445347                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3445347                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3489793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3489793                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3489857                       # number of overall hits
system.cpu.dcache.overall_hits::total         3489857                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2996697                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2996697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2996702                       # number of overall misses
system.cpu.dcache.overall_misses::total       2996702                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 328900539000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 328900539000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 328900539000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 328900539000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6486490                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6486490                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6486559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6486559                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.461991                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.461991                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.461986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.461986                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 109754.352542                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109754.352542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109754.169417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109754.169417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       788937                       # number of writebacks
system.cpu.dcache.writebacks::total            788937                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2206633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2206633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2206633                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2206633                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       790064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       790064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       790069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       790069                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 100502692500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 100502692500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 100503111000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100503111000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121801                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121801                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121801                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127208.292619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127208.292619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127208.017274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127208.017274                       # average overall mshr miss latency
system.cpu.dcache.replacements                 789038                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        16467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2195                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        18662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        18662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.117619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.117619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22916.173121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22916.173121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28265500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28265500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.079627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.079627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19021.197847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19021.197847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3473306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3473306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2994401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2994401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 328847007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 328847007000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6467707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6467707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.462977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.462977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109820.630904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109820.630904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2205924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2205924                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       788477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       788477                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 100471297000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 100471297000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.121910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.121910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 127424.512066                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 127424.512066                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           69                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.072464                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       418500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       418500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.072464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           20                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          101                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      3231000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      3231000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          121                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.834711                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31990.099010                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31990.099010                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          101                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      3130000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      3130000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.834711                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30990.099010                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30990.099010                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007576                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.130904                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4280150                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            790062                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.417486                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.130904                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995245                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13763644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13763644                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18094470500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  18094470500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
