
---------- Begin Simulation Statistics ----------
simSeconds                                   0.053419                       # Number of seconds simulated (Second)
simTicks                                  53419463000                       # Number of ticks simulated (Tick)
finalTick                                 53419463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    183.16                       # Real time elapsed on the host (Second)
hostTickRate                                291649678                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648892                       # Number of bytes of host memory used (Byte)
simInsts                                     48412115                       # Number of instructions simulated (Count)
simOps                                       86497722                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   264311                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     472244                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          121420                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.017592                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.327745                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      121011     99.66%     99.66% |          72      0.06%     99.72% |         110      0.09%     99.81% |         141      0.12%     99.93% |          84      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            121420                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28652083                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.375166                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.248145                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.794160                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20998197     73.29%     73.29% |     6872153     23.98%     97.27% |      651777      2.27%     99.55% |       87152      0.30%     99.85% |       26495      0.09%     99.94% |       10569      0.04%     99.98% |        2855      0.01%     99.99% |        1565      0.01%    100.00% |        1320      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28652083                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28959396                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.196874                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.016799                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.494030                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28915138     99.85%     99.85% |       39053      0.13%     99.98% |        3581      0.01%     99.99% |         807      0.00%    100.00% |         568      0.00%    100.00% |         201      0.00%    100.00% |          21      0.00%    100.00% |          20      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28959396                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28898430                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.010658                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007401                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.108389                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28898413    100.00%    100.00% |           7      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28898430                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        60966                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    89.465194                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    82.981267                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    42.191882                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       16711     27.41%     27.41% |       39050     64.05%     91.46% |        3581      5.87%     97.34% |         807      1.32%     98.66% |         568      0.93%     99.59% |         201      0.33%     99.92% |          21      0.03%     99.96% |          20      0.03%     99.99% |           7      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        60966                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        60966                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000919                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.079359                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       60957     99.99%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |           3      0.00%     99.99% |           0      0.00%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         60966                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        60454                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.034406                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.456980                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       60054     99.34%     99.34% |          71      0.12%     99.46% |         109      0.18%     99.64% |         138      0.23%     99.86% |          80      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         60454                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9055976      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8688365      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11215056      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           60966      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        60455      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        60454      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         39160      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2603      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        19204      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9016816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8685762      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11195852      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        60455      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        60454      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        41762      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        19204      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         60966      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         60455      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        60966      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        60454      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        60966      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        60455      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        60966      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        60454      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        60966                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    89.465194                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    82.981267                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    42.191882                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       16711     27.41%     27.41% |       39050     64.05%     91.46% |        3581      5.87%     97.34% |         807      1.32%     98.66% |         568      0.93%     99.59% |         201      0.33%     99.92% |          21      0.03%     99.96% |          20      0.03%     99.99% |           7      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        60966                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        60965                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9055976                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.393702                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.019360                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     6.697668                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9030125     99.71%     99.71% |       22400      0.25%     99.96% |        2134      0.02%     99.99% |         691      0.01%     99.99% |         440      0.00%    100.00% |         147      0.00%    100.00% |          15      0.00%    100.00% |          17      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9055976                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            2                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           19                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9016816                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000010                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000002                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.012562                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9016808    100.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9016816                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        39160                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    92.043437                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    84.252693                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    46.052157                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       13309     33.99%     33.99% |       22400     57.20%     91.19% |        2134      5.45%     96.64% |         691      1.76%     98.40% |         440      1.12%     99.53% |         147      0.38%     99.90% |          15      0.04%     99.94% |          17      0.04%     99.98% |           7      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        39160                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748696                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.166027                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019444                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     3.813097                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10731397     99.84%     99.84% |       15827      0.15%     99.99% |        1225      0.01%    100.00% |          94      0.00%    100.00% |         107      0.00%    100.00% |          42      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748696                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10729919                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.016698                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.011626                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.133056                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10729913    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10729919                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        18777                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    86.498482                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    82.978003                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    31.916630                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        1479      7.88%      7.88% |       15826     84.28%     92.16% |        1225      6.52%     98.68% |          94      0.50%     99.19% |         107      0.57%     99.76% |          42      0.22%     99.98% |           3      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        18777                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8688364                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.021620                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001261                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.440788                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8687497     99.99%     99.99% |         642      0.01%    100.00% |         174      0.00%    100.00% |          17      0.00%    100.00% |          18      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8688364                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            2                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           19                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8685762                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000003                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000001                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.006411                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8685759    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8685762                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2602                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    73.180246                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.968959                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.516988                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1735     66.68%     66.68% |         642     24.67%     91.35% |         174      6.69%     98.04% |          17      0.65%     98.69% |          18      0.69%     99.39% |          11      0.42%     99.81% |           3      0.12%     99.92% |           2      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2602                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466360                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.350800                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215151                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.807275                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466119     99.95%     99.95% |         184      0.04%     99.99% |          48      0.01%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466360                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       465933                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.276239                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210553                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.491370                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      465927    100.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       465933                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          427                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    82.709602                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    76.114377                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    41.502587                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         188     44.03%     44.03% |         182     42.62%     86.65% |          48     11.24%     97.89% |           5      1.17%     99.06% |           3      0.70%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          427                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        39160                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    92.043437                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    84.252693                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    46.052157                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       13309     33.99%     33.99% |       22400     57.20%     91.19% |        2134      5.45%     96.64% |         691      1.76%     98.40% |         440      1.12%     99.53% |         147      0.38%     99.90% |          15      0.04%     99.94% |          17      0.04%     99.98% |           7      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        39160                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        18777                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    86.498482                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    82.978003                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    31.916630                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        1479      7.88%      7.88% |       15826     84.28%     92.16% |        1225      6.52%     98.68% |          94      0.50%     99.19% |         107      0.57%     99.76% |          42      0.22%     99.98% |           3      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        18777                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2602                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    73.180246                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.968959                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.516988                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1735     66.68%     66.68% |         642     24.67%     91.35% |         174      6.69%     98.04% |          17      0.65%     98.69% |          18      0.69%     99.39% |          11      0.42%     99.81% |           3      0.12%     99.92% |           2      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2602                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          427                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    82.709602                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    76.114377                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    41.502587                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         188     44.03%     44.03% |         182     42.62%     86.65% |          48     11.24%     97.89% |           5      1.17%     99.06% |           3      0.70%     99.77% |           1      0.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          427                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       121420                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.017592                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.327745                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1       121011     99.66%     99.66% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3           72      0.06%     99.72% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          110      0.09%     99.81% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          141      0.12%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           84      0.07%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       121420                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28898430                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        60967                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28959397                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001132                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.372374                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.542118                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.016998                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004546                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999888                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001141                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.023418                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001132                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.813832                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002273                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10000.438342                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002273                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.008817                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001141                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998708                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002783                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998727                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        121934                       (Unspecified)
system.caches.network.msg_byte.Control         975472                       (Unspecified)
system.caches.network.msg_count.Data           120910                       (Unspecified)
system.caches.network.msg_byte.Data           8705520                       (Unspecified)
system.caches.network.msg_count.Response_Data       121932                       (Unspecified)
system.caches.network.msg_byte.Response_Data      8779104                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       120908                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       967264                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.002273                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8000.438829                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.001132                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.744972                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.001141                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.026264                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.568243                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        60967                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       487736                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        60455                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      4352760                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        60966                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      4389552                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        60454                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       483632                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001132                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.558692                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001141                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.024860                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007190                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7000.439053                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.570155                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        60966                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      4389552                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        60454                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       483632                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.566331                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        60967                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       487736                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        60455                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      4352760                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.568243                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        60967                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       487736                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        60455                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      4352760                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        60966                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      4389552                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        60454                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       483632                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002273                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9000.438567                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001151                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.931215                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001142                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.027630                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.566331                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        60967                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       487736                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        60455                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      4352760                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.570155                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        60966                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      4389552                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        60454                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       483632                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         53419464                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        98419753                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917787                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95421338                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2271                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12839812                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15234264                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 121                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            53342673                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.788837                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.038331                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22232140     41.68%     41.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8392268     15.73%     57.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4890161      9.17%     66.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6614988     12.40%     78.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3394117      6.36%     85.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4338084      8.13%     93.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2476498      4.64%     98.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    757428      1.42%     99.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    246989      0.46%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              53342673                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   64773     11.45%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     52      0.01%     11.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    910      0.16%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   29      0.01%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 2      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 492292     87.00%     98.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7369      1.30%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               244      0.04%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              178      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1594707      1.67%      1.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55365754     58.02%     59.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1933      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37383      0.04%     59.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104392      2.21%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262432      0.28%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.27%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7174      0.01%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275561      0.29%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14986      0.02%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406691      0.43%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1105      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655372      0.69%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393264      0.41%     64.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458755      0.48%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19561983     20.50%     85.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9726043     10.19%     95.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706202      2.84%     98.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454370      1.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95421338                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.786265                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              565856                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005930                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                224118828                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               101825826                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84452712                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20634648                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10354374                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313460                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    84074526                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10317961                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149568                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1992977                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                       567746                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   99337540                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      819                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     23080838                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11575469                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917783                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10423                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                       553232                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3357                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72638                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75992                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148630                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94949682                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22141325                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    471656                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33181381                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7155966                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11040056                       # Number of stores executed (Count)
system.cpu.numRate                           1.777436                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94849518                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94766172                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      68360301                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110400974                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.774001                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.619200                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1764                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           76791                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48412115                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86497722                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.103432                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.103432                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.906264                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.906264                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  148257902                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  66141803                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154922                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8327819                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19976353                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20211808                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48644774                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       23080838                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11575469                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7986850                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2238643                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7741429                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2887309                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146592                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4385082                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4382432                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999396                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592212                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6447                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4052                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2395                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          624                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12830164                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146325                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     51666889                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.674142                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.480618                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24344254     47.12%     47.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11252339     21.78%     68.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4371918      8.46%     77.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3764540      7.29%     84.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          755807      1.46%     86.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1037846      2.01%     88.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          499190      0.97%     89.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1127631      2.18%     91.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4513364      8.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     51666889                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48412115                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86497722                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064628                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19315810                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508045                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299466                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79287023                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585648                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587357      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49845554     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102039      2.43%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273295      0.32%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13164      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404782      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          429      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614585     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295968     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701225      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86497722                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4513364                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  6724067                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              31429050                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14029154                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1010834                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149568                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4324412                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   811                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              101360487                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3756                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8799843                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       59685392                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7741429                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5978696                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      44372775                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  300726                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  638                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4108                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           79                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14867                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8689026                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 42488                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           53342673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.933853                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.107204                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 36314973     68.08%     68.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   860695      1.61%     69.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   861331      1.61%     71.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1368007      2.56%     73.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1548336      2.90%     76.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1807608      3.39%     80.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   960833      1.80%     81.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1494011      2.80%     84.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8126879     15.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             53342673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.144918                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.117297                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11473818                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3765028                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10232                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3357                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 826651                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    992                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.025410                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.216384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19167497     99.23%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  524      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1351      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                16390      0.08%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                18988      0.10%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                35230      0.18%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                20186      0.10%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14163      0.07%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                21513      0.11%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1832      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                318      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                488      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               7397      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1145      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1146      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1376      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                878      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                746      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                925      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                506      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                350      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                147      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                145      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 50      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                297      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                305      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                277      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                380      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                179      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                172      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              909      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              561                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19315810                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22139092                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11040059                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      8036                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       760                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8689628                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       858                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149568                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7425555                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2659181                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       25538240                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14284782                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3285347                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              100625251                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9616                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 236516                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1529670                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  29752                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             131                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           105563928                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   245102738                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                160100065                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10185671                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87699723                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17864191                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  917869                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              917844                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7796861                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        146472896                       # The number of ROB reads (Count)
system.cpu.rob.writes                       200331889                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48412115                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86497722                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    121150.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000448374000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3759                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3760                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               180593                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               56726                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        60966                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       60455                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      60966                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     60455                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     271                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  60966                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 60455                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    46870                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    12467                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1051                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      199                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     131                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    3312                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3659                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3760                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3790                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    3807                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    3791                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    3798                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    3801                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    3808                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    3902                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    3860                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    3790                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    3791                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    3778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    3765                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    3765                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.142287                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.020457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       7.672619                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15             186      4.95%      4.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31           3573     95.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::480-495            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3760                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3759                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.073956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.069725                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.383758                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              3618     96.25%     96.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                13      0.35%     96.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               121      3.22%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.13%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3759                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    17344                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3901824                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3869120                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               73041243.41347273                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               72429032.09266630                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    53419453000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      439952.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      3884480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      3867392                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 72716567.742360115051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 72396684.332075744867                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        60966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        60455                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   3104561000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1288002791500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     50922.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  21305149.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      3901824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3901824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      3869120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3869120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        60966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            60966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        60455                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           60455                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     73041243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           73041243                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     72429032                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          72429032                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    145470276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         145470276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 60695                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                60428                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3856                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3846                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3652                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3501                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         4442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         4437                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3192                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          3672                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4046                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          3839                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3736                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3601                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4451                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4375                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3492                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         3179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1966529750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              303475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3104561000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 32400.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            51150.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                18722                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               51337                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.96                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        51053                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   151.783284                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    92.783148                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   234.297121                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        39251     76.88%     76.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5242     10.27%     87.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1762      3.45%     90.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          817      1.60%     92.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          500      0.98%     93.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          344      0.67%     93.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          317      0.62%     94.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          240      0.47%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2580      5.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        51053                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3884480                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             3867392                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                72.716568                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                72.396684                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.57                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                57.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        187310760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         99535260                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       220161900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      160321860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4216430400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9200417880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12765353760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    26849531820                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    502.617030                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  32979571500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1783600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  18656291500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        177279060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         94207080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       213200400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      155086200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4216430400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9174383700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  12787277280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    26817864120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    502.024218                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  33033620500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1783600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  18602242500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  53419463000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
