/*
 * Instance header file for PIC32CK2051SG01144
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2023-11-16T06:44:02Z */
#ifndef _PIC32CKSG01_CAN0_INSTANCE_
#define _PIC32CKSG01_CAN0_INSTANCE_


/* ========== Instance Parameter definitions for CAN0 peripheral ========== */
#define CAN0_DMAC_ID_DEBUG                       (68)       /* DMA CAN Debug Req */
#define CAN0_ECC_BERR_IMPLEMENTED                (0)        /* ECC error */
#define CAN0_EXT_TSTAMP_IMPLEMENTED              (0)        /* External time stamp */
#define CAN0_GCLK_ID                             (39)       /* Index of Generic Clock */
#define CAN0_INSTANCE_ID                         (79)       /* Instance index for CAN0 */
#define CAN0_MCLK_ID_AHB                         (13)       /* Index for CAN0 AHB clock */
#define CAN0_MSG_RAM_ADDR                        (0x20)     /* 8-bits MSB */
#define CAN0_PAC_ID                              (79)       /* Index for CAN0 registers write protection */
#define CAN0_RXD_SYNC_METHOD                     (0)        /* RXD Synchronization Method */

#endif /* _PIC32CKSG01_CAN0_INSTANCE_ */
