// Seed: 603274437
module module_0 (
    input  wand  id_0,
    output uwire id_1
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_9 = 32'd26
) (
    input wor id_0,
    output wor _id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri id_8,
    input tri _id_9,
    input supply1 id_10,
    output wire id_11,
    input wire id_12
    , id_17,
    input tri1 id_13,
    input uwire id_14,
    output wand id_15
);
  wire [id_9 : ""] id_18;
  logic [id_1 : id_9  ===  1] id_19 = -1;
  wire \id_20 ;
  ;
  wire id_21;
  assign id_18 = id_17;
  module_0 modCall_1 (
      id_3,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
