\hypertarget{struct_a_d_c___init_type_def}{}\doxysection{ADC\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_a_d_c___init_type_def}\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}}


Structure definition of ADC and regular group initialization.  




{\ttfamily \#include $<$stm32f1xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}{Data\+Align}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}{Scan\+Conv\+Mode}}
\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{struct_a_d_c___init_type_def_acb089820ffd05cfa35a3b0b89b7945fd}{Continuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}{Nbr\+Of\+Conversion}}
\item 
\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} \mbox{\hyperlink{struct_a_d_c___init_type_def_aa314a1478944f8457d9c9e423719d893}{Discontinuous\+Conv\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}{Nbr\+Of\+Disc\+Conversion}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}{External\+Trig\+Conv}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure definition of ADC and regular group initialization. 

\begin{DoxyNote}{Note}
Parameters of this structure are shared within 2 scopes\+:
\begin{DoxyItemize}
\item Scope entire ADC (affects regular and injected groups)\+: Data\+Align, Scan\+Conv\+Mode.
\item Scope regular group\+: Continuous\+Conv\+Mode, Nbr\+Of\+Conversion, Discontinuous\+Conv\+Mode, Nbr\+Of\+Disc\+Conversion, External\+Trig\+Conv\+Edge, External\+Trig\+Conv. 
\end{DoxyItemize}

The setting of these parameters with function \mbox{\hyperlink{group___a_d_c___exported___functions___group1_ga33ddb73d4880bd425aaa43c5c52bb13a}{HAL\+\_\+\+ADC\+\_\+\+Init()}} is conditioned to ADC state. ADC can be either disabled or enabled without conversion on going on regular group. 
\end{DoxyNote}


Definition at line 53 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___init_type_def_acb089820ffd05cfa35a3b0b89b7945fd}\label{struct_a_d_c___init_type_def_acb089820ffd05cfa35a3b0b89b7945fd}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ContinuousConvMode@{ContinuousConvMode}}
\index{ContinuousConvMode@{ContinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ContinuousConvMode}{ContinuousConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} Continuous\+Conv\+Mode}

Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group, after the selected trigger occurred (software start or external trigger). This parameter can be set to ENABLE or DISABLE. 

Definition at line 69 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}\label{struct_a_d_c___init_type_def_afe646b2571044212378bf5f722544359}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DataAlign@{DataAlign}}
\index{DataAlign@{DataAlign}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DataAlign}{DataAlign}}
{\footnotesize\ttfamily uint32\+\_\+t Data\+Align}

Specifies ADC data alignment to right (MSB on register bit 11 and LSB on register bit 0) (default setting) or to left (if regular group\+: MSB on register bit 15 and LSB on register bit 4, if injected group (MSB kept as signed value due to potential negative value after offset application)\+: MSB on register bit 14 and LSB on register bit 3). This parameter can be a value of \mbox{\hyperlink{group___a_d_c___data__align}{ADC data alignment}} 

Definition at line 55 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_aa314a1478944f8457d9c9e423719d893}\label{struct_a_d_c___init_type_def_aa314a1478944f8457d9c9e423719d893}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!DiscontinuousConvMode@{DiscontinuousConvMode}}
\index{DiscontinuousConvMode@{DiscontinuousConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DiscontinuousConvMode}{DiscontinuousConvMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} Discontinuous\+Conv\+Mode}

Specifies whether the conversions sequence of regular group is performed in Complete-\/sequence/\+Discontinuous-\/sequence (main sequence subdivided in successive parts). Discontinuous mode is used only if sequencer is enabled (parameter \textquotesingle{}Scan\+Conv\+Mode\textquotesingle{}). If sequencer is disabled, this parameter is discarded. Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded. This parameter can be set to ENABLE or DISABLE. 

Definition at line 75 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}\label{struct_a_d_c___init_type_def_a3f4a71424165638d6621d75a351cb5e0}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ExternalTrigConv@{ExternalTrigConv}}
\index{ExternalTrigConv@{ExternalTrigConv}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ExternalTrigConv}{ExternalTrigConv}}
{\footnotesize\ttfamily uint32\+\_\+t External\+Trig\+Conv}

Selects the external event used to trigger the conversion start of regular group. If set to ADC\+\_\+\+SOFTWARE\+\_\+\+START, external triggers are disabled. If set to external trigger source, triggering is on event rising edge. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___external__trigger__source___regular}{ADC External trigger selection for regular group}} 

Definition at line 82 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}\label{struct_a_d_c___init_type_def_acc137bdcf502c586925ad8e99628b03f}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfConversion@{NbrOfConversion}}
\index{NbrOfConversion@{NbrOfConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfConversion}{NbrOfConversion}}
{\footnotesize\ttfamily uint32\+\_\+t Nbr\+Of\+Conversion}

Specifies the number of ranks that will be converted within the regular group sequencer. To use regular group sequencer and convert several ranks, parameter \textquotesingle{}Scan\+Conv\+Mode\textquotesingle{} must be enabled. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16. 

Definition at line 72 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}\label{struct_a_d_c___init_type_def_a32f3fefba15f525dfc9b9d2cd8a5f9df}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!NbrOfDiscConversion@{NbrOfDiscConversion}}
\index{NbrOfDiscConversion@{NbrOfDiscConversion}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfDiscConversion}{NbrOfDiscConversion}}
{\footnotesize\ttfamily uint32\+\_\+t Nbr\+Of\+Disc\+Conversion}

Specifies the number of discontinuous conversions in which the main sequence of regular group (parameter Nbr\+Of\+Conversion) will be subdivided. If parameter \textquotesingle{}Discontinuous\+Conv\+Mode\textquotesingle{} is disabled, this parameter is discarded. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 8. 

Definition at line 79 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}\label{struct_a_d_c___init_type_def_a67902b5cdd3d1aa4af49654409412a08}} 
\index{ADC\_InitTypeDef@{ADC\_InitTypeDef}!ScanConvMode@{ScanConvMode}}
\index{ScanConvMode@{ScanConvMode}!ADC\_InitTypeDef@{ADC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{ScanConvMode}{ScanConvMode}}
{\footnotesize\ttfamily uint32\+\_\+t Scan\+Conv\+Mode}

Configures the sequencer of regular and injected groups. This parameter can be associated to parameter \textquotesingle{}Discontinuous\+Conv\+Mode\textquotesingle{} to have main sequence subdivided in successive parts. If disabled\+: Conversion is performed in single mode (one channel converted, the one defined in rank 1). Parameters \textquotesingle{}Nbr\+Of\+Conversion\textquotesingle{} and \textquotesingle{}Injected\+Nbr\+Of\+Conversion\textquotesingle{} are discarded (equivalent to set to 1). If enabled\+: Conversions are performed in sequence mode (multiple ranks defined by \textquotesingle{}Nbr\+Of\+Conversion\textquotesingle{}/\textquotesingle{}Injected\+Nbr\+Of\+Conversion\textquotesingle{} and each channel rank). Scan direction is upward\+: from rank1 to rank \textquotesingle{}n\textquotesingle{}. This parameter can be a value of \mbox{\hyperlink{group___a_d_c___scan__mode}{ADC scan mode}} Note\+: For regular group, this parameter should be enabled in conversion either by polling (HAL\+\_\+\+ADC\+\_\+\+Start with Discontinuous mode and Nbr\+Of\+Disc\+Conversion=1) or by DMA (HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+DMA), but not by interruption (HAL\+\_\+\+ADC\+\_\+\+Start\+\_\+\+IT)\+: in scan mode, interruption is triggered only on the the last conversion of the sequence. All previous conversions would be overwritten by the last one. Injected group used with scan mode has not this constraint\+: each rank has its own result register, no data is overwritten. 

Definition at line 58 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f1xx__hal__adc_8h}{stm32f1xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
