<!-- Profile Card Layout -->
<div align="center" style="background-color:#0d1117; border-radius:12px; padding:20px; color:white;">

  <h1>Yash Siddhapura</h1>
  <p>Electronics Engineering student passionate about RTL design and verification.</p>

  <!-- Contact Icons -->
  <p>
    <a href="mailto:siddhapurayash09@gmail.com"><img src="https://img.shields.io/badge/Email-D14836?style=flat&logo=gmail&logoColor=white"></a>
    <a href="https://www.linkedin.com/in/siddhapurayash/"><img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=flat&logo=linkedin&logoColor=white"></a>
    <a href="https://github.com/Siddhapura-Yash"><img src="https://img.shields.io/badge/GitHub-171515?style=flat&logo=github&logoColor=white"></a>
  </p>

  ---

  ### Skills
  <p>
    <img src="https://img.shields.io/badge/Verilog-000000?style=for-the-badge&logo=verilog&logoColor=white">
    <img src="https://img.shields.io/badge/SystemVerilog-1f6feb?style=for-the-badge&logoColor=white">
    <img src="https://img.shields.io/badge/VHDL-4CAF50?style=for-the-badge&logoColor=white">
    <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white">
    <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white">
  </p>

  ### Tools
  <p>
    <img src="https://img.shields.io/badge/Xilinx%20Vivado-000000?style=for-the-badge">
    <img src="https://img.shields.io/badge/Quartus-0071C5?style=for-the-badge&logo=intel&logoColor=white">
    <img src="https://img.shields.io/badge/ModelSim-1f6feb?style=for-the-badge">
    <img src="https://img.shields.io/badge/Proteus-00457C?style=for-the-badge">
    <img src="https://img.shields.io/badge/EDA%20Playground-555555?style=for-the-badge">
  </p>

  ### Most Used Languages
  <p align="left">
    <b>Verilog</b> ▓▓▓▓▓▓▓▓▓▓▓▓▓▓▓▓ 45.3%<br>
    <b>HTML</b> ▓▓▓▓▓▓▓▓ 30.1%<br>
    <b>C</b> ▓▓▓ 24.6%
  </p>
</div>
