(S (NP (DT The) (NNP SRAM) (NN cell)) (VP (VBZ is) (VP (VBN made) (PRT (IN up)) (PP (IN of) (NP (NP (NN latch)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ ensures) (SBAR (IN that) (S (NP (DT the) (NN cell) (NNS data)) (VP (VBZ is) (VP (VBN preserved) (ADVP (ADVP (RB as) (RB long)) (SBAR (IN as) (S (S (NP (NN power)) (VP (VBZ is) (VP (VBN turned) (PRT (IN on))))) (CC and) (S (NP (JJ refresh) (NN operation)) (VP (VBZ is) (RB not) (VP (VBN required) (PP (IN for) (NP (DT the) (NNP SRAM) (NN cell)))))))))))))))))))) (. .))
(S (NP (NNP SRAM)) (VP (VBZ is) (VP (ADVP (RB widely)) (VBN used) (PP (IN for) (NP (JJ on-chip) (NN cache) (NN memory))) (PP (IN in) (NP (NP (NNS microprocessors)) (, ,) (NP (NN game) (NN software)) (, ,) (NP (NNS computers)) (, ,) (NP (NNS workstations)) (, ,) (NP (JJ portable) (NN handheld) (NNS devices)))) (PP (JJ due) (TO to) (NP (NP (JJ high) (NNS data) (NN speed)) (, ,) (NP (JJ low) (NN power) (NN consumption)) (, ,) (NP (JJ low) (NN voltage) (NN supply)) (, ,) (NP (NP (JJ no-refresh)) (VP (VBN needed))))))) (. .))
(S (ADVP (RB Therefore)) (, ,) (S (VP (TO to) (VP (VB build) (NP (DT a) (JJ reliable) (NN cache/memory))))) (, ,) (NP (NP (DT the) (NN individual) (NN cell)) (PRN (-LRB- -LRB-) (NP (NNP SRAM)) (-RRB- -RRB-))) (VP (MD must) (VP (VB be) (VP (VBN designed) (S (VP (TO to) (VP (VB have) (NP (NP (JJ high) (NNP Static) (NNP Noise) (NNP Margin)) (PRN (-LRB- -LRB-) (NP (NNP SNM)) (-RRB- -RRB-))))))))) (. .))
(S (PP (IN In) (NP (JJ sub-threshold) (NN region))) (, ,) (NP (JJ conventional) (JJ 6T-cell) (NNP SRAM)) (VP (NNS experiences) (NP (NP (JJ poor) (NN read) (CC and) (JJ write) (NN ability)) (, ,) (CC and) (NP (NP (NN reduction)) (PP (IN in) (NP (DT the) (NNP SNM))) (PP (IN at) (NP (NP (NP (JJ various) (NN fluctuation)) (PP (IN of) (NP (DT the) (JJ threshold) (NN voltage)))) (, ,) (NP (NN supply) (NN voltage) (RP down) (NN scaling)) (, ,) (CC and) (NP (NP (NN technology) (NN scaling)) (PP (IN in) (NP (NP (JJ nano-meter) (NNS ranges)) (PRN (-LRB- -LRB-) (NP (CD 180nm) (, ,) (CD 90nm) (, ,) (CD 45nm) (, ,) (CD 22nm) (, ,) (CD 16nm) (CC and) (CD 10nm)) (-RRB- -RRB-)))))))))) (. .))
(S (ADVP (RB Thus)) (, ,) (NP (RB noise) (NN margin)) (VP (VBZ becomes) (ADJP (JJR worse)) (PP (IN during) (NP (NN read) (CC and) (VB write) (NNS operations))) (PP (VBN compared) (PP (TO to) (NP (NP (VB hold) (NN operation)) (SBAR (WHNP (WDT which)) (S (NP (DT the) (JJ internal) (NN feedback)) (VP (VBZ operates) (ADVP (JJ independent) (PP (IN of) (NP (DT the) (NN access) (NNS transistors))))))))))) (. .))
(S (S (PP (JJ Due) (TO to) (NP (NP (DT these) (NNS limitations)) (PP (IN of) (NP (DT the) (JJ conventional) (CD 6T) (NNP SRAM) (NN cell))))) (, ,) (NP (PRP we)) (VP (VBP have) (VP (VBN proposed) (NP (NP (DT a) (CD 9T) (NN SRAM)) (SBAR (WHNP (WDT that)) (S (VP (MD will) (ADVP (RB drastically)) (VP (VB minimize) (NP (DT these) (NNS limitations)))))))))) (: ;) (S (NP (NP (DT the) (JJ extra) (CD three) (NNS transistors)) (VP (VBD added) (PP (TO to) (NP (DT the) (CD 6T) (NN topology))))) (VP (MD will) (VP (VB improve) (NP (DT the) (NN read) (, ,) (NN hold) (CC and) (JJ write) (NNP SNM))))) (. .))
(S (NP (DT The) (NN design) (CC and) (NN simulation) (NNS results)) (VP (VBD were) (VP (VBN carried) (PRT (RP out)) (S (VP (VBG using) (NP (NNP Cadence) (NNP Virtuoso)) (S (VP (TO to) (VP (VB evaluate) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (CD 6T) (CC and) (CD 9T) (NNP SRAM) (NNS cells))))))))))) (. .))
