INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonco/Desktop/Spring 2019 Classes/Embedded Systems/Lab/lab1/lab-1-submission-JonColella/4/counter_top/counter_top.srcs/sources_1/imports/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonco/Desktop/Spring 2019 Classes/Embedded Systems/Lab/lab1/lab-1-submission-JonColella/4/counter_top/counter_top.srcs/sources_1/imports/Lab 1/2/2/2.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonco/Desktop/Spring 2019 Classes/Embedded Systems/Lab/lab1/lab-1-submission-JonColella/4/counter_top/counter_top.srcs/sources_1/imports/Lab 1/1/clock_div/clock_div.srcs/sources_1/new/divider_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonco/Desktop/Spring 2019 Classes/Embedded Systems/Lab/lab1/lab-1-submission-JonColella/4/counter_top/counter_top.srcs/sources_1/imports/Lab 1/3/fancy_counter/fancy_counter.srcs/sources_1/new/fancy_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fancy_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonco/Desktop/Spring 2019 Classes/Embedded Systems/Lab/lab1/lab-1-submission-JonColella/4/counter_top/counter_top.srcs/sources_1/new/counter_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_top'
