<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: メンバ一覧</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>InOrderCPU メンバ一覧</h1>これは全メンバの一覧です。<a class="el" href="classInOrderCPU.html">InOrderCPU</a>継承メンバも含んでいます。<table>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a6cdf6e6db875a442f3ab6db542bd2bb5">_status</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad1c701dd98d725950e539f84f9faa8ec">activateContext</a>(ThreadID tid, Cycles delay=Cycles(0))</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a067a25ab186d028e9c581a68903f5e32">activateNextReadyContext</a>(Cycles delay=Cycles(0))</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a74bc9652a3caf0d2554213837f7ddb3f">activateNextReadyThread</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caad15fbcf08bb36f7edd64f89e13d76616">ActivateNextReadyThread</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4381feb1878b9c1ea6f5dd3eed8d3197a3bb59ff5e590b6f8be858dae8cd29cf2">ActivateNextReadyThread_Pri</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a9039dad8d295c41b50eba0342e6c11c0">activateStage</a>(const int idx)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a687aa4600423bb30ecf3bb1da6cd6000">activateThread</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caa391f5669603c83ae987a98aa7e9603bf">ActivateThread</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a1bd67266499bbc86c4c378d3e7d9256e">activateThreadInPipeline</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afd3a99df15e8ddc77ec8615ca02fcb4a">activeThreadId</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae8939711cc7f6e9c795d16df91f9f258">activeThreads</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#acaf6f85dd1ae8aa79c075d446098f5b1">activity</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae5ad3ebe67382e7fbc7fddcf48ae9c6c">activityRec</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad7e5c2506873e8dc8c71740ac6dabb23">activityThisCycle</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad6588087f5ab8be4ed4bf3b86cbcd577">addInst</a>(DynInstPtr inst)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a73933add1d7cb3776676ca829cc5e7ed">addToRemoveList</a>(DynInstPtr inst)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a51ed27cba133db18c3a632cf6f04a56e">addToSkedCache</a>(DynInstPtr inst, ThePipeline::RSkedPtr inst_sked)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a91279baac0a912d72511088f03022a74">apic_clk_domain</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ab1f63e202ba966be3f297aa2124537a8">archRegDepMap</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a74d3a6e6aba6f28d4cb2e95b45b75f67">asid</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba9463ee9b8700258a1019b4b9d2d77a30">Blocked</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a0c9de550a32808e6a25b54b6c791d5ab">CCReg</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae25728fd5ca9042b3ef3db1d5f39fccc">ccRegs</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ad79de7771e2fdfe4aa9ba3d4f7e6972c">checker</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afc6b0526014df091373ec2c850508a55">checkForInterrupts</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a39643f756fba31f4194c22164dce65cd">cleanUpRemovedEvents</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a7bc351a2a79efb6dc9f88f8a6a2ed33c">cleanUpRemovedInsts</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afe1814e3fca0fc42be2257c61d7047b3">comBranches</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a2ac44abc59509ccec79a76bb16812848">comFloats</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a0414c26e057889c01ab11e1f0a6cb01b">comInts</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad1256d43890e80b4ef9d1d6fd2ee2286">comLoads</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a45901e46dca5846ddd857aecbee16645">committedInsts</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a16789fd9e4f632e091d740c772094f80">committedOps</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac2b81fdbc0cd90a375b12b796c582cf8">comNonSpec</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a60adec944be46cf99b376a9c146ab51f">comNops</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a371b0215b84c06c3ec41dccbe2a7988b">comStores</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac67c5e8e61fd7fe48edb5d70cb7aa490">contextId</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a558887e3416d99727765dad3be5354d7">coreType</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af68d211cace2daa3df90471d7af93ad8">cpi</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af34f33b8a6a96ac6ee8b68b7ecd34ba9">cpu_id</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#abd8a4a05c67ac6b36a477d4243ce9681">cpu_params</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4381feb1878b9c1ea6f5dd3eed8d3197">CPUEventPri</a> Enum</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a27f6e838bf5d421831ac5e451e61ccce">cpuEventRemoveList</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1ca">CPUEventType</a> Enum</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a431a92852eabc4329954c5f2ad9c5cf5">createBackEndSked</a>(DynInstPtr inst)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ab4e3b37bc6ae8d0dde3a66c9a8b28874">createFaultSked</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a58dbbb906338dea36ff442d23c1e576d">createFrontEndSked</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a8e4a84e6f2b11310fbb12e5b7598947f">dataPort</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a14fe98d2073e51d9684da721ccee155d">dcache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a9c199cadc0aca1c84868beea5d4402e7">dcache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#adc175e76d2117b4ce568744b06f0b7f3">dcache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#adec8c3e8de71e0e066f2104e29ced591">deactivateContext</a>(ThreadID tid, Cycles delay=Cycles(0))</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4d73bea02eaf6f93e267391592556fe7">deactivateStage</a>(const int idx)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad11d9216ad92d9036ebf37844cf6e706">deactivateThread</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caad1ab56a875437119606fffcc25bbd970">DeactivateThread</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aaed212049a9dd45ea37d46403a76713a">default_tracer</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6f7595c08ddf31d6a8646b0e14b28c46">do_checkpoint_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aa517e445b968db5f6e09649460450220">do_quiesce</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a110e001546710f99adde87d1746e9c49">do_statistics_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a91cd9b9d8a8f3793796b9eff33e0ffeb">drainCount</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a8f020d3237536fe007fc488c4125c5d8">drainResume</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a75d388d574fc0e0122be1d7167cba0d3">dstage2_mmu</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6be3ef152e982fb57e224c4a32a431b7">dtb</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a62486d185ddea16fa00d4d02f5c39c98">dtb_walker_cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a59d7ecff5cf16aa1030de804e2ce2933">dtb_walker_cache_bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a09dc4a08ace7d6e74531ffff1ba5d905">dummyBufferInst</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a8f57f75c5150b34b12a0d461a8941704">dummyInst</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a5366ca890575a006d6c51690c157a959">dummyReq</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aee70a76b5dfeedede656757791734420">dummyReqInst</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a102452fdf27d60fc9d2520e37b358be1">dummyTrapInst</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a80587b4fe043bbe1995536cb3b361588">dumpInsts</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af9d0c8a46736ba6aa2d8bb94da1a5e73">DynInstPtr</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae38b3e563def292648d9f34e094f8cc8">endOfSkedIt</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a3e78f2c15e35e19acb51c1a41fc51130">eventNames</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a527f4207ae79fbe77bddd111013c163e">f</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a74928ed9838a0cd492269c937268ec16">faultSked</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a22a54b30ea66b2e4740a1a3d55de098f">fetchPriorityList</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac5d1854609f029a63ef2374408a1e499">findInst</a>(InstSeqNum seq_num, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4d739dee63b39a75eca478db2f8091bf">flattenRegIdx</a>(RegIndex reg_idx, RegClass &amp;reg_type, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a75484259f1855aabc8d74c6eb1cfe186">FloatReg</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aab5eeae86499f9bfe15ef79360eccc64">FloatRegBits</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad85bf1756055c7ee62e445619cdb3750">floatRegs</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a03c10522156687013f75c1bdaa96d04f">frontEndSked</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ac5000747a59175f68c1efa108516eb16">function_trace</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ad9ee026563aba78102ce184249738572">function_trace_start</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a1c1ffb2917eb8fd5d147568b3a9ed49d">genSkedID</a>(DynInstPtr inst)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a67230d0effe2bb65efc346f6bf296bdb">getAndIncrementInstSeq</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aeea6b55ae1c4be53c21dbee434b221d4">getDataPort</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a3c58d1da1d6e12bae2927d14cd7289ad">getDecoderPtr</a>(unsigned tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a295c8ef68d34e6e430da35d8b4b5bd81">getDTBPtr</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a40da530cb5dd380fd7fc0d786e94d5eb">getInstPort</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa2bbcc75bdfc0f2355cd06731e6f5d69">getInterrupts</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aec8d740c4f6e13264bb6bcb0a2f95a5a">getITBPtr</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad382338533a75c038ece93a49091c9ca">getNextEventNum</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4354c88eea8c78cc39d43d8c5f4c6b46">getPipeStage</a>(int stage_num)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a7df535223a2576eed74b77ef2e59a657">globalSeqNum</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ade0430439247877006d7df950f94918a">halt</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac2156e0955d5e1ef6e06cd0e2ab218e4">haltContext</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba185a75df63e845aec97632afd6a34d6a">Halted</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac4a971a8b09e053f4bf9bfcd6748995d">haltedThreads</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a79e607a97980c07fc8d6d0b42a6ee225">haltThread</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caafc4cce6b04821394a15b6531b958f6cc">HaltThread</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a3820de4f7e76b56c6d795f27bf49c097">hwrei</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a6a5c774a90c1d03f1cfc418f4c9876e2">i</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a6a2f1113123f35e7b40563253458e1bc">icache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ada744b98d4371502b5cb7c4f036f1344">icache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ae92a283dea4788c5640b1c3714fc358f">icache_port</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19">Idle</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a42e0f4c18fdb8ef7504f5c45d697fb14">idleCycles</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a411801cd4260db351142d4605f987203">incrInstSeqNum</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a02fd73d861ef2e4aabb38c0c9ff82947">init</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#abde8e8c7dd0ec0e51d67cc1ae67798d3">InOrderCPU</a>(Params *params)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4381feb1878b9c1ea6f5dd3eed8d3197a81856d43a7cea886b3eb88f1392ba3fb">InOrderCPU_Pri</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a202c5d802fb841a0c3faf2f36737ecd8">INST_CONTROL</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a89c9d4d44bcca23c206e33116684b91e">INST_DEST_REGS</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a5b3806af6c911af84cd16d860f4436b2">INST_LOAD</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a079fa8746c9fa2240354d5e9c476bb24">INST_NONSPEC</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ab0689a51017f8422cab595aed96c6a1a">INST_OPCLASS</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aadbdb3acfa734a87e0e26c5da208bf11">INST_SPLIT_DATA</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af24bafb407b963ae82732cf776cf40c4">INST_SRC_REGS</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a85aa6196492bed8f13431a172f09b83b">INST_STORE</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afae6152cf4b3a51162d6e64247c1ac09">instAddr</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a6b50b034099bb08ba363dfacf1ff4955">instDone</a>(DynInstPtr inst, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a407a202e9777af8f3aca683ff7257693">instList</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a170c2f44ce8ed65aee6cf1da2a0e6296">instPort</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a057e08ddcb9e612ce7e273a324fd2a31">instsPerCtxtSwitch</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa5fa9dd1c64f901b65487ef9c44ba4c1">instsPerSwitch</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#abb9c3a7eae9af33c74d2c7da98a171bd">interrupts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#afb28c1e93e4392feb92bba3a13860de6">interrupts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a1355cb78d031430d4d70eb5080267604">IntReg</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a66f502f952354c9e141e6de6fd8c1d17">intRegs</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a6f168a31ee4084b6167d6761a4124014">ipc</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa0d8dc5e214b94342d1f730e4e34ae82">isa</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7834205597f6fdfa3801594ba899afcb">isa_class</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3efa5b96277fd1a9947fc495f93d81aa">istage2_mmu</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa5e706e11748c9fefd1c679848d0bd44">isThreadActive</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a410e64fde8cec544412d687a0904efb1">isThreadReady</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac32ab10fb7199c0ae6000cb07a19b94f">isThreadSuspended</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a05093b507c1f741f2150103b12ac7056">itb</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a37c8156fb7e91e4bb9bc8beeb4333d40">itb_walker_cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#ac92952e9e23988d0e47b6c41632f9795">itb_walker_cache_bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a9d82c31af4135d722ed9d50479787e9a">l2cache</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a2a4351147bb2df83bee5c60edc50165f">lastCommittedPC</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a55a1507086425a12c25953d6061af80c">lastRunningCycle</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a07ac7fa00a59be2904eaa76d4735681e">lastSquashCycle</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a184cb829e22cc656acb41864f68f51ea">ListIt</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a6ef203de76af61b4babb98f152867401">lockAddr</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa062c7f3423632ca66107fdbb9d38131">lockFlag</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa8266c7a3d7b7965c585f9826c0d48f4">lookupSked</a>(DynInstPtr inst)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a5baeef1affeb41d3e04f0d3450d48f0c">max_insts_all_threads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#afa4e8faf201b5d5e4da394405ee84805">max_insts_any_thread</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1ae95047fbaf997fcce9b1fce56e33c8">max_loads_all_threads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#af0e664a8b890f123dd471b9d8f16aa69">max_loads_any_thread</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa295441afc0fa8f449dc1a0cb7c7b994">microPC</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aaf5f073a387db0556d1db4bcc45428bc">MiscReg</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af1caba1f04cf2802d742d1a16b961e79">nextInstAddr</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a5e508adfef98ea6ed53f25edcd5c9397">nextInstSeqNum</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aae470a34ceb26576a60c1e6ed0d6e2e4">nonSpecInstActive</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4ae669709931556f7ab17a0380eed72c">nonSpecSeqNum</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a8e60aca1dc5b29bde283a916f34bc944">numActiveThreads</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caa85f33d9118a810839bc9175f0f351076">NumCPUEvents</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa26707fae717bb36afa9b658f895d8d2">numCtxtSwitches</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a3dc27039752f525298c687220bcf26c2">numSimulatedInsts</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a24f07c8c3ace9a4eaf5679ae790106ea">numSimulatedOps</a>()</td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td><code> [inline, static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#aac03a586f9fcb28bcbe8c3721888fa93">numThreads</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa14874985381292db0aea05d1c8a122c">Params</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a61bb24b7355c86288cba2cd9d51ad1ed">pc</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af486ac7476906f63fc6696b3e76a411b">pcState</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a992a623bd3e0d79c4a361ee71c9d642d">pcState</a>(const TheISA::PCState &amp;newPC, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aae220dcd072e514a6cf72df0abf36d42">pipelineStage</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac3b13f31ae4a2de2b647e09c37a10822">processInterrupts</a>(Fault interrupt)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a02161747f06d401b8553ce7a53854005">profile</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a1446cbc3c813038b4583bfa7ee8cab43">progress_interval</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac48fe45ef23fddfa02b5136cda4c060e">read</a>(DynInstPtr inst, Addr addr, uint8_t *data, unsigned size, unsigned flags)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a958ede16b12c16df2d69b1614381edf1">readCCReg</a>(RegIndex reg_idx, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a65e0754207768ee6d2d6145cb0c5e3a5">readCpuId</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aea9ee1636d5a4ee41fc873ab782096e5">readFloatReg</a>(RegIndex reg_idx, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a29376f1c5a0787ea5f829651454f9205">readFloatRegBits</a>(RegIndex reg_idx, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a01d90b889dc598239bda63243ef365cf">readIntReg</a>(RegIndex reg_idx, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a71d44ee14eeab530a09bc7d68d97ece2">readMiscReg</a>(int misc_reg, ThreadID tid=0)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af2ec8925148a53b9bddefb7fb65a7223">readMiscRegNoEffect</a>(int misc_reg, ThreadID tid=0)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ab5092ae128090a3cac51e6f84c458e62">readRegOtherThread</a>(unsigned misc_reg, ThreadID tid=InvalidThreadID)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afcee8801ebda6ab96f79e89b9618fc31">readyThreads</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a36d25e03e43fa3bb4c5482cbefe5e0fb">RegIndex</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4dc637449366fcdfc4e764cdf12d9b11">regStats</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ada01a7a7568c85b0f98b9f0946be8635">removeInst</a>(DynInstPtr inst)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a2825a91132fe292d64dca3c61fd07410">removeInstsThisCycle</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a79f7e36d4bd89fe4528b665a949a0023">removeInstsUntil</a>(const InstSeqNum &amp;seq_num, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a574cb1bed7660bb2bb6940365f6a3315">removeList</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ace0d67fcac674ca759a8b0bc3acc7a05">removePipelineStalls</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a0ebbdc315d2466b93b663656f9d9ab44">Resource</a> class</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [friend]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a2979f0f9689d1d8615cacdc85c65e11f">resPool</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af9addd340a133c2f4add363a3055b019">runCycles</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb">Running</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a7b7130cac388c6a2fd896ba0f6b7b87a">scheduleCpuEvent</a>(CPUEventType cpu_event, Fault fault, ThreadID tid, DynInstPtr inst, Cycles delay=Cycles(0), CPUEventPri event_pri=InOrderCPU_Pri)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a71eb9ea7b25032de341033111b946dfc">scheduleTickEvent</a>(Cycles delay)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline, private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a54f8b635e27b3a845dd71124a4784951">setCCReg</a>(RegIndex reg_idx, CCReg val, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afb191a3765c6e41fbaf116d196312ad8">setCpuId</a>(int val)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a60a2b6d8c0ac76cc653e44d1f228e173">setFloatReg</a>(RegIndex reg_idx, FloatReg val, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aeb40857aa08ef89112654eb05a7abdec">setFloatRegBits</a>(RegIndex reg_idx, FloatRegBits val, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a2d2e753e619aace6b421a932dd5f257f">setInstSeqNum</a>(ThreadID tid, InstSeqNum seq_num)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae1dce5b4f3b791b6bf420cfba9d5c316">setIntReg</a>(RegIndex reg_idx, uint64_t val, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a9b618db833e56fbb32246fe25716846f">setMiscReg</a>(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ab8dd4afdd4e652ca191b235505691f68">setMiscRegNoEffect</a>(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aeefa734eaa86cd9ffcbd59f4554b32a2">setRegOtherThread</a>(unsigned misc_reg, const MiscReg &amp;val, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a875eebdeba298f450fe84b0a05349afe">simPalCheck</a>(int palFunc, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a30fe1902651549f6e2fe15e9e1431614">simpoint_start_insts</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a27fc31cad7f14b3f31546056efddeaf1a68168ddfb80052045df470955d649258">Single</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ac3bde2239116735c8de364fb6c64df5f">skedCache</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [static]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ade41d453959a2fd39fc8e5ddeea16e0e">SkedCacheIt</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a630137ef811336d3ee312e01adb43991">SkedID</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a27fc31cad7f14b3f31546056efddeaf1ad7ecd51555a027dd07c2d14f123bfe6c">SMT</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ab248e5224d70f89e3a901480b5170d8e">smtCommittedInsts</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a1d87e3c89d12e8b8a87c71af10ece177">smtCpi</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a1ad677a4636a45f2352c8e0e7b2e3b05">smtCycles</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a022f90f00731c9b5399eddfda76c6d6b">smtIpc</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a15fdecad084e8c7e04ac559e4636c87d">socket_id</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a7c7508de9bcbfd4fa1fafd285a8f3930">squashBehindMemStall</a>(int stage_num, InstSeqNum seq_num, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a302751e3ba3d567b01c7446f9227a2da">squashDueToMemStall</a>(int stage_num, InstSeqNum seq_num, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a3b9652a69ff2d5c02c1b696c1007ac9d">squashFromMemStall</a>(DynInstPtr inst, ThreadID tid, Cycles delay=Cycles(0))</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caa1c9193ea2061c0841070f8d302f87220">SquashFromMemStall</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a7a98b3e8dc082558dcf225e49588c70a">squashInstIt</a>(const ListIt inst_it, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a8c48389ee147811c1be413cdd4be4b68">squashSeqNum</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a53bed7b6c73f79636a1c6b918eb08f35">squashThreadInPipeline</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a2dd1ce49bce6a9a8c83156a21ca638a0">StageQueue</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a410cb84ca396b18b7b6cd9b5999bc9c8">stageQueue</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a202139c46c2d06ae2263b4d3bfc27f1a">stageTracing</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a60be67c646e9cf5778b1eb73436194dc">stageWidth</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> Enum</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aed2e2b9af515a66bdde61b85f150856a">suspendContext</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#adee15257888edfe2927ee23593ff44bb">suspendedThreads</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aee7a498a20266fbfbc6aa3f165577b68">suspendThread</a>(ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caac6f9fd02f217ce213280d2e09642e832">SuspendThread</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a121f751814e1a758b12f22303623a3f2">switched_out</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a67a0db04d321a74b7e7fcfd3f1a3f70ba2c25b24188e2b53c8706769167a82779">SwitchedOut</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a27fc31cad7f14b3f31546056efddeaf1af15b471f97b68795dc1ed6ca9cac5ebc">SwitchOnCacheMiss</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a05f299b443f8cc73a93d61572edc0218">switchOut</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a20899487e4c954b6f0af2a5fc0a6cc6b">switchToActive</a>(int stage_idx)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a2d6a2bbae85e604392f43b3418cdec97">syscall</a>(int64_t callnum, ThreadID tid)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caad2145e5e5c075863737dcea0a2060622">Syscall</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a4381feb1878b9c1ea6f5dd3eed8d3197a6857abbd38f98a454eb5b1e13d70cfa4">Syscall_Pri</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a37f2ec6a00b1cd18aaf408f5a2d3a9f7">syscallContext</a>(Fault fault, ThreadID tid, DynInstPtr inst, Cycles delay=Cycles(0))</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af27ccd765f13a4b7bd119dc7579e2746">system</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a9d27673c51f2406024ca1ce8ff2de4fb">takeOverFrom</a>(BaseCPU *oldCPU)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a1f4a6bd6bfbb29196452b0dfa68b1c9e">tcBase</a>(ThreadID tid=0)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afe9da004c5a3f37cbb72fa3763d4c0d1">thread</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a71082c68d1af09b939b47c729ab022e2">Thread</a> typedef</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a102b6d2d89b9006b8ac3bd3fe69284f0">threadCycles</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a27fc31cad7f14b3f31546056efddeaf1">ThreadModel</a> Enum</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af190f1a05b1875acfda59f02e59e2fe0">threadModel</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a873dd91783f9efb4a590aded1f70d6b0">tick</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa36b8e894416f0ec98f701ab08f2ac22">tickEvent</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a26221581dfe16c4d345ea2913d5d4d2f">tickThreadStats</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad72b6568a4a40f54d071c31bef16bf2e">timeBuffer</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a174dbfb3c7b892914a54cec44ed2eeaf">timesIdled</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a93e5e48e5669646bc5b83b93fafe6a22">toL2Bus</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aec59f0599a86f88751992e5825e25c22">totalCommittedInsts</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a5bd2f06c271dd03138cad92251716f5d">totalCpi</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#abdcc0de01ff3d8d22a40e0b966acb463">totalInsts</a>() const </td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae8551f10097f4b2e5ed3febf0d9417e3">totalIpc</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#adfb528b512cf037ade8dc8e22bf8a7bd">totalOps</a>() const </td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline, virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a7deba7e62c47a4cf4b9f5516fad8b175">tracer</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#abf76d6d245f7d3b17d26ea8dcc0cf36f">trap</a>(Fault fault, ThreadID tid, DynInstPtr inst)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caa178e499decd0c21272bc34e4b3056eab">Trap</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a89e3462bf1fe289c9196b20b1d4a907e">trapContext</a>(Fault fault, ThreadID tid, DynInstPtr inst, Cycles delay=Cycles(0))</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ab7c4ed509aab4ab66a4d1c212dab659c">trapPending</a></td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a2d5c6392dac36249566c6dd1ab1629cd">UnifiedTLB</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ad819e7898bd94721d107a35fde764390">unscheduleTickEvent</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline, private]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a18e33751f284bf73d45d25224e93e6a0">updateContextSwitchStats</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aedc081b7a3ef1b1568e62dec4a64c1caad365b9a495b45da54884ffdbbc99e40a">UpdatePCs</a> Enum 値</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a00247488696e6ff608a2a44673578094">updateThreadPriority</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#afe01e4cef8897b8a4ff99d575875c9db">validDataAddr</a>(Addr addr)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#af5f6a59bc2ed83b0cf9203ba8c63bf34">validInstAddr</a>(Addr addr)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [inline]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae2e1ccebe596a180f8105d57f9a93645">verifyMemoryMode</a>() const </td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#abce3a63b123f84972e4df7962f9b870e">wakeCPU</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#ae674290a26ecbd622c5160e38e8a4fe9">wakeup</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td><code> [virtual]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="classBaseCPU.html#a73d872f4e6fdf59531004dac33e2cd93">workload</a></td><td><a class="el" href="classBaseCPU.html">BaseCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#aa5c5cc302819b0824df50495f6ffd319">write</a>(DynInstPtr inst, uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *write_res=NULL)</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="classInOrderCPU.html#a9b26cce2959103d12295be716fe47b10">~InOrderCPU</a>()</td><td><a class="el" href="classInOrderCPU.html">InOrderCPU</a></td><td></td></tr>
</table></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
