module samsung_rv32i_tb;

reg clk, RN;
wire [31:0] WB_OUT, NPC;

// Instantiate the DUT (Device Under Test)
samsung_rv32i rv32(clk, RN, NPC, WB_OUT);

// Generate clock signal
always #3 clk = !clk;

initial begin 
    // Initialize signals
    RN  = 1'b1;
    clk = 1'b1;

    // Dump waveform file
    $dumpfile("samsung_rv32i.vcd"); // VCD format for waveform visualization
    $dumpvars(0, samsung_rv32i_tb);
  
    // Deassert reset after some time
    #5 RN = 1'b0;
  
    // Run simulation for a set duration
    #300 $finish;
end

endmodule
