# 4-Bit-Arithmetic-Logic-Unit-Design-with-registered-output
This project involves basic functions of arithmetic , shift operations , flag overflow detection with registered output . It was done in Xilinx VIVADO tool using HARDWARE DESCRIPTION LANGUAGE (VERILOG).
##RTL VIEW

![RTL_ALU](https://user-images.githubusercontent.com/98607828/154936431-17f45c67-5390-4999-9b48-7ce8ba9fadbb.png)


































#SIMULATION 
![ALU_TB](https://user-images.githubusercontent.com/98607828/154937239-9b614ff1-c023-4b7d-9e24-b67a2a8010e5.jpg)


