{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.692343",
   "Default View_TopLeft":"-142,-264",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port port-id_pb_go -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace inst axi_bram_ctrl_a -pg 1 -lvl 5 -x 1850 -y 440 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_b -pg 1 -lvl 5 -x 1850 -y 580 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst block_ram_b -pg 1 -lvl 6 -x 2100 -y 580 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L
preplace inst axi_interconnect -pg 1 -lvl 4 -x 1520 -y 480 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 74 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 38 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 130 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 150 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 110 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 195 188 196 189 197 190 198 191 199 192 200 193 201 194} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI left -pinY M02_AXI 40L -pinDir S01_AXI left -pinY S01_AXI 320L -pinDir S02_AXI left -pinY S02_AXI 20L -pinDir ACLK left -pinY ACLK 480L -pinDir ARESETN left -pinY ARESETN 340L -pinDir S00_ACLK left -pinY S00_ACLK 500L -pinDir S00_ARESETN left -pinY S00_ARESETN 360L -pinDir M00_ACLK left -pinY M00_ACLK 520L -pinDir M00_ARESETN left -pinY M00_ARESETN 380L -pinDir M01_ACLK left -pinY M01_ACLK 540L -pinDir M01_ARESETN left -pinY M01_ARESETN 400L -pinDir M02_ACLK left -pinY M02_ACLK 560L -pinDir M02_ARESETN left -pinY M02_ARESETN 420L -pinDir S01_ACLK left -pinY S01_ACLK 580L -pinDir S01_ARESETN left -pinY S01_ARESETN 440L -pinDir S02_ACLK left -pinY S02_ACLK 600L -pinDir S02_ARESETN left -pinY S02_ARESETN 460L
preplace inst block_ram_a -pg 1 -lvl 6 -x 2100 -y 440 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L
preplace inst button -pg 1 -lvl 2 -x 470 -y 640 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 20R
preplace inst system_reset -pg 1 -lvl 2 -x 470 -y 780 -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst clk_100_mhz -pg 1 -lvl 1 -x 150 -y 600 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1520 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 126 125 116 117 118 119 120 121 122 123 124} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 20L -pinDir SLOT_2_AXI left -pinY SLOT_2_AXI 40L -pinDir SLOT_3_AXI left -pinY SLOT_3_AXI 60L -pinDir clk left -pinY clk 280L -pinDir resetn left -pinY resetn 260L -pinBusDir probe0 left -pinBusY probe0 80L -pinBusDir probe1 left -pinBusY probe1 100L -pinBusDir probe2 left -pinBusY probe2 120L -pinBusDir probe3 left -pinBusY probe3 140L -pinBusDir probe4 left -pinBusY probe4 160L -pinBusDir probe5 left -pinBusY probe5 180L -pinBusDir probe6 left -pinBusY probe6 200L -pinBusDir probe7 left -pinBusY probe7 220L -pinBusDir probe8 left -pinBusY probe8 240L
preplace inst controller -pg 1 -lvl 3 -x 870 -y 760 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir BUTTON left -pinY BUTTON 0L -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 20L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 40L
preplace inst h2c_dma -pg 1 -lvl 3 -x 870 -y 440 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 97 95 96 99 94 101 98 100} -defaultsOSRD -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir S_AXI right -pinY S_AXI 40R -pinDir AXI_ACLK left -pinY AXI_ACLK 180L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 200L -pinDir FIFO_WRITE right -pinY FIFO_WRITE 120R -pinDir FIFO_READ right -pinY FIFO_READ 80R -pinDir FIFO_FULL right -pinY FIFO_FULL 100R -pinDir FIFO_EMPTY right -pinY FIFO_EMPTY 160R -pinDir WR_ACK right -pinY WR_ACK 60R -pinDir WR_RST_BUSY right -pinY WR_RST_BUSY 200R -pinBusDir BLOCKS_IN_FIFO right -pinBusY BLOCKS_IN_FIFO 140R -pinBusDir M01_WRITE_STATE right -pinBusY M01_WRITE_STATE 180R
preplace netloc PIN_0_1 1 0 2 NJ 660 NJ
preplace netloc button_Q 1 2 2 650 700 1310J
preplace netloc ext_reset_in_0_1 1 0 2 NJ 800 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 690 860 1330 420 1690
preplace netloc system_clock_clk_100mhz 1 1 4 280 720 670 880 1070 400 1710
preplace netloc FIFO_READ 1 3 1 1090 160n
preplace netloc FIFO_FULL 1 3 1 1110 180n
preplace netloc FIFO_WRITE 1 3 1 1130 200n
preplace netloc BLOCKS_IN_FIFO 1 3 1 1150 220n
preplace netloc FIFO_EMPTY 1 3 1 1250 240n
preplace netloc M01_WRITE_STATE 1 3 1 1270 260n
preplace netloc WR_ACK 1 3 1 1050 140n
preplace netloc WR_RST_BUSY 1 3 1 1290 280n
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 600
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 440
preplace netloc axi_bram_ctrl_b_BRAM_PORTA 1 5 1 NJ 580
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1670 580n
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1670 440n
preplace netloc axi_interconnect_M02_AXI 1 3 1 1170 100n
preplace netloc controller_0_M_AXI 1 3 1 1230 120n
preplace netloc h2c_dma_PCI_AXI 1 3 1 1190 60n
preplace netloc h2f_dma_M01_AXI 1 3 1 1210 80n
levelinfo -pg 1 0 150 470 870 1520 1850 2100 2210
pagesize -pg 1 -db -bbox -sgen -140 0 2210 1140
",
   "No Loops_ScaleFactor":"0.71",
   "No Loops_TopLeft":"-176,39",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 7 -x 1910 -y 680 -defaultsOSRD
preplace port GPIO_LED -pg 1 -lvl 7 -x 1910 -y 400 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port port-id_BTNU -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 180 -defaultsOSRD -pinY clk_in1 0L -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 360 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst uart_axi_iface -pg 1 -lvl 3 -x 800 -y 60 -swap {4 1 2 3 8 5 6 7 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29} -defaultsOSRD -pinY UART_TX_FIFO 20R -pinY UART_RX_FIFO 40R -pinY M_AXI 0R -pinY M_AXI_ACLK 20L -pinY M_AXI_ARESETN 40L
preplace inst axi_uart -pg 1 -lvl 5 -x 1490 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD -pinY S_AXI 0L -pinY UART 0R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L -pinY interrupt 80R
preplace inst axi_gpio_outputs -pg 1 -lvl 5 -x 1490 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst fifo_to_uart -pg 1 -lvl 4 -x 1180 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 30 29 28} -defaultsOSRD -pinY UART_TX_FIFO 0L -pinY UART_RX_FIFO 20L -pinY M_AXI 20R -pinY UART_INT 80L -pinY M_AXI_ACLK 60L -pinY M_AXI_ARESETN 40L
preplace inst block_ram_a -pg 1 -lvl 6 -x 1760 -y 260 -defaultsOSRD -pinY BRAM_PORTA 0L -pinY rsta_busy 0R
preplace inst axi_bram_ctrl_a -pg 1 -lvl 5 -x 1490 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinY S_AXI 0L -pinY BRAM_PORTA 0R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst axi_bram_ctrl_b -pg 1 -lvl 5 -x 1490 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD -pinY S_AXI 0L -pinY BRAM_PORTA 0R -pinY s_axi_aclk 40L -pinY s_axi_aresetn 20L
preplace inst block_ram_b -pg 1 -lvl 6 -x 1760 -y 540 -defaultsOSRD -pinY BRAM_PORTA 0L -pinY rsta_busy 0R
preplace inst button_0 -pg 1 -lvl 2 -x 430 -y 220 -defaultsOSRD -pinY CLK 0L -pinY PIN 20L -pinY Q 20R
preplace inst h2c_dma -pg 1 -lvl 3 -x 800 -y 240 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 73 74 72} -defaultsOSRD -pinY PCI_AXI 20R -pinY RAM_AXI 0R -pinY AXI_ACLK 20L -pinY AXI_ARESETN 40L -pinY BUTTON 0L
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1180 -y 60 -swap {144 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 70 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 34 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 0 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 229 222 230 223 231 224 232 225 233 226 234 227 235 228} -defaultsOSRD -pinY S00_AXI 200L -pinY M00_AXI 340R -pinY M01_AXI 200R -pinY S01_AXI 180L -pinY S02_AXI 0L -pinY M02_AXI 480R -pinY ACLK 360L -pinY ARESETN 220L -pinY S00_ACLK 380L -pinY S00_ARESETN 240L -pinY M00_ACLK 400L -pinY M00_ARESETN 260L -pinY M01_ACLK 420L -pinY M01_ARESETN 280L -pinY S01_ACLK 440L -pinY S01_ARESETN 300L -pinY S02_ACLK 460L -pinY S02_ARESETN 320L -pinY M02_ACLK 480L -pinY M02_ARESETN 340L
preplace netloc axi_uartlite_0_interrupt 1 3 3 1010 820 NJ 820 1630
preplace netloc clk_in1_0_1 1 0 1 NJ 180
preplace netloc ext_reset_in_0_1 1 0 2 NJ 380 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 630 160 990 600 1330
preplace netloc system_clock_clk_100mhz 1 1 4 240 300 610 180 970 800 1350
preplace netloc PIN_0_1 1 0 2 NJ 240 NJ
preplace netloc button_0_Q 1 2 1 N 240
preplace netloc fifo_to_uart_M_AXI 1 4 1 N 680
preplace netloc uart_axi_iface_UART_RX_FIFO 1 3 1 1010 100n
preplace netloc uart_axi_iface_UART_TX_FIFO 1 3 1 1030 80n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 260
preplace netloc axi_bram_ctrl_b_BRAM_PORTA 1 5 1 NJ 540
preplace netloc axi_uart_UART 1 5 2 NJ 680 NJ
preplace netloc axi_gpio_outputs_GPIO 1 5 2 NJ 400 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N 400
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N 260
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 N 540
preplace netloc h2c_dma_PCI_AXI 1 3 1 N 260
preplace netloc h2c_dma_RAM_AXI 1 3 1 N 240
preplace netloc uart_axi_iface_M_AXI 1 3 1 N 60
levelinfo -pg 1 0 130 430 800 1180 1490 1760 1910
pagesize -pg 1 -db -bbox -sgen -150 0 2030 830
",
   "Reduced Jogs_ScaleFactor":"0.695532",
   "Reduced Jogs_TopLeft":"-142,-147",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"28",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"14"
}
