INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ish/verilog/vivadoWS/240521_16bit_register_verification/240521_16bit_register_verification.srcs/sim_1/new/tb_16bit_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bit_register
