[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/zhuyangyang/project/nju_digital_design_chisel/lab3/alu/vsrc"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~alu|alu>io_zero",
    "sources":[
      "~alu|alu>io_Result",
      "~alu|alu>io_op",
      "~alu|alu>io_A",
      "~alu|alu>io_B"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~alu|alu>io_Result",
    "sources":[
      "~alu|alu>io_op",
      "~alu|alu>io_A",
      "~alu|alu>io_B"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~alu|alu>io_carry",
    "sources":[
      "~alu|alu>io_op",
      "~alu|alu>io_A",
      "~alu|alu>io_B"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~alu|alu>io_overflow",
    "sources":[
      "~alu|alu>io_op",
      "~alu|alu>io_A",
      "~alu|alu>io_B",
      "~alu|alu>io_Result"
    ]
  }
]