# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../Package/MainPackage.vhd" \
"../../../../../model/CB4CLED.vhd" \
"../../../../../testbench/CB4CLED_TB.vhd" \

# Do not sort compile order
nosort
