// Seed: 950791452
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output id_3,
    output id_4
);
  assign id_2 = {1};
  wire id_5;
  assign id_3 = 1;
  logic id_6 = 1;
  type_12 id_7 (
      .id_0(1),
      .id_1(1),
      .id_2(1 & id_4),
      .id_3(1)
  );
  assign id_5[1] = 1'b0;
endmodule
