MIG: 23:07:46 : Running customizer.xit
MIG: 23:07:46 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 23:07:46 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10544-Marks-M3800/coregen/maxpool_test_cs_mig_7series_0_0
MIG: 23:07:46 : synp_flow:  -- synthesis_mode: Other
MIG: 23:07:46 : outputDirectory: c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10544-Marks-M3800/coregen/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:07:46 : vivado_mode: xpg_bd
MIG: 23:07:46 :  locked false  
MIG: 23:07:46 : HDL Language: Verilog
MIG: 23:07:46 : compInfo: false
MIG: 23:07:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:07:46 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:07:46 : I am in catch area
MIG: 23:07:46 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp {c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10544-Marks-M3800/coregen/maxpool_test_cs_mig_7series_0_0/xil_txt.in} -cg_exc_out {c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10544-Marks-M3800/coregen/maxpool_test_cs_mig_7series_0_0/xil_txt.out} ... 
MIG: 23:10:56 : Prasad before: xmlPropertyPrj -- .prj
MIG: 23:10:56 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 23:10:56 : XML_INPUT_FILE: c:/Users/Mark Espinosa/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10544-Marks-M3800/coregen/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:10:56 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:10:56 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:10:56 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:10:56 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:10:56 : Sending back 0
MIG: 23:10:57 : xml_input_file: mig_a.prj
MIG: 23:10:57 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:10:57 : xml_input_file: mig_a.prj
MIG: 23:10:57 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:10:57 : In updateAllModelParams
MIG: 23:10:57 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:10:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:10:57 : XGUI hdlLanguage: Verilog
MIG: 23:10:57 : xgui vivado_mode: xpg_bd
MIG: 23:10:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:10:57 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/maxpool_test_cs_mig_7series_0_0/user_design/rtl/maxpool_test_cs_mig_7series_0_0_mig.v ...
MIG: 23:10:59 : 1
MIG: 23:10:59 : Inside fn mem: DDR3
MIG: 23:10:59 : detect_uiclk: 100000000
MIG: 23:10:59 : cntrl:  memtype: DDR3
MIG: 23:10:59 : 800
MIG: 23:10:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:10:59 : 
MIG: 23:10:59 : 1
MIG: 23:10:59 : 100000000
MIG: 23:10:59 : 
MIG: 23:10:59 :  polarity_value: 1
MIG: 23:10:59 : 
MIG: 23:10:59 : EXTERNAL
MIG: 23:10:59 : cntrl:  memtype: DDR3
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:10:59 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:10:59 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:10:59 : 2
MIG: 23:10:59 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:10:59 : 16
MIG: 23:10:59 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:10:59 : 2
MIG: 23:10:59 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: ECC ==> OFF
MIG: 23:10:59 : 16
MIG: 23:10:59 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:10:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:10:59 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:10:59 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:10:59 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:10:59 : 15
MIG: 23:10:59 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:10:59 : 29
MIG: 23:10:59 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:10:59 : 0
MIG: 23:10:59 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:10:59 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:10:59 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:10:59 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:10:59 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:10:59 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:10:59 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:10:59 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:10:59 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:10:59 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:10:59 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:10:59 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 23:10:59 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:10:59 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:10:59 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:10:59 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:10:59 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:10:59 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:10:59 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:10:59 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:10:59 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:10:59 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:10:59 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:10:59 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:10:59 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:10:59 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:10:59 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:10:59 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:10:59 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:10:59 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:10:59 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:10:59 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:10:59 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:10:59 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:10:59 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:10:59 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:10:59 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:10:59 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:10:59 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:10:59 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:10:59 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:10:59 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:10:59 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:10:59 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:10:59 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:10:59 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:10:59 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:10:59 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:10:59 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:10:59 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:10:59 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:10:59 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:10:59 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:10:59 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:10:59 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:10:59 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:10:59 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:10:59 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:10:59 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:10:59 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:10:59 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:10:59 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:10:59 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:10:59 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:10:59 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:10:59 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:10:59 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:10:59 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:10:59 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:10:59 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:10:59 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:10:59 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:10:59 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:10:59 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:10:59 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:10:59 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:10:59 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:10:59 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:10:59 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:10:59 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:10:59 : 4
MIG: 23:10:59 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:10:59 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 23:10:59 : 536870912
MIG: 23:10:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:10:59 : 29
MIG: 23:10:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 23:10:59 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:10:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:10:59 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:10:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:10:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:10:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:10:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:10:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:10:59 : 
MIG: 23:10:59 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:10:59 : 
MIG: 23:10:59 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 23:10:59 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:10:59 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:10:59 : NOBUF
MIG: 23:10:59 : NOBUF
MIG: 23:10:59 : 
MIG: 23:10:59 : Same Interface
MIG: 23:17:02 : xml_input_file: mig_a.prj
MIG: 23:17:02 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:17:02 : In updateAllModelParams
MIG: 23:17:02 : XGUI hdlLanguage: Verilog
MIG: 23:17:02 : xgui vivado_mode: xpg_bd
MIG: 23:17:02 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:17:02 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/maxpool_test_cs_mig_7series_0_0/user_design/rtl/maxpool_test_cs_mig_7series_0_0_mig.v ...
MIG: 23:17:04 : 
MIG: 23:17:04 : Inside fn mem: DDR3
MIG: 23:17:04 : detect_uiclk: 100000000
MIG: 23:17:04 : cntrl:  memtype: DDR3
MIG: 23:17:04 : 
MIG: 23:17:04 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:17:04 : 
MIG: 23:17:04 : 
MIG: 23:17:04 : 
MIG: 23:17:04 : 
MIG: 23:17:04 :  polarity_value: 1
MIG: 23:17:04 : 
MIG: 23:17:04 : 
MIG: 23:17:04 : cntrl:  memtype: DDR3
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:17:04 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:17:04 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: ECC ==> OFF
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:17:04 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:17:04 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:17:04 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:17:04 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:17:04 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:17:04 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:17:04 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:17:04 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:17:04 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:17:04 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:17:04 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:17:04 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:17:04 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:17:04 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:17:04 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 23:17:04 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:17:04 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:17:04 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:17:04 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:17:04 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:17:04 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:17:04 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:17:04 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:17:04 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:17:04 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:17:04 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:17:04 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:17:04 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:17:04 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:17:04 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:17:04 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:17:04 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:17:04 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:17:04 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:17:04 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:17:04 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:17:04 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:17:04 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:17:04 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:17:04 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:17:04 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:17:04 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:17:04 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:17:04 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:17:04 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:17:04 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:17:04 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:17:04 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:17:04 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:17:04 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:17:04 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:17:04 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:17:04 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:17:04 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:17:04 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:17:04 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:17:04 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:17:04 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:17:04 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:17:04 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:17:04 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:17:04 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:17:04 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:17:04 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:17:04 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:17:04 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:17:04 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:17:04 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:17:04 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:17:04 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:17:04 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:17:04 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:17:04 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:17:04 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:17:04 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:17:04 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:17:04 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:17:04 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:17:04 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:17:04 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:17:04 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:17:04 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:17:04 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:17:04 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 23:17:04 : 1
MIG: 23:17:04 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 23:17:04 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:17:04 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:17:04 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:17:04 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:17:04 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:17:04 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:17:04 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:17:04 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:17:04 : 
MIG: 23:17:04 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:17:04 : 
MIG: 23:17:04 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 23:17:04 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:17:04 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:17:04 : 
MIG: 23:17:04 : 
MIG: 23:17:04 : 
MIG: 23:17:04 : Same Interface
MIG: 23:17:04 : xml_input_file: mig_a.prj
MIG: 23:17:04 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:17:05 : xml_input_file: mig_a.prj
MIG: 23:17:05 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:17:05 : In updateAllModelParams
MIG: 23:17:05 : XGUI hdlLanguage: Verilog
MIG: 23:17:05 : xgui vivado_mode: xpg_bd
MIG: 23:17:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 23:17:05 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/maxpool_test_cs_mig_7series_0_0/user_design/rtl/maxpool_test_cs_mig_7series_0_0_mig.v ...
MIG: 23:17:07 : 
MIG: 23:17:07 : Inside fn mem: DDR3
MIG: 23:17:07 : detect_uiclk: 100000000
MIG: 23:17:07 : cntrl:  memtype: DDR3
MIG: 23:17:07 : 
MIG: 23:17:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 23:17:07 : 
MIG: 23:17:07 : 
MIG: 23:17:07 : 
MIG: 23:17:07 : 
MIG: 23:17:07 :  polarity_value: 1
MIG: 23:17:07 : 
MIG: 23:17:07 : 
MIG: 23:17:07 : cntrl:  memtype: DDR3
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 23:17:07 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 23:17:07 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: ECC ==> OFF
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 23:17:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 23:17:07 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 23:17:07 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 23:17:07 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 23:17:07 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 23:17:07 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 23:17:07 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 23:17:07 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 23:17:07 :  Invalid Param: DDR3_AL ==> "0"
MIG: 23:17:07 :  Invalid Param: DDR3_nAL ==> 0
MIG: 23:17:07 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 23:17:07 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 23:17:07 :  Invalid Param: DDR3_CL ==> 6
MIG: 23:17:07 :  Invalid Param: DDR3_CWL ==> 5
MIG: 23:17:07 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 23:17:07 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 23:17:07 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 23:17:07 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 23:17:07 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 23:17:07 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 23:17:07 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 23:17:07 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 23:17:07 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 23:17:07 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 23:17:07 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 23:17:07 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 23:17:07 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 23:17:07 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 23:17:07 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 23:17:07 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 23:17:07 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 23:17:07 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 23:17:07 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 23:17:07 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 23:17:07 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 23:17:07 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 23:17:07 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 23:17:07 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 23:17:07 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 23:17:07 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 23:17:07 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 23:17:07 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 23:17:07 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 23:17:07 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 23:17:07 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 23:17:07 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 23:17:07 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 23:17:07 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 23:17:07 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 23:17:07 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 23:17:07 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 23:17:07 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 23:17:07 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 23:17:07 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 23:17:07 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 23:17:07 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 23:17:07 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 23:17:07 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 23:17:07 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 23:17:07 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 23:17:07 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 23:17:07 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 23:17:07 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 23:17:07 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 23:17:07 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 23:17:07 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 23:17:07 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 23:17:07 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 23:17:07 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 23:17:07 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 23:17:07 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 23:17:07 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 23:17:07 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 23:17:07 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 23:17:07 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 23:17:07 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 23:17:07 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 23:17:07 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 23:17:07 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 23:17:07 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 23:17:07 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 23:17:07 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 23:17:07 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 23:17:07 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 23:17:07 : 2
MIG: 23:17:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 23:17:07 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 23:17:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 23:17:07 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 23:17:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 23:17:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 23:17:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 23:17:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 23:17:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 23:17:07 : 
MIG: 23:17:07 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 23:17:07 : 
MIG: 23:17:07 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 23:17:07 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 23:17:07 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 23:17:07 : 
MIG: 23:17:07 : 
MIG: 23:17:07 : 
MIG: 23:17:07 : Same Interface
MIG: 23:17:07 : xml_input_file: mig_a.prj
MIG: 23:17:07 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:33:08 : xml_input_file: mig_a.prj
MIG: 12:33:08 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:33:08 : xml_input_file: mig_a.prj
MIG: 12:33:08 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:33:08 : xml_input_file: mig_a.prj
MIG: 12:33:08 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:33:08 : In updateAllModelParams
MIG: 12:33:08 : XGUI hdlLanguage: Verilog
MIG: 12:33:08 : xgui vivado_mode: xpg_bd
MIG: 12:33:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:33:08 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/maxpool_test_cs_mig_7series_0_0/user_design/rtl/maxpool_test_cs_mig_7series_0_0_mig.v ...
MIG: 12:33:10 : 
MIG: 12:33:10 : Inside fn mem: DDR3
MIG: 12:33:10 : detect_uiclk: 100000000
MIG: 12:33:10 : cntrl:  memtype: DDR3
MIG: 12:33:10 : 
MIG: 12:33:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:33:10 : 
MIG: 12:33:10 : 
MIG: 12:33:10 : 
MIG: 12:33:10 : 
MIG: 12:33:10 :  polarity_value: 1
MIG: 12:33:10 : 
MIG: 12:33:10 : 
MIG: 12:33:10 : cntrl:  memtype: DDR3
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:33:10 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 12:33:10 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: ECC ==> OFF
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 12:33:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:33:10 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:33:10 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:33:10 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:33:10 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:33:10 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:33:10 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:33:10 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:33:10 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:33:10 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:33:10 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:33:10 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:33:10 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:33:10 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:33:10 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 12:33:10 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:33:10 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:33:10 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:33:10 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 12:33:10 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 12:33:10 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:33:10 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:33:10 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:33:10 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:33:10 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:33:10 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:33:10 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:33:10 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 12:33:10 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:33:10 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 12:33:10 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:33:10 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:33:10 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 12:33:10 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 12:33:10 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:33:10 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:33:10 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:33:10 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:33:10 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:33:10 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:33:10 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 12:33:10 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 12:33:10 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 12:33:10 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 12:33:10 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 12:33:10 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:33:10 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 12:33:10 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 12:33:10 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:33:10 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 12:33:10 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 12:33:10 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 12:33:10 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 12:33:10 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 12:33:10 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 12:33:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:33:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:33:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:33:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:33:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:33:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:33:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:33:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:33:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:33:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:33:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:33:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:33:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:33:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:33:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:33:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:33:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:33:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 12:33:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:33:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 12:33:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:33:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:33:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:33:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:33:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:33:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:33:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:33:10 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:33:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:33:10 : 1
MIG: 12:33:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:33:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:33:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:33:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:33:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:33:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:33:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:33:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:33:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:33:10 : 
MIG: 12:33:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:33:10 : 
MIG: 12:33:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 12:33:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:33:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:33:10 : 
MIG: 12:33:10 : 
MIG: 12:33:10 : 
MIG: 12:33:10 : Same Interface
MIG: 12:33:10 : xml_input_file: mig_a.prj
MIG: 12:33:10 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:33:17 : xml_input_file: mig_a.prj
MIG: 12:33:17 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:33:17 : In updateAllModelParams
MIG: 12:33:17 : XGUI hdlLanguage: Verilog
MIG: 12:33:17 : xgui vivado_mode: xpg_bd
MIG: 12:33:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:33:17 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/maxpool_test_cs_mig_7series_0_0/user_design/rtl/maxpool_test_cs_mig_7series_0_0_mig.v ...
MIG: 12:33:18 : 
MIG: 12:33:18 : Inside fn mem: DDR3
MIG: 12:33:18 : detect_uiclk: 100000000
MIG: 12:33:18 : cntrl:  memtype: DDR3
MIG: 12:33:18 : 
MIG: 12:33:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:33:18 : 
MIG: 12:33:18 : 
MIG: 12:33:18 : 
MIG: 12:33:18 : 
MIG: 12:33:18 :  polarity_value: 1
MIG: 12:33:18 : 
MIG: 12:33:18 : 
MIG: 12:33:18 : cntrl:  memtype: DDR3
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:33:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 12:33:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: ECC ==> OFF
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 12:33:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:33:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:33:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:33:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:33:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:33:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:33:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 12:33:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 12:33:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:33:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:33:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:33:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:33:18 :  Invalid Param: DDR3_CL ==> 6
MIG: 12:33:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 12:33:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 12:33:18 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:33:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:33:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:33:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 12:33:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 12:33:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 12:33:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:33:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:33:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:33:18 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:33:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 12:33:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:33:18 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 12:33:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 12:33:18 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 12:33:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:33:18 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:33:18 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 12:33:18 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 12:33:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:33:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:33:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:33:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:33:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:33:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:33:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 12:33:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 12:33:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 12:33:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 12:33:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 12:33:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:33:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 12:33:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 12:33:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:33:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 12:33:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 12:33:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 12:33:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 12:33:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 12:33:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 12:33:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:33:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:33:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:33:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:33:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 12:33:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:33:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:33:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:33:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:33:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:33:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:33:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:33:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:33:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 12:33:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:33:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 12:33:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:33:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 12:33:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 12:33:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 12:33:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:33:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:33:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:33:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:33:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 12:33:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:33:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:33:18 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:33:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:33:18 : 2
MIG: 12:33:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 12:33:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:33:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:33:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:33:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:33:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:33:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:33:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:33:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:33:18 : 
MIG: 12:33:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:33:18 : 
MIG: 12:33:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 12:33:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 12:33:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 12:33:18 : 
MIG: 12:33:18 : 
MIG: 12:33:18 : 
MIG: 12:33:18 : Same Interface
MIG: 12:33:18 : xml_input_file: mig_a.prj
MIG: 12:33:18 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:38:12 : Running synthesis.xit
MIG: 12:38:12 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:38:12 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:38:12 : ERR:             <C0_S_AXI_ID_WIDTH>2</C0_S_AXI_ID_WIDTH> <==>             <C0_S_AXI_ID_WIDTH>4</C0_S_AXI_ID_WIDTH> 
MIG: 12:38:12 : ################# RUNNING MIG BATCH ###################
MIG: 12:38:12 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 12:38:12 : synp_flow:  -- synthesis_mode: Other
MIG: 12:38:12 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 12:38:12 : vivado_mode: xpg_bd
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 1
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 : isPortInterface: 0
MIG: 12:38:12 :  locked false  
MIG: 12:38:12 : HDL Language: Verilog
MIG: 12:38:12 : compInfo: false
MIG: 12:38:12 : Vivado Options xc7a200t sbg484 -1
MIG: 12:38:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:38:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:38:12 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 12:38:12 : I am in catch area
MIG: 12:38:12 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 12:38:28 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:38:28 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 12:38:28 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 12:38:29 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 12:38:29 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 12:38:29 : Running vlog_synth_rpr.xit
MIG: 12:38:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:38:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:38:29 : Running simulation.xit
MIG: 12:38:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:38:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:38:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:38:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:38:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:38:30 : Running implementation.xit
MIG: 12:38:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:38:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:39:31 : Running synthesis.xit
MIG: 12:39:31 : ################# RUNNING MIG BATCH ###################
MIG: 12:39:31 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 12:39:31 : synp_flow:  -- synthesis_mode: Other
MIG: 12:39:31 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 12:39:31 : vivado_mode: xpg_bd
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 1
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 : isPortInterface: 0
MIG: 12:39:31 :  locked false  
MIG: 12:39:31 : HDL Language: Verilog
MIG: 12:39:31 : compInfo: false
MIG: 12:39:31 : Vivado Options xc7a200t sbg484 -1
MIG: 12:39:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 12:39:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:39:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 12:39:31 : I am in catch area
MIG: 12:39:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 12:39:42 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 12:39:42 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 12:39:42 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 12:39:43 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 12:39:43 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 12:39:43 : Running vlog_synth_rpr.xit
MIG: 12:39:43 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:39:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:39:43 : Running simulation.xit
MIG: 12:39:43 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:39:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:39:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:39:44 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:39:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 12:39:44 : Running implementation.xit
MIG: 12:39:44 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 12:39:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:05:47 : Running synthesis.xit
MIG: 13:05:47 : ################# RUNNING MIG BATCH ###################
MIG: 13:05:47 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 13:05:47 : synp_flow:  -- synthesis_mode: Other
MIG: 13:05:47 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 13:05:47 : vivado_mode: xpg_bd
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 1
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 : isPortInterface: 0
MIG: 13:05:47 :  locked false  
MIG: 13:05:47 : HDL Language: Verilog
MIG: 13:05:47 : compInfo: false
MIG: 13:05:47 : Vivado Options xc7a200t sbg484 -1
MIG: 13:05:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:05:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:05:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:05:47 : I am in catch area
MIG: 13:05:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:05:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 13:05:58 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 13:05:58 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 13:05:59 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 13:05:59 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:05:59 : Running vlog_synth_rpr.xit
MIG: 13:05:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:05:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:05:59 : Running simulation.xit
MIG: 13:05:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:05:59 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 13:05:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:05:59 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 13:05:59 : vivado_mode: xpg_bd
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 1
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 : isPortInterface: 0
MIG: 13:05:59 :  locked false  
MIG: 13:05:59 : HDL Language: Verilog
MIG: 13:05:59 : compInfo: false
MIG: 13:05:59 : Vivado Options xc7a200t sbg484 -1
MIG: 13:05:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:05:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:05:59 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:05:59 : I am in catch area
MIG: 13:05:59 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:06:10 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 13:06:10 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 13:06:10 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 13:06:10 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 13:06:10 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:06:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:06:11 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:06:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:06:11 : Running implementation.xit
MIG: 13:06:11 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:06:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:08:06 : Running synthesis.xit
MIG: 13:08:06 : ################# RUNNING MIG BATCH ###################
MIG: 13:08:06 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 13:08:06 : synp_flow:  -- synthesis_mode: Other
MIG: 13:08:06 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 13:08:06 : vivado_mode: xpg_bd
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 1
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 : isPortInterface: 0
MIG: 13:08:06 :  locked false  
MIG: 13:08:06 : HDL Language: Verilog
MIG: 13:08:06 : compInfo: false
MIG: 13:08:06 : Vivado Options xc7a200t sbg484 -1
MIG: 13:08:06 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:08:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:08:06 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:08:06 : I am in catch area
MIG: 13:08:06 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:08:18 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 13:08:18 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 13:08:18 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 13:08:18 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 13:08:18 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:08:18 : Running vlog_synth_rpr.xit
MIG: 13:08:18 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:08:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:08:19 : Running simulation.xit
MIG: 13:08:19 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:08:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:08:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:08:19 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:08:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:08:19 : Running implementation.xit
MIG: 13:08:19 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:08:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:07:43 : Running synthesis.xit
MIG: 15:07:44 : ################# RUNNING MIG BATCH ###################
MIG: 15:07:44 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 15:07:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:07:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 15:07:44 : vivado_mode: xpg_bd
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 1
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 : isPortInterface: 0
MIG: 15:07:44 :  locked false  
MIG: 15:07:44 : HDL Language: Verilog
MIG: 15:07:44 : compInfo: false
MIG: 15:07:44 : Vivado Options xc7a200t sbg484 -1
MIG: 15:07:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:07:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:07:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:07:44 : I am in catch area
MIG: 15:07:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 15:07:57 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 15:07:57 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 15:07:57 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 15:07:57 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 15:07:57 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 15:07:58 : Running vlog_synth_rpr.xit
MIG: 15:07:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:07:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:07:58 : Running simulation.xit
MIG: 15:07:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:07:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:07:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:07:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:07:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:07:59 : Running implementation.xit
MIG: 15:07:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:07:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:38:55 : Running synthesis.xit
MIG: 15:38:55 : ################# RUNNING MIG BATCH ###################
MIG: 15:38:55 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 15:38:55 : synp_flow:  -- synthesis_mode: Other
MIG: 15:38:55 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 15:38:55 : vivado_mode: xpg_bd
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 1
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 : isPortInterface: 0
MIG: 15:38:55 :  locked false  
MIG: 15:38:55 : HDL Language: Verilog
MIG: 15:38:55 : compInfo: false
MIG: 15:38:55 : Vivado Options xc7a200t sbg484 -1
MIG: 15:38:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 15:38:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:38:55 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 15:38:55 : I am in catch area
MIG: 15:38:55 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:06 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 15:39:06 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 15:39:06 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 15:39:06 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 15:39:06 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:07 : Running vlog_synth_rpr.xit
MIG: 15:39:07 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:39:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:07 : Running simulation.xit
MIG: 15:39:07 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:39:07 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:39:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:39:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 15:39:08 : Running implementation.xit
MIG: 15:39:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 15:39:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:43:58 : xml_input_file: mig_a.prj
MIG: 16:43:58 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 16:43:58 : In updateAllModelParams
MIG: 16:43:58 : XGUI hdlLanguage: Verilog
MIG: 16:43:58 : xgui vivado_mode: xpg_bd
MIG: 16:43:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:43:58 : Reading C:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/maxpool_test_cs_mig_7series_0_0/user_design/rtl/maxpool_test_cs_mig_7series_0_0_mig.v ...
MIG: 16:44:00 : 
MIG: 16:44:00 : Inside fn mem: DDR3
MIG: 16:44:00 : detect_uiclk: 100000000
MIG: 16:44:00 : cntrl:  memtype: DDR3
MIG: 16:44:00 : 
MIG: 16:44:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:44:00 : 
MIG: 16:44:00 : 
MIG: 16:44:00 : 
MIG: 16:44:00 : 
MIG: 16:44:00 :  polarity_value: 1
MIG: 16:44:00 : 
MIG: 16:44:00 : 
MIG: 16:44:00 : cntrl:  memtype: DDR3
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:44:00 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:44:00 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: ECC ==> OFF
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:44:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:44:00 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:44:00 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:44:00 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:44:00 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:44:00 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 16:44:00 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 16:44:00 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:44:00 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:44:00 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:44:00 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:44:00 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:44:00 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:44:00 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:44:00 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 16:44:00 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 16:44:00 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:44:00 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 16:44:00 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 16:44:00 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 16:44:00 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:44:00 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:44:00 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:44:00 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:44:00 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:44:00 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:44:00 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 16:44:00 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 16:44:00 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 16:44:00 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 16:44:00 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:44:00 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 16:44:00 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 16:44:00 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:44:00 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:44:00 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:44:00 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:44:00 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:44:00 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:44:00 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:44:00 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 16:44:00 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 16:44:00 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 16:44:00 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 16:44:00 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 16:44:00 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:44:00 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 16:44:00 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 16:44:00 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:44:00 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 16:44:00 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 16:44:00 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 16:44:00 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 16:44:00 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 16:44:00 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 16:44:00 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:44:00 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:44:00 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:44:00 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:44:00 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:44:00 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:44:00 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:44:00 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:44:00 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:44:00 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:44:00 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:44:00 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:44:00 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:44:00 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:44:00 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:44:00 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAXPOOL_TEST_CS_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 16:44:00 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:44:00 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 16:44:00 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:44:00 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 16:44:00 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:44:00 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:44:00 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:44:00 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:44:00 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:44:00 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:44:00 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:44:00 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:44:00 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:44:00 : 1
MIG: 16:44:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 16:44:00 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 16:44:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 16:44:00 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:44:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:44:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:44:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:44:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:44:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:44:00 : 
MIG: 16:44:00 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:44:00 : 
MIG: 16:44:00 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 16:44:00 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:44:00 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:44:00 : 
MIG: 16:44:00 : 
MIG: 16:44:00 : 
MIG: 16:44:00 : Same Interface
MIG: 16:44:00 : xml_input_file: mig_a.prj
MIG: 16:44:00 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 16:48:17 : Running synthesis.xit
MIG: 16:48:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:48:18 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 16:48:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:48:18 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 16:48:18 : vivado_mode: xpg_bd
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 1
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 : isPortInterface: 0
MIG: 16:48:18 :  locked false  
MIG: 16:48:18 : HDL Language: Verilog
MIG: 16:48:18 : compInfo: false
MIG: 16:48:18 : Vivado Options xc7a200t sbg484 -1
MIG: 16:48:18 : 1: xc7a200t 2: sbg484 3: -1
MIG: 16:48:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:48:18 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 16:48:18 : I am in catch area
MIG: 16:48:18 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 16:48:29 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 16:48:29 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 16:48:29 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 16:48:29 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 16:48:29 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 16:48:29 : Running vlog_synth_rpr.xit
MIG: 16:48:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:48:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:48:30 : Running simulation.xit
MIG: 16:48:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:48:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:48:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:48:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:48:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 16:48:30 : Running implementation.xit
MIG: 16:48:31 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 16:48:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:18:35 : Running synthesis.xit
MIG: 18:18:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:18:35 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 18:18:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:18:35 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 18:18:35 : vivado_mode: xpg_bd
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:35 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 1
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 : isPortInterface: 0
MIG: 18:18:36 :  locked false  
MIG: 18:18:36 : HDL Language: Verilog
MIG: 18:18:36 : compInfo: false
MIG: 18:18:36 : Vivado Options xc7a200t sbg484 -1
MIG: 18:18:36 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:18:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:18:36 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:18:36 : I am in catch area
MIG: 18:18:36 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 18:18:48 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 18:18:48 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 18:18:48 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 18:18:48 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 18:18:48 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 18:18:49 : Running vlog_synth_rpr.xit
MIG: 18:18:49 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:18:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:18:49 : Running simulation.xit
MIG: 18:18:49 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:18:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:18:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:18:50 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:18:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:18:50 : Running implementation.xit
MIG: 18:18:50 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:18:50 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:31:17 : Running synthesis.xit
MIG: 20:31:17 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:17 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 20:31:17 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 20:31:17 : vivado_mode: xpg_bd
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 1
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 : isPortInterface: 0
MIG: 20:31:17 :  locked false  
MIG: 20:31:17 : HDL Language: Verilog
MIG: 20:31:17 : compInfo: false
MIG: 20:31:17 : Vivado Options xc7a200t sbg484 -1
MIG: 20:31:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:31:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:17 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 20:31:17 : I am in catch area
MIG: 20:31:17 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:29 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 20:31:29 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 20:31:29 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 20:31:29 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 20:31:29 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:29 : Running vlog_synth_rpr.xit
MIG: 20:31:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:31:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:31:30 : Running simulation.xit
MIG: 20:31:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:31:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:31:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:31:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:31:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:31:30 : Running implementation.xit
MIG: 20:31:30 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:31:30 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:03:02 : Running synthesis.xit
MIG: 23:03:02 : ################# RUNNING MIG BATCH ###################
MIG: 23:03:02 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 23:03:02 : synp_flow:  -- synthesis_mode: Other
MIG: 23:03:02 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:03:02 : vivado_mode: xpg_bd
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 1
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 : isPortInterface: 0
MIG: 23:03:02 :  locked false  
MIG: 23:03:02 : HDL Language: Verilog
MIG: 23:03:02 : compInfo: false
MIG: 23:03:02 : Vivado Options xc7a200t sbg484 -1
MIG: 23:03:02 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:03:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:03:02 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:03:02 : I am in catch area
MIG: 23:03:02 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:03:17 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:03:17 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:03:17 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:03:20 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:03:20 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:03:20 : Running vlog_synth_rpr.xit
MIG: 23:03:20 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:03:20 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:03:21 : Running simulation.xit
MIG: 23:03:21 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:03:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:03:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:03:21 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:03:21 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:03:22 : Running implementation.xit
MIG: 23:03:22 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:03:22 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:24:59 : Running synthesis.xit
MIG: 00:24:59 : ################# RUNNING MIG BATCH ###################
MIG: 00:24:59 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 00:24:59 : synp_flow:  -- synthesis_mode: Other
MIG: 00:24:59 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 00:24:59 : vivado_mode: xpg_bd
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 1
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 :  locked false  
MIG: 00:24:59 : HDL Language: Verilog
MIG: 00:24:59 : compInfo: false
MIG: 00:24:59 : Vivado Options xc7a200t sbg484 -1
MIG: 00:24:59 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:24:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:24:59 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:24:59 : I am in catch area
MIG: 00:24:59 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:25:10 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:25:10 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 00:25:10 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 00:25:10 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 00:25:10 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:25:10 : Running vlog_synth_rpr.xit
MIG: 00:25:10 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:25:10 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:25:10 : Running simulation.xit
MIG: 00:25:11 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:25:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:25:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:25:11 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:25:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:25:11 : Running implementation.xit
MIG: 00:25:11 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:25:11 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:39:17 : Running synthesis.xit
MIG: 00:39:17 : ################# RUNNING MIG BATCH ###################
MIG: 00:39:17 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 00:39:17 : synp_flow:  -- synthesis_mode: Other
MIG: 00:39:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 00:39:17 : vivado_mode: xpg_bd
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 1
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 : isPortInterface: 0
MIG: 00:39:17 :  locked false  
MIG: 00:39:17 : HDL Language: Verilog
MIG: 00:39:17 : compInfo: false
MIG: 00:39:17 : Vivado Options xc7a200t sbg484 -1
MIG: 00:39:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:39:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:39:17 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:39:17 : I am in catch area
MIG: 00:39:17 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:39:28 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:39:28 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 00:39:28 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 00:39:28 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 00:39:28 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:39:28 : Running vlog_synth_rpr.xit
MIG: 00:39:28 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:39:28 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:39:28 : Running simulation.xit
MIG: 00:39:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:39:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:39:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:39:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:39:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:39:29 : Running implementation.xit
MIG: 00:39:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:39:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:25:46 : Running synthesis.xit
MIG: 01:25:46 : ################# RUNNING MIG BATCH ###################
MIG: 01:25:46 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 01:25:46 : synp_flow:  -- synthesis_mode: Other
MIG: 01:25:46 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 01:25:46 : vivado_mode: xpg_bd
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:46 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 1
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 : isPortInterface: 0
MIG: 01:25:47 :  locked false  
MIG: 01:25:47 : HDL Language: Verilog
MIG: 01:25:47 : compInfo: false
MIG: 01:25:47 : Vivado Options xc7a200t sbg484 -1
MIG: 01:25:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:25:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:25:47 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:25:47 : I am in catch area
MIG: 01:25:47 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:25:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:25:58 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 01:25:58 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 01:25:58 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 01:25:58 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:25:58 : Running vlog_synth_rpr.xit
MIG: 01:25:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:25:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:25:58 : Running simulation.xit
MIG: 01:25:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:25:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:25:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:25:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:25:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:25:59 : Running implementation.xit
MIG: 01:25:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:25:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:37:37 : Running synthesis.xit
MIG: 01:37:37 : ################# RUNNING MIG BATCH ###################
MIG: 01:37:37 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 01:37:37 : synp_flow:  -- synthesis_mode: Other
MIG: 01:37:37 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 01:37:37 : vivado_mode: xpg_bd
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 1
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 : isPortInterface: 0
MIG: 01:37:37 :  locked false  
MIG: 01:37:37 : HDL Language: Verilog
MIG: 01:37:37 : compInfo: false
MIG: 01:37:37 : Vivado Options xc7a200t sbg484 -1
MIG: 01:37:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:37:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:37:37 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:37:37 : I am in catch area
MIG: 01:37:37 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:37:48 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:37:48 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 01:37:48 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 01:37:48 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 01:37:48 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:37:48 : Running vlog_synth_rpr.xit
MIG: 01:37:48 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:37:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:37:49 : Running simulation.xit
MIG: 01:37:49 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:37:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:37:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:37:49 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:37:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:37:49 : Running implementation.xit
MIG: 01:37:49 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:37:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:03:03 : Running synthesis.xit
MIG: 22:03:04 : ################# RUNNING MIG BATCH ###################
MIG: 22:03:04 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 22:03:04 : synp_flow:  -- synthesis_mode: Other
MIG: 22:03:04 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 22:03:04 : vivado_mode: xpg_bd
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 1
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 : isPortInterface: 0
MIG: 22:03:04 :  locked false  
MIG: 22:03:04 : HDL Language: Verilog
MIG: 22:03:04 : compInfo: false
MIG: 22:03:04 : Vivado Options xc7a200t sbg484 -1
MIG: 22:03:04 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:03:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:03:04 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:03:04 : I am in catch area
MIG: 22:03:04 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:03:16 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:03:16 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 22:03:16 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 22:03:16 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 22:03:16 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:03:17 : Running vlog_synth_rpr.xit
MIG: 22:03:17 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:03:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:03:17 : Running simulation.xit
MIG: 22:03:17 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:03:17 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:03:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:03:18 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:03:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:03:18 : Running implementation.xit
MIG: 22:03:18 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:03:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:23:31 : Running synthesis.xit
MIG: 22:23:32 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:32 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 22:23:32 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:32 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 22:23:32 : vivado_mode: xpg_bd
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 1
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 : isPortInterface: 0
MIG: 22:23:32 :  locked false  
MIG: 22:23:32 : HDL Language: Verilog
MIG: 22:23:32 : compInfo: false
MIG: 22:23:32 : Vivado Options xc7a200t sbg484 -1
MIG: 22:23:32 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:23:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:23:32 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:23:32 : I am in catch area
MIG: 22:23:32 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:23:43 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:23:43 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 22:23:43 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 22:23:43 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 22:23:43 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:23:43 : Running vlog_synth_rpr.xit
MIG: 22:23:44 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:23:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:23:44 : Running simulation.xit
MIG: 22:23:44 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:23:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:23:44 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:23:44 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:23:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:23:45 : Running implementation.xit
MIG: 22:23:45 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:23:45 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:17:39 : Running synthesis.xit
MIG: 23:17:40 : ################# RUNNING MIG BATCH ###################
MIG: 23:17:40 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 23:17:40 : synp_flow:  -- synthesis_mode: Other
MIG: 23:17:40 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:17:40 : vivado_mode: xpg_bd
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 1
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 : isPortInterface: 0
MIG: 23:17:40 :  locked false  
MIG: 23:17:40 : HDL Language: Verilog
MIG: 23:17:40 : compInfo: false
MIG: 23:17:40 : Vivado Options xc7a200t sbg484 -1
MIG: 23:17:40 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:17:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:17:40 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:17:40 : I am in catch area
MIG: 23:17:40 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:17:52 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:17:52 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:17:52 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:17:52 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:17:52 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:17:53 : Running vlog_synth_rpr.xit
MIG: 23:17:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:17:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:17:53 : Running simulation.xit
MIG: 23:17:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:17:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:17:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:17:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:17:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:17:54 : Running implementation.xit
MIG: 23:17:54 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:17:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:43:45 : Running synthesis.xit
MIG: 23:43:45 : ################# RUNNING MIG BATCH ###################
MIG: 23:43:45 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 23:43:45 : synp_flow:  -- synthesis_mode: Other
MIG: 23:43:45 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:43:45 : vivado_mode: xpg_bd
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:45 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 1
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 : isPortInterface: 0
MIG: 23:43:46 :  locked false  
MIG: 23:43:46 : HDL Language: Verilog
MIG: 23:43:46 : compInfo: false
MIG: 23:43:46 : Vivado Options xc7a200t sbg484 -1
MIG: 23:43:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:43:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:43:46 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:43:46 : I am in catch area
MIG: 23:43:46 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:43:58 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:43:58 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:43:58 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:43:58 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:43:58 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:43:58 : Running vlog_synth_rpr.xit
MIG: 23:43:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:43:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:43:59 : Running simulation.xit
MIG: 23:43:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:43:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:43:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:43:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:43:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:43:59 : Running implementation.xit
MIG: 23:43:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:43:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:15:52 : Running synthesis.xit
MIG: 00:15:52 : ################# RUNNING MIG BATCH ###################
MIG: 00:15:52 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 00:15:52 : synp_flow:  -- synthesis_mode: Other
MIG: 00:15:52 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 00:15:52 : vivado_mode: xpg_bd
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 1
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 : isPortInterface: 0
MIG: 00:15:52 :  locked false  
MIG: 00:15:52 : HDL Language: Verilog
MIG: 00:15:52 : compInfo: false
MIG: 00:15:52 : Vivado Options xc7a200t sbg484 -1
MIG: 00:15:52 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:15:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:15:52 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:15:52 : I am in catch area
MIG: 00:15:52 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:16:03 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:16:03 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 00:16:03 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 00:16:03 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 00:16:03 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:16:04 : Running vlog_synth_rpr.xit
MIG: 00:16:04 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:16:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:16:04 : Running simulation.xit
MIG: 00:16:04 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:16:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:16:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:16:04 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:16:04 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:16:05 : Running implementation.xit
MIG: 00:16:05 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:16:05 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:55:37 : Running synthesis.xit
MIG: 09:55:37 : ################# RUNNING MIG BATCH ###################
MIG: 09:55:37 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 09:55:37 : synp_flow:  -- synthesis_mode: Other
MIG: 09:55:37 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 09:55:37 : vivado_mode: xpg_bd
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 1
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 : isPortInterface: 0
MIG: 09:55:37 :  locked false  
MIG: 09:55:37 : HDL Language: Verilog
MIG: 09:55:37 : compInfo: false
MIG: 09:55:37 : Vivado Options xc7a200t sbg484 -1
MIG: 09:55:37 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:55:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:55:37 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:55:37 : I am in catch area
MIG: 09:55:37 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:55:52 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:55:52 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 09:55:52 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 09:55:52 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 09:55:52 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:55:52 : Running vlog_synth_rpr.xit
MIG: 09:55:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:55:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:55:53 : Running simulation.xit
MIG: 09:55:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:55:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:55:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:55:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:55:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:55:54 : Running implementation.xit
MIG: 09:55:54 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:55:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:10:56 : Running synthesis.xit
MIG: 17:10:56 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:56 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 17:10:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:56 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 17:10:56 : vivado_mode: xpg_bd
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 1
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 : isPortInterface: 0
MIG: 17:10:56 :  locked false  
MIG: 17:10:56 : HDL Language: Verilog
MIG: 17:10:56 : compInfo: false
MIG: 17:10:56 : Vivado Options xc7a200t sbg484 -1
MIG: 17:10:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:10:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:10:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 17:10:56 : I am in catch area
MIG: 17:10:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 17:11:07 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 17:11:07 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 17:11:07 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 17:11:07 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 17:11:07 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 17:11:07 : Running vlog_synth_rpr.xit
MIG: 17:11:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:11:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:11:08 : Running simulation.xit
MIG: 17:11:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:11:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:11:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:11:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:11:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 17:11:09 : Running implementation.xit
MIG: 17:11:09 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 17:11:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:36:39 : Running synthesis.xit
MIG: 18:36:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:36:39 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 18:36:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:36:39 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 18:36:39 : vivado_mode: xpg_bd
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 1
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 : isPortInterface: 0
MIG: 18:36:39 :  locked false  
MIG: 18:36:39 : HDL Language: Verilog
MIG: 18:36:39 : compInfo: false
MIG: 18:36:39 : Vivado Options xc7a200t sbg484 -1
MIG: 18:36:39 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:36:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:36:39 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:36:39 : I am in catch area
MIG: 18:36:39 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 18:36:52 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 18:36:52 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 18:36:52 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 18:36:52 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 18:36:52 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 18:36:53 : Running vlog_synth_rpr.xit
MIG: 18:36:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:36:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:36:53 : Running simulation.xit
MIG: 18:36:53 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:36:53 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:36:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:36:54 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:36:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:36:54 : Running implementation.xit
MIG: 18:36:54 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:36:54 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:34 : Running synthesis.xit
MIG: 21:31:34 : ################# RUNNING MIG BATCH ###################
MIG: 21:31:34 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 21:31:34 : synp_flow:  -- synthesis_mode: Other
MIG: 21:31:34 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 21:31:34 : vivado_mode: xpg_bd
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:34 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 1
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 : isPortInterface: 0
MIG: 21:31:35 :  locked false  
MIG: 21:31:35 : HDL Language: Verilog
MIG: 21:31:35 : compInfo: false
MIG: 21:31:35 : Vivado Options xc7a200t sbg484 -1
MIG: 21:31:35 : 1: xc7a200t 2: sbg484 3: -1
MIG: 21:31:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:31:35 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 21:31:35 : I am in catch area
MIG: 21:31:35 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 21:31:47 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 21:31:47 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 21:31:47 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 21:31:48 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 21:31:48 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 21:31:48 : Running vlog_synth_rpr.xit
MIG: 21:31:48 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:48 : Running simulation.xit
MIG: 21:31:48 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:48 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:31:49 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 21:31:49 : Running implementation.xit
MIG: 21:31:49 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 21:31:49 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:14:56 : Running synthesis.xit
MIG: 23:14:56 : ################# RUNNING MIG BATCH ###################
MIG: 23:14:56 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 23:14:56 : synp_flow:  -- synthesis_mode: Other
MIG: 23:14:56 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:14:56 : vivado_mode: xpg_bd
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 1
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 : isPortInterface: 0
MIG: 23:14:56 :  locked false  
MIG: 23:14:56 : HDL Language: Verilog
MIG: 23:14:57 : compInfo: false
MIG: 23:14:57 : Vivado Options xc7a200t sbg484 -1
MIG: 23:14:57 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:14:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:14:57 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:14:57 : I am in catch area
MIG: 23:14:57 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:08 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:15:08 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:15:08 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:15:08 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:15:08 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:08 : Running vlog_synth_rpr.xit
MIG: 23:15:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:15:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:15:09 : Running simulation.xit
MIG: 23:15:09 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:15:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:15:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:15:09 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:15:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:15:09 : Running implementation.xit
MIG: 23:15:09 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:15:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:47:19 : Running synthesis.xit
MIG: 08:47:19 : ################# RUNNING MIG BATCH ###################
MIG: 08:47:19 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 08:47:19 : synp_flow:  -- synthesis_mode: Other
MIG: 08:47:19 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 08:47:19 : vivado_mode: xpg_bd
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 1
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 : isPortInterface: 0
MIG: 08:47:19 :  locked false  
MIG: 08:47:19 : HDL Language: Verilog
MIG: 08:47:19 : compInfo: false
MIG: 08:47:19 : Vivado Options xc7a200t sbg484 -1
MIG: 08:47:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:47:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:47:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:47:19 : I am in catch area
MIG: 08:47:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:47:30 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:47:30 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 08:47:30 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 08:47:30 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 08:47:30 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:47:31 : Running vlog_synth_rpr.xit
MIG: 08:47:31 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:47:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:47:31 : Running simulation.xit
MIG: 08:47:31 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:47:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:47:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:47:31 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:47:31 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:47:32 : Running implementation.xit
MIG: 08:47:32 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:47:32 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:37:31 : Running synthesis.xit
MIG: 09:37:31 : ################# RUNNING MIG BATCH ###################
MIG: 09:37:31 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 09:37:31 : synp_flow:  -- synthesis_mode: Other
MIG: 09:37:31 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 09:37:31 : vivado_mode: xpg_bd
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 1
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 : isPortInterface: 0
MIG: 09:37:31 :  locked false  
MIG: 09:37:31 : HDL Language: Verilog
MIG: 09:37:31 : compInfo: false
MIG: 09:37:31 : Vivado Options xc7a200t sbg484 -1
MIG: 09:37:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 09:37:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 09:37:31 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 09:37:31 : I am in catch area
MIG: 09:37:31 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 09:37:42 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 09:37:42 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 09:37:42 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 09:37:42 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 09:37:42 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 09:37:43 : Running vhdl_synth_rpr.xit
MIG: 09:37:43 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:37:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:37:43 : Running simulation.xit
MIG: 09:37:43 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:37:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:37:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 09:37:43 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:37:43 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 09:37:44 : Running implementation.xit
MIG: 09:37:44 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 09:37:44 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:18:19 : Running synthesis.xit
MIG: 23:18:19 : ################# RUNNING MIG BATCH ###################
MIG: 23:18:19 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 23:18:19 : synp_flow:  -- synthesis_mode: Other
MIG: 23:18:19 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:18:19 : vivado_mode: xpg_bd
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 1
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 : isPortInterface: 0
MIG: 23:18:19 :  locked false  
MIG: 23:18:19 : HDL Language: Verilog
MIG: 23:18:19 : compInfo: false
MIG: 23:18:19 : Vivado Options xc7a200t sbg484 -1
MIG: 23:18:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:18:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:18:19 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:18:19 : I am in catch area
MIG: 23:18:19 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:18:33 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:18:33 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:18:33 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:18:34 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:18:34 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:18:34 : Running vhdl_synth_rpr.xit
MIG: 23:18:34 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:18:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:18:34 : Running simulation.xit
MIG: 23:18:34 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:18:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:18:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:18:35 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:18:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:18:35 : Running implementation.xit
MIG: 23:18:35 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:18:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 03:15:55 : Running synthesis.xit
MIG: 03:15:55 : ################# RUNNING MIG BATCH ###################
MIG: 03:15:55 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 03:15:55 : synp_flow:  -- synthesis_mode: Other
MIG: 03:15:55 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 03:15:55 : vivado_mode: xpg_bd
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 1
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 : isPortInterface: 0
MIG: 03:15:55 :  locked false  
MIG: 03:15:55 : HDL Language: Verilog
MIG: 03:15:55 : compInfo: false
MIG: 03:15:55 : Vivado Options xc7a200t sbg484 -1
MIG: 03:15:55 : 1: xc7a200t 2: sbg484 3: -1
MIG: 03:15:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:15:55 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 03:15:55 : I am in catch area
MIG: 03:15:55 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 03:16:08 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 03:16:08 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 03:16:08 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 03:16:08 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 03:16:08 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 03:16:08 : Running vhdl_synth_rpr.xit
MIG: 03:16:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 03:16:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 03:16:08 : Running simulation.xit
MIG: 03:16:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 03:16:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 03:16:09 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 03:16:09 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 03:16:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 03:16:09 : Running implementation.xit
MIG: 03:16:09 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 03:16:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:45:17 : Running synthesis.xit
MIG: 08:45:17 : ################# RUNNING MIG BATCH ###################
MIG: 08:45:17 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 08:45:17 : synp_flow:  -- synthesis_mode: Other
MIG: 08:45:17 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 08:45:17 : vivado_mode: xpg_bd
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 1
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 : isPortInterface: 0
MIG: 08:45:17 :  locked false  
MIG: 08:45:17 : HDL Language: Verilog
MIG: 08:45:17 : compInfo: false
MIG: 08:45:17 : Vivado Options xc7a200t sbg484 -1
MIG: 08:45:17 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:45:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:45:17 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:45:17 : I am in catch area
MIG: 08:45:17 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:45:28 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:45:28 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 08:45:28 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 08:45:28 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 08:45:28 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:45:28 : Running vhdl_synth_rpr.xit
MIG: 08:45:28 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:45:28 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:45:29 : Running simulation.xit
MIG: 08:45:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:45:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:45:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:45:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:45:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:45:29 : Running implementation.xit
MIG: 08:45:29 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:45:29 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:49:11 : Running synthesis.xit
MIG: 08:49:11 : ################# RUNNING MIG BATCH ###################
MIG: 08:49:11 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 08:49:11 : synp_flow:  -- synthesis_mode: Other
MIG: 08:49:11 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 08:49:11 : vivado_mode: xpg_bd
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 1
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 : isPortInterface: 0
MIG: 08:49:11 :  locked false  
MIG: 08:49:11 : HDL Language: Verilog
MIG: 08:49:11 : compInfo: false
MIG: 08:49:11 : Vivado Options xc7a200t sbg484 -1
MIG: 08:49:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 08:49:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 08:49:11 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 08:49:11 : I am in catch area
MIG: 08:49:11 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 08:49:22 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 08:49:22 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 08:49:22 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 08:49:22 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 08:49:22 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 08:49:23 : Running vhdl_synth_rpr.xit
MIG: 08:49:23 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:49:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:49:23 : Running simulation.xit
MIG: 08:49:23 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:49:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:49:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:49:24 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:49:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 08:49:24 : Running implementation.xit
MIG: 08:49:24 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 08:49:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:43 : Running synthesis.xit
MIG: 13:52:44 : ################# RUNNING MIG BATCH ###################
MIG: 13:52:44 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 13:52:44 : synp_flow:  -- synthesis_mode: Other
MIG: 13:52:44 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 13:52:44 : vivado_mode: xpg_bd
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 1
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 : isPortInterface: 0
MIG: 13:52:44 :  locked false  
MIG: 13:52:44 : HDL Language: Verilog
MIG: 13:52:44 : compInfo: false
MIG: 13:52:44 : Vivado Options xc7a200t sbg484 -1
MIG: 13:52:44 : 1: xc7a200t 2: sbg484 3: -1
MIG: 13:52:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:52:44 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 13:52:44 : I am in catch area
MIG: 13:52:44 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 13:52:56 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 13:52:56 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 13:52:56 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 13:52:56 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 13:52:56 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 13:52:56 : Running vhdl_synth_rpr.xit
MIG: 13:52:56 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:56 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:57 : Running simulation.xit
MIG: 13:52:57 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:52:57 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 13:52:57 : Running implementation.xit
MIG: 13:52:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 13:52:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:10:56 : Running synthesis.xit
MIG: 18:10:56 : ################# RUNNING MIG BATCH ###################
MIG: 18:10:56 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 18:10:56 : synp_flow:  -- synthesis_mode: Other
MIG: 18:10:56 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 18:10:56 : vivado_mode: xpg_bd
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 1
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 : isPortInterface: 0
MIG: 18:10:56 :  locked false  
MIG: 18:10:56 : HDL Language: Verilog
MIG: 18:10:56 : compInfo: false
MIG: 18:10:56 : Vivado Options xc7a200t sbg484 -1
MIG: 18:10:56 : 1: xc7a200t 2: sbg484 3: -1
MIG: 18:10:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:10:56 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 18:10:56 : I am in catch area
MIG: 18:10:56 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 18:11:07 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 18:11:07 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 18:11:07 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 18:11:07 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 18:11:07 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:07 : Running vhdl_synth_rpr.xit
MIG: 18:11:07 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:11:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:11:08 : Running simulation.xit
MIG: 18:11:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:11:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:11:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:11:08 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:11:08 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:11:09 : Running implementation.xit
MIG: 18:11:09 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 18:11:09 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:54:05 : Running synthesis.xit
MIG: 20:54:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:54:05 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 20:54:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:54:05 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 20:54:05 : vivado_mode: xpg_bd
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 1
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 : isPortInterface: 0
MIG: 20:54:05 :  locked false  
MIG: 20:54:05 : HDL Language: Verilog
MIG: 20:54:05 : compInfo: false
MIG: 20:54:05 : Vivado Options xc7a200t sbg484 -1
MIG: 20:54:05 : 1: xc7a200t 2: sbg484 3: -1
MIG: 20:54:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:54:05 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 20:54:05 : I am in catch area
MIG: 20:54:05 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 20:54:17 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 20:54:17 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 20:54:17 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 20:54:17 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 20:54:17 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 20:54:18 : Running vhdl_synth_rpr.xit
MIG: 20:54:18 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:54:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:54:18 : Running simulation.xit
MIG: 20:54:18 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:54:18 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:54:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:54:19 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:54:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 20:54:19 : Running implementation.xit
MIG: 20:54:19 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 20:54:19 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:19:46 : Running synthesis.xit
MIG: 00:19:46 : ################# RUNNING MIG BATCH ###################
MIG: 00:19:46 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 00:19:46 : synp_flow:  -- synthesis_mode: Other
MIG: 00:19:46 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 00:19:46 : vivado_mode: xpg_bd
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 1
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 : isPortInterface: 0
MIG: 00:19:46 :  locked false  
MIG: 00:19:46 : HDL Language: Verilog
MIG: 00:19:46 : compInfo: false
MIG: 00:19:46 : Vivado Options xc7a200t sbg484 -1
MIG: 00:19:46 : 1: xc7a200t 2: sbg484 3: -1
MIG: 00:19:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 00:19:46 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 00:19:46 : I am in catch area
MIG: 00:19:46 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 00:19:57 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 00:19:57 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 00:19:57 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 00:19:57 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 00:19:57 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 00:19:57 : Running vhdl_synth_rpr.xit
MIG: 00:19:57 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:19:57 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:19:58 : Running simulation.xit
MIG: 00:19:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:19:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:19:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:19:58 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:19:58 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 00:19:59 : Running implementation.xit
MIG: 00:19:59 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 00:19:59 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:21:11 : Running synthesis.xit
MIG: 01:21:11 : ################# RUNNING MIG BATCH ###################
MIG: 01:21:11 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 01:21:11 : synp_flow:  -- synthesis_mode: Other
MIG: 01:21:11 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 01:21:11 : vivado_mode: xpg_bd
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:11 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 1
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 : isPortInterface: 0
MIG: 01:21:12 :  locked false  
MIG: 01:21:12 : HDL Language: Verilog
MIG: 01:21:12 : compInfo: false
MIG: 01:21:12 : Vivado Options xc7a200t sbg484 -1
MIG: 01:21:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 01:21:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 01:21:12 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 01:21:12 : I am in catch area
MIG: 01:21:12 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 01:21:22 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 01:21:22 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 01:21:22 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 01:21:22 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 01:21:22 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 01:21:23 : Running vhdl_synth_rpr.xit
MIG: 01:21:23 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:21:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:21:23 : Running simulation.xit
MIG: 01:21:23 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:21:23 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:21:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 01:21:24 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:21:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 01:21:24 : Running implementation.xit
MIG: 01:21:24 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 01:21:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:48:38 : Running synthesis.xit
MIG: 02:48:38 : ################# RUNNING MIG BATCH ###################
MIG: 02:48:38 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 02:48:38 : synp_flow:  -- synthesis_mode: Other
MIG: 02:48:38 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 02:48:38 : vivado_mode: xpg_bd
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 1
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 : isPortInterface: 0
MIG: 02:48:38 :  locked false  
MIG: 02:48:38 : HDL Language: Verilog
MIG: 02:48:38 : compInfo: false
MIG: 02:48:38 : Vivado Options xc7a200t sbg484 -1
MIG: 02:48:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 02:48:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:48:38 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 02:48:38 : I am in catch area
MIG: 02:48:38 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 02:48:51 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 02:48:51 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 02:48:51 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 02:48:51 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 02:48:51 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 02:48:51 : Running vhdl_synth_rpr.xit
MIG: 02:48:51 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 02:48:51 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:48:51 : Running simulation.xit
MIG: 02:48:52 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 02:48:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:48:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:48:52 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 02:48:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 02:48:52 : Running implementation.xit
MIG: 02:48:52 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 02:48:52 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:34:58 : Running synthesis.xit
MIG: 22:34:58 : ################# RUNNING MIG BATCH ###################
MIG: 22:34:58 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 22:34:58 : synp_flow:  -- synthesis_mode: Other
MIG: 22:34:58 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 22:34:58 : vivado_mode: xpg_bd
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 1
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 : isPortInterface: 0
MIG: 22:34:58 :  locked false  
MIG: 22:34:58 : HDL Language: Verilog
MIG: 22:34:58 : compInfo: false
MIG: 22:34:58 : Vivado Options xc7a200t sbg484 -1
MIG: 22:34:58 : 1: xc7a200t 2: sbg484 3: -1
MIG: 22:34:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:34:58 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 22:34:58 : I am in catch area
MIG: 22:34:58 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 22:35:14 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:35:14 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 22:35:14 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 22:35:14 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 22:35:14 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 22:35:14 : Running vhdl_synth_rpr.xit
MIG: 22:35:14 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:35:14 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:35:15 : Running simulation.xit
MIG: 22:35:15 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:35:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:35:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:35:15 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:35:15 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:35:15 : Running implementation.xit
MIG: 22:35:16 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 22:35:16 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:15:51 : Running synthesis.xit
MIG: 23:15:51 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:51 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 23:15:51 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:51 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:15:51 : vivado_mode: xpg_bd
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 1
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 : isPortInterface: 0
MIG: 23:15:51 :  locked false  
MIG: 23:15:51 : HDL Language: Verilog
MIG: 23:15:51 : compInfo: false
MIG: 23:15:51 : Vivado Options xc7a200t sbg484 -1
MIG: 23:15:51 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:15:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:15:51 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:15:51 : I am in catch area
MIG: 23:15:51 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:16:01 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:16:01 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:16:01 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:16:01 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:16:01 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:16:02 : Running vhdl_synth_rpr.xit
MIG: 23:16:02 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:16:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:16:02 : Running simulation.xit
MIG: 23:16:02 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:16:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:16:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:16:02 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:16:02 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:16:03 : Running implementation.xit
MIG: 23:16:03 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:16:03 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:52:22 : Running synthesis.xit
MIG: 23:52:22 : ################# RUNNING MIG BATCH ###################
MIG: 23:52:22 : Writing IN file for 'maxpool_test_cs_mig_7series_0_0'...compDirPath: c:/Xilinx/Vivado/2016.4/data/ip/xilinx/mig_7series_v4_0... instDirPath: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0
MIG: 23:52:22 : synp_flow:  -- synthesis_mode: Other
MIG: 23:52:22 : outputDirectory: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/_tmp/
MIG: 23:52:22 : vivado_mode: xpg_bd
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 1
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 : isPortInterface: 0
MIG: 23:52:22 :  locked false  
MIG: 23:52:22 : HDL Language: Verilog
MIG: 23:52:22 : compInfo: false
MIG: 23:52:22 : Vivado Options xc7a200t sbg484 -1
MIG: 23:52:22 : 1: xc7a200t 2: sbg484 3: -1
MIG: 23:52:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 23:52:22 : xilinx_path: C:/Xilinx/Vivado/2016.4/ids_lite/ISE
MIG: 23:52:22 : I am in catch area
MIG: 23:52:22 : Running C:/Xilinx/Vivado/2016.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.in -cg_exc_out c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/xil_txt.out ... 
MIG: 23:52:33 : XML_INPUT_FILE: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 23:52:33 : Component_Name: maxpool_test_cs_mig_7series_0_0
MIG: 23:52:33 : Moving maxpool_test_cs_mig_7series_0_0 ...
MIG: 23:52:33 : Moving maxpool_test_cs_mig_7series_0_0.veo ...
MIG: 23:52:33 : Moving maxpool_test_cs_mig_7series_0_0_xmdf.tcl ...
MIG: 23:52:33 : Running vhdl_synth_rpr.xit
MIG: 23:52:34 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:52:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:52:34 : Running simulation.xit
MIG: 23:52:34 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:52:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:52:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:52:34 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:52:34 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 23:52:35 : Running implementation.xit
MIG: 23:52:35 : IGN:     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> <==>     <ModuleName>maxpool_test_cs_mig_7series_0_0</ModuleName> 
MIG: 23:52:35 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 22:26:54 : xml_input_file: mig_a.prj
MIG: 22:26:54 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
MIG: 22:26:54 : xml_input_file: mig_a.prj
MIG: 22:26:54 : Absolute path of xml_input_file: c:/Thesis_Nexys_Video_2016_4/Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ip/maxpool_test_cs_mig_7series_0_0/mig_a.prj
