Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 8a2b772bd2f3425d81b4eaa536d1581b --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rotateTest_behav xil_defaultlib.rotateTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port clock on this module [/home/ecestudent/ECE2700/rotateLED/rotateLED.srcs/sources_1/new/rotateLED.v:41]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3250] File /home/ecestudent/ECE2700/rotateLED/rotateLED.srcs/sources_1/new/Dregister.v, line 23. Unsupported named port connection association : .clock(clk) where formal is alias port.
