Release 14.5 - par P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Thu Mar 23 19:38:26 2023

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   processor/StackRam/Mram_RAM1_RAMD_D1_O
   processor/StackRam/Mram_RAM2_RAMD_D1_O


