#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002ae31022620 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002ae310a1b00_0 .net "PC", 31 0, v000002ae31099470_0;  1 drivers
v000002ae310a1c40_0 .var "clk", 0 0;
v000002ae310a1d80_0 .net "clkout", 0 0, L_000002ae310a2d90;  1 drivers
v000002ae310a1e20_0 .net "cycles_consumed", 31 0, v000002ae310a12e0_0;  1 drivers
v000002ae310a2320_0 .var "rst", 0 0;
S_000002ae30fc4520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002ae31022620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002ae3103f6e0 .param/l "RType" 0 4 2, C4<000000>;
P_000002ae3103f718 .param/l "add" 0 4 5, C4<100000>;
P_000002ae3103f750 .param/l "addi" 0 4 8, C4<001000>;
P_000002ae3103f788 .param/l "addu" 0 4 5, C4<100001>;
P_000002ae3103f7c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002ae3103f7f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002ae3103f830 .param/l "beq" 0 4 10, C4<000100>;
P_000002ae3103f868 .param/l "bne" 0 4 10, C4<000101>;
P_000002ae3103f8a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ae3103f8d8 .param/l "j" 0 4 12, C4<000010>;
P_000002ae3103f910 .param/l "jal" 0 4 12, C4<000011>;
P_000002ae3103f948 .param/l "jr" 0 4 6, C4<001000>;
P_000002ae3103f980 .param/l "lw" 0 4 8, C4<100011>;
P_000002ae3103f9b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ae3103f9f0 .param/l "or_" 0 4 5, C4<100101>;
P_000002ae3103fa28 .param/l "ori" 0 4 8, C4<001101>;
P_000002ae3103fa60 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ae3103fa98 .param/l "sll" 0 4 6, C4<000000>;
P_000002ae3103fad0 .param/l "slt" 0 4 5, C4<101010>;
P_000002ae3103fb08 .param/l "slti" 0 4 8, C4<101010>;
P_000002ae3103fb40 .param/l "srl" 0 4 6, C4<000010>;
P_000002ae3103fb78 .param/l "sub" 0 4 5, C4<100010>;
P_000002ae3103fbb0 .param/l "subu" 0 4 5, C4<100011>;
P_000002ae3103fbe8 .param/l "sw" 0 4 8, C4<101011>;
P_000002ae3103fc20 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ae3103fc58 .param/l "xori" 0 4 8, C4<001110>;
L_000002ae310a32d0 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a3b90 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a2fc0 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a3730 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a3b20 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a3ab0 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a36c0 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a2d20 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a2d90 .functor OR 1, v000002ae310a1c40_0, v000002ae31029cf0_0, C4<0>, C4<0>;
L_000002ae310a2e00 .functor OR 1, L_000002ae310ecb30, L_000002ae310ed8f0, C4<0>, C4<0>;
L_000002ae310a3570 .functor AND 1, L_000002ae310eda30, L_000002ae310ec4f0, C4<1>, C4<1>;
L_000002ae310a3420 .functor NOT 1, v000002ae310a2320_0, C4<0>, C4<0>, C4<0>;
L_000002ae310a2e70 .functor OR 1, L_000002ae310ed850, L_000002ae310ecd10, C4<0>, C4<0>;
L_000002ae310a37a0 .functor OR 1, L_000002ae310a2e70, L_000002ae310ec1d0, C4<0>, C4<0>;
L_000002ae310a2ee0 .functor OR 1, L_000002ae310ed350, L_000002ae310fee70, C4<0>, C4<0>;
L_000002ae310a3180 .functor AND 1, L_000002ae310ed2b0, L_000002ae310a2ee0, C4<1>, C4<1>;
L_000002ae310a3340 .functor OR 1, L_000002ae310feab0, L_000002ae310fe010, C4<0>, C4<0>;
L_000002ae310a33b0 .functor AND 1, L_000002ae310fef10, L_000002ae310a3340, C4<1>, C4<1>;
L_000002ae310a3260 .functor NOT 1, L_000002ae310a2d90, C4<0>, C4<0>, C4<0>;
v000002ae310989d0_0 .net "ALUOp", 3 0, v000002ae3102b370_0;  1 drivers
v000002ae310998d0_0 .net "ALUResult", 31 0, v000002ae31098750_0;  1 drivers
v000002ae3109a410_0 .net "ALUSrc", 0 0, v000002ae31029ed0_0;  1 drivers
v000002ae3105c460_0 .net "ALUin2", 31 0, L_000002ae310febf0;  1 drivers
v000002ae3105d220_0 .net "MemReadEn", 0 0, v000002ae3102af10_0;  1 drivers
v000002ae3105c6e0_0 .net "MemWriteEn", 0 0, v000002ae3102a3d0_0;  1 drivers
v000002ae3105c8c0_0 .net "MemtoReg", 0 0, v000002ae31029930_0;  1 drivers
v000002ae3105c3c0_0 .net "PC", 31 0, v000002ae31099470_0;  alias, 1 drivers
v000002ae3105c1e0_0 .net "PCPlus1", 31 0, L_000002ae310ebf50;  1 drivers
v000002ae3105bec0_0 .net "PCsrc", 0 0, v000002ae3109a4b0_0;  1 drivers
v000002ae3105c280_0 .net "RegDst", 0 0, v000002ae31029a70_0;  1 drivers
v000002ae3105d900_0 .net "RegWriteEn", 0 0, v000002ae3102b2d0_0;  1 drivers
v000002ae3105c320_0 .net "WriteRegister", 4 0, L_000002ae310ec130;  1 drivers
v000002ae3105da40_0 .net *"_ivl_0", 0 0, L_000002ae310a32d0;  1 drivers
L_000002ae310a3cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ae3105d5e0_0 .net/2u *"_ivl_10", 4 0, L_000002ae310a3cc0;  1 drivers
L_000002ae310a40b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105c500_0 .net *"_ivl_101", 15 0, L_000002ae310a40b0;  1 drivers
v000002ae3105c960_0 .net *"_ivl_102", 31 0, L_000002ae310ecbd0;  1 drivers
L_000002ae310a40f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105c5a0_0 .net *"_ivl_105", 25 0, L_000002ae310a40f8;  1 drivers
L_000002ae310a4140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105c780_0 .net/2u *"_ivl_106", 31 0, L_000002ae310a4140;  1 drivers
v000002ae3105dae0_0 .net *"_ivl_108", 0 0, L_000002ae310eda30;  1 drivers
L_000002ae310a4188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002ae3105cc80_0 .net/2u *"_ivl_110", 5 0, L_000002ae310a4188;  1 drivers
v000002ae3105d040_0 .net *"_ivl_112", 0 0, L_000002ae310ec4f0;  1 drivers
v000002ae3105c140_0 .net *"_ivl_115", 0 0, L_000002ae310a3570;  1 drivers
v000002ae3105c640_0 .net *"_ivl_116", 47 0, L_000002ae310ebff0;  1 drivers
L_000002ae310a41d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105cb40_0 .net *"_ivl_119", 15 0, L_000002ae310a41d0;  1 drivers
L_000002ae310a3d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ae3105bf60_0 .net/2u *"_ivl_12", 5 0, L_000002ae310a3d08;  1 drivers
v000002ae3105cdc0_0 .net *"_ivl_120", 47 0, L_000002ae310ece50;  1 drivers
L_000002ae310a4218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105c000_0 .net *"_ivl_123", 15 0, L_000002ae310a4218;  1 drivers
v000002ae3105c820_0 .net *"_ivl_125", 0 0, L_000002ae310ed3f0;  1 drivers
v000002ae3105c0a0_0 .net *"_ivl_126", 31 0, L_000002ae310ebe10;  1 drivers
v000002ae3105ca00_0 .net *"_ivl_128", 47 0, L_000002ae310ed490;  1 drivers
v000002ae3105caa0_0 .net *"_ivl_130", 47 0, L_000002ae310ebcd0;  1 drivers
v000002ae3105d180_0 .net *"_ivl_132", 47 0, L_000002ae310ebeb0;  1 drivers
v000002ae3105cbe0_0 .net *"_ivl_134", 47 0, L_000002ae310ec6d0;  1 drivers
v000002ae3105cd20_0 .net *"_ivl_14", 0 0, L_000002ae310a2500;  1 drivers
v000002ae3105db80_0 .net *"_ivl_140", 0 0, L_000002ae310a3420;  1 drivers
L_000002ae310a42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105cfa0_0 .net/2u *"_ivl_142", 31 0, L_000002ae310a42a8;  1 drivers
L_000002ae310a4380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002ae3105d9a0_0 .net/2u *"_ivl_146", 5 0, L_000002ae310a4380;  1 drivers
v000002ae3105ce60_0 .net *"_ivl_148", 0 0, L_000002ae310ed850;  1 drivers
L_000002ae310a43c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002ae3105d2c0_0 .net/2u *"_ivl_150", 5 0, L_000002ae310a43c8;  1 drivers
v000002ae3105cf00_0 .net *"_ivl_152", 0 0, L_000002ae310ecd10;  1 drivers
v000002ae3105d0e0_0 .net *"_ivl_155", 0 0, L_000002ae310a2e70;  1 drivers
L_000002ae310a4410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002ae3105d360_0 .net/2u *"_ivl_156", 5 0, L_000002ae310a4410;  1 drivers
v000002ae3105d400_0 .net *"_ivl_158", 0 0, L_000002ae310ec1d0;  1 drivers
L_000002ae310a3d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002ae3105d720_0 .net/2u *"_ivl_16", 4 0, L_000002ae310a3d50;  1 drivers
v000002ae3105dc20_0 .net *"_ivl_161", 0 0, L_000002ae310a37a0;  1 drivers
L_000002ae310a4458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105d4a0_0 .net/2u *"_ivl_162", 15 0, L_000002ae310a4458;  1 drivers
v000002ae3105bd80_0 .net *"_ivl_164", 31 0, L_000002ae310ec9f0;  1 drivers
v000002ae3105d540_0 .net *"_ivl_167", 0 0, L_000002ae310ecf90;  1 drivers
v000002ae3105be20_0 .net *"_ivl_168", 15 0, L_000002ae310ed210;  1 drivers
v000002ae3105d680_0 .net *"_ivl_170", 31 0, L_000002ae310ed0d0;  1 drivers
v000002ae3105d7c0_0 .net *"_ivl_174", 31 0, L_000002ae310ed170;  1 drivers
L_000002ae310a44a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3105d860_0 .net *"_ivl_177", 25 0, L_000002ae310a44a0;  1 drivers
L_000002ae310a44e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109f410_0 .net/2u *"_ivl_178", 31 0, L_000002ae310a44e8;  1 drivers
v000002ae3109f5f0_0 .net *"_ivl_180", 0 0, L_000002ae310ed2b0;  1 drivers
L_000002ae310a4530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109fd70_0 .net/2u *"_ivl_182", 5 0, L_000002ae310a4530;  1 drivers
v000002ae3109efb0_0 .net *"_ivl_184", 0 0, L_000002ae310ed350;  1 drivers
L_000002ae310a4578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ae310a06d0_0 .net/2u *"_ivl_186", 5 0, L_000002ae310a4578;  1 drivers
v000002ae310a0310_0 .net *"_ivl_188", 0 0, L_000002ae310fee70;  1 drivers
v000002ae310a0090_0 .net *"_ivl_19", 4 0, L_000002ae310a2640;  1 drivers
v000002ae310a0770_0 .net *"_ivl_191", 0 0, L_000002ae310a2ee0;  1 drivers
v000002ae310a01d0_0 .net *"_ivl_193", 0 0, L_000002ae310a3180;  1 drivers
L_000002ae310a45c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ae3109ed30_0 .net/2u *"_ivl_194", 5 0, L_000002ae310a45c0;  1 drivers
v000002ae3109f910_0 .net *"_ivl_196", 0 0, L_000002ae310fe8d0;  1 drivers
L_000002ae310a4608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ae3109f0f0_0 .net/2u *"_ivl_198", 31 0, L_000002ae310a4608;  1 drivers
L_000002ae310a3c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109f4b0_0 .net/2u *"_ivl_2", 5 0, L_000002ae310a3c78;  1 drivers
v000002ae3109faf0_0 .net *"_ivl_20", 4 0, L_000002ae310a26e0;  1 drivers
v000002ae3109edd0_0 .net *"_ivl_200", 31 0, L_000002ae310fe470;  1 drivers
v000002ae310a03b0_0 .net *"_ivl_204", 31 0, L_000002ae310ff410;  1 drivers
L_000002ae310a4650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109fe10_0 .net *"_ivl_207", 25 0, L_000002ae310a4650;  1 drivers
L_000002ae310a4698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae310a08b0_0 .net/2u *"_ivl_208", 31 0, L_000002ae310a4698;  1 drivers
v000002ae3109f690_0 .net *"_ivl_210", 0 0, L_000002ae310fef10;  1 drivers
L_000002ae310a46e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109feb0_0 .net/2u *"_ivl_212", 5 0, L_000002ae310a46e0;  1 drivers
v000002ae3109fc30_0 .net *"_ivl_214", 0 0, L_000002ae310feab0;  1 drivers
L_000002ae310a4728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ae310a0130_0 .net/2u *"_ivl_216", 5 0, L_000002ae310a4728;  1 drivers
v000002ae3109ee70_0 .net *"_ivl_218", 0 0, L_000002ae310fe010;  1 drivers
v000002ae3109f050_0 .net *"_ivl_221", 0 0, L_000002ae310a3340;  1 drivers
v000002ae3109f550_0 .net *"_ivl_223", 0 0, L_000002ae310a33b0;  1 drivers
L_000002ae310a4770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ae3109fff0_0 .net/2u *"_ivl_224", 5 0, L_000002ae310a4770;  1 drivers
v000002ae3109f9b0_0 .net *"_ivl_226", 0 0, L_000002ae310fe650;  1 drivers
v000002ae3109fa50_0 .net *"_ivl_228", 31 0, L_000002ae310ff050;  1 drivers
v000002ae310a0810_0 .net *"_ivl_24", 0 0, L_000002ae310a2fc0;  1 drivers
L_000002ae310a3d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ae3109f190_0 .net/2u *"_ivl_26", 4 0, L_000002ae310a3d98;  1 drivers
v000002ae310a0950_0 .net *"_ivl_29", 4 0, L_000002ae310a2820;  1 drivers
v000002ae3109fcd0_0 .net *"_ivl_32", 0 0, L_000002ae310a3730;  1 drivers
L_000002ae310a3de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002ae3109ec90_0 .net/2u *"_ivl_34", 4 0, L_000002ae310a3de0;  1 drivers
v000002ae3109ff50_0 .net *"_ivl_37", 4 0, L_000002ae310a2a00;  1 drivers
v000002ae3109f730_0 .net *"_ivl_40", 0 0, L_000002ae310a3b20;  1 drivers
L_000002ae310a3e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109ef10_0 .net/2u *"_ivl_42", 15 0, L_000002ae310a3e28;  1 drivers
v000002ae310a09f0_0 .net *"_ivl_45", 15 0, L_000002ae310ec270;  1 drivers
v000002ae3109f7d0_0 .net *"_ivl_48", 0 0, L_000002ae310a3ab0;  1 drivers
v000002ae310a0a90_0 .net *"_ivl_5", 5 0, L_000002ae310a23c0;  1 drivers
L_000002ae310a3e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109f230_0 .net/2u *"_ivl_50", 36 0, L_000002ae310a3e70;  1 drivers
L_000002ae310a3eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109f2d0_0 .net/2u *"_ivl_52", 31 0, L_000002ae310a3eb8;  1 drivers
v000002ae3109fb90_0 .net *"_ivl_55", 4 0, L_000002ae310ed5d0;  1 drivers
v000002ae3109f370_0 .net *"_ivl_56", 36 0, L_000002ae310ed670;  1 drivers
v000002ae310a0270_0 .net *"_ivl_58", 36 0, L_000002ae310eca90;  1 drivers
v000002ae310a0450_0 .net *"_ivl_62", 0 0, L_000002ae310a36c0;  1 drivers
L_000002ae310a3f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002ae310a04f0_0 .net/2u *"_ivl_64", 5 0, L_000002ae310a3f00;  1 drivers
v000002ae310a0590_0 .net *"_ivl_67", 5 0, L_000002ae310ec810;  1 drivers
v000002ae3109f870_0 .net *"_ivl_70", 0 0, L_000002ae310a2d20;  1 drivers
L_000002ae310a3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae310a0630_0 .net/2u *"_ivl_72", 57 0, L_000002ae310a3f48;  1 drivers
L_000002ae310a3f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae310a0b30_0 .net/2u *"_ivl_74", 31 0, L_000002ae310a3f90;  1 drivers
v000002ae310a1f60_0 .net *"_ivl_77", 25 0, L_000002ae310ec310;  1 drivers
v000002ae310a1240_0 .net *"_ivl_78", 57 0, L_000002ae310ed030;  1 drivers
v000002ae310a2000_0 .net *"_ivl_8", 0 0, L_000002ae310a3b90;  1 drivers
v000002ae310a2aa0_0 .net *"_ivl_80", 57 0, L_000002ae310ec590;  1 drivers
L_000002ae310a3fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002ae310a16a0_0 .net/2u *"_ivl_84", 31 0, L_000002ae310a3fd8;  1 drivers
L_000002ae310a4020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002ae310a0d40_0 .net/2u *"_ivl_88", 5 0, L_000002ae310a4020;  1 drivers
v000002ae310a1100_0 .net *"_ivl_90", 0 0, L_000002ae310ecb30;  1 drivers
L_000002ae310a4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002ae310a2960_0 .net/2u *"_ivl_92", 5 0, L_000002ae310a4068;  1 drivers
v000002ae310a0de0_0 .net *"_ivl_94", 0 0, L_000002ae310ed8f0;  1 drivers
v000002ae310a1560_0 .net *"_ivl_97", 0 0, L_000002ae310a2e00;  1 drivers
v000002ae310a1ce0_0 .net *"_ivl_98", 47 0, L_000002ae310ecef0;  1 drivers
v000002ae310a0f20_0 .net "adderResult", 31 0, L_000002ae310ecdb0;  1 drivers
v000002ae310a1060_0 .net "address", 31 0, L_000002ae310ed990;  1 drivers
v000002ae310a1a60_0 .net "clk", 0 0, L_000002ae310a2d90;  alias, 1 drivers
v000002ae310a12e0_0 .var "cycles_consumed", 31 0;
v000002ae310a17e0_0 .net "extImm", 31 0, L_000002ae310ed7b0;  1 drivers
v000002ae310a2140_0 .net "funct", 5 0, L_000002ae310edb70;  1 drivers
v000002ae310a1600_0 .net "hlt", 0 0, v000002ae31029cf0_0;  1 drivers
v000002ae310a1ec0_0 .net "imm", 15 0, L_000002ae310edad0;  1 drivers
v000002ae310a0e80_0 .net "immediate", 31 0, L_000002ae310ffa50;  1 drivers
v000002ae310a1ba0_0 .net "input_clk", 0 0, v000002ae310a1c40_0;  1 drivers
v000002ae310a1380_0 .net "instruction", 31 0, L_000002ae310ed530;  1 drivers
v000002ae310a20a0_0 .net "memoryReadData", 31 0, v000002ae310990b0_0;  1 drivers
v000002ae310a1740_0 .net "nextPC", 31 0, L_000002ae310ec090;  1 drivers
v000002ae310a11a0_0 .net "opcode", 5 0, L_000002ae310a2460;  1 drivers
v000002ae310a19c0_0 .net "rd", 4 0, L_000002ae310a2780;  1 drivers
v000002ae310a0ca0_0 .net "readData1", 31 0, L_000002ae310a2cb0;  1 drivers
v000002ae310a0fc0_0 .net "readData1_w", 31 0, L_000002ae310fe150;  1 drivers
v000002ae310a25a0_0 .net "readData2", 31 0, L_000002ae310a38f0;  1 drivers
v000002ae310a2b40_0 .net "rs", 4 0, L_000002ae310a28c0;  1 drivers
v000002ae310a1420_0 .net "rst", 0 0, v000002ae310a2320_0;  1 drivers
v000002ae310a14c0_0 .net "rt", 4 0, L_000002ae310ec450;  1 drivers
v000002ae310a21e0_0 .net "shamt", 31 0, L_000002ae310ec630;  1 drivers
v000002ae310a1880_0 .net "wire_instruction", 31 0, L_000002ae310a3110;  1 drivers
v000002ae310a1920_0 .net "writeData", 31 0, L_000002ae310fe290;  1 drivers
v000002ae310a2280_0 .net "zero", 0 0, L_000002ae310fe1f0;  1 drivers
L_000002ae310a23c0 .part L_000002ae310ed530, 26, 6;
L_000002ae310a2460 .functor MUXZ 6, L_000002ae310a23c0, L_000002ae310a3c78, L_000002ae310a32d0, C4<>;
L_000002ae310a2500 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a3d08;
L_000002ae310a2640 .part L_000002ae310ed530, 11, 5;
L_000002ae310a26e0 .functor MUXZ 5, L_000002ae310a2640, L_000002ae310a3d50, L_000002ae310a2500, C4<>;
L_000002ae310a2780 .functor MUXZ 5, L_000002ae310a26e0, L_000002ae310a3cc0, L_000002ae310a3b90, C4<>;
L_000002ae310a2820 .part L_000002ae310ed530, 21, 5;
L_000002ae310a28c0 .functor MUXZ 5, L_000002ae310a2820, L_000002ae310a3d98, L_000002ae310a2fc0, C4<>;
L_000002ae310a2a00 .part L_000002ae310ed530, 16, 5;
L_000002ae310ec450 .functor MUXZ 5, L_000002ae310a2a00, L_000002ae310a3de0, L_000002ae310a3730, C4<>;
L_000002ae310ec270 .part L_000002ae310ed530, 0, 16;
L_000002ae310edad0 .functor MUXZ 16, L_000002ae310ec270, L_000002ae310a3e28, L_000002ae310a3b20, C4<>;
L_000002ae310ed5d0 .part L_000002ae310ed530, 6, 5;
L_000002ae310ed670 .concat [ 5 32 0 0], L_000002ae310ed5d0, L_000002ae310a3eb8;
L_000002ae310eca90 .functor MUXZ 37, L_000002ae310ed670, L_000002ae310a3e70, L_000002ae310a3ab0, C4<>;
L_000002ae310ec630 .part L_000002ae310eca90, 0, 32;
L_000002ae310ec810 .part L_000002ae310ed530, 0, 6;
L_000002ae310edb70 .functor MUXZ 6, L_000002ae310ec810, L_000002ae310a3f00, L_000002ae310a36c0, C4<>;
L_000002ae310ec310 .part L_000002ae310ed530, 0, 26;
L_000002ae310ed030 .concat [ 26 32 0 0], L_000002ae310ec310, L_000002ae310a3f90;
L_000002ae310ec590 .functor MUXZ 58, L_000002ae310ed030, L_000002ae310a3f48, L_000002ae310a2d20, C4<>;
L_000002ae310ed990 .part L_000002ae310ec590, 0, 32;
L_000002ae310ebf50 .arith/sum 32, v000002ae31099470_0, L_000002ae310a3fd8;
L_000002ae310ecb30 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a4020;
L_000002ae310ed8f0 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a4068;
L_000002ae310ecef0 .concat [ 32 16 0 0], L_000002ae310ed990, L_000002ae310a40b0;
L_000002ae310ecbd0 .concat [ 6 26 0 0], L_000002ae310a2460, L_000002ae310a40f8;
L_000002ae310eda30 .cmp/eq 32, L_000002ae310ecbd0, L_000002ae310a4140;
L_000002ae310ec4f0 .cmp/eq 6, L_000002ae310edb70, L_000002ae310a4188;
L_000002ae310ebff0 .concat [ 32 16 0 0], L_000002ae310a2cb0, L_000002ae310a41d0;
L_000002ae310ece50 .concat [ 32 16 0 0], v000002ae31099470_0, L_000002ae310a4218;
L_000002ae310ed3f0 .part L_000002ae310edad0, 15, 1;
LS_000002ae310ebe10_0_0 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_0_4 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_0_8 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_0_12 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_0_16 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_0_20 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_0_24 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_0_28 .concat [ 1 1 1 1], L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0, L_000002ae310ed3f0;
LS_000002ae310ebe10_1_0 .concat [ 4 4 4 4], LS_000002ae310ebe10_0_0, LS_000002ae310ebe10_0_4, LS_000002ae310ebe10_0_8, LS_000002ae310ebe10_0_12;
LS_000002ae310ebe10_1_4 .concat [ 4 4 4 4], LS_000002ae310ebe10_0_16, LS_000002ae310ebe10_0_20, LS_000002ae310ebe10_0_24, LS_000002ae310ebe10_0_28;
L_000002ae310ebe10 .concat [ 16 16 0 0], LS_000002ae310ebe10_1_0, LS_000002ae310ebe10_1_4;
L_000002ae310ed490 .concat [ 16 32 0 0], L_000002ae310edad0, L_000002ae310ebe10;
L_000002ae310ebcd0 .arith/sum 48, L_000002ae310ece50, L_000002ae310ed490;
L_000002ae310ebeb0 .functor MUXZ 48, L_000002ae310ebcd0, L_000002ae310ebff0, L_000002ae310a3570, C4<>;
L_000002ae310ec6d0 .functor MUXZ 48, L_000002ae310ebeb0, L_000002ae310ecef0, L_000002ae310a2e00, C4<>;
L_000002ae310ecdb0 .part L_000002ae310ec6d0, 0, 32;
L_000002ae310ec090 .functor MUXZ 32, L_000002ae310ebf50, L_000002ae310ecdb0, v000002ae3109a4b0_0, C4<>;
L_000002ae310ed530 .functor MUXZ 32, L_000002ae310a3110, L_000002ae310a42a8, L_000002ae310a3420, C4<>;
L_000002ae310ed850 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a4380;
L_000002ae310ecd10 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a43c8;
L_000002ae310ec1d0 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a4410;
L_000002ae310ec9f0 .concat [ 16 16 0 0], L_000002ae310edad0, L_000002ae310a4458;
L_000002ae310ecf90 .part L_000002ae310edad0, 15, 1;
LS_000002ae310ed210_0_0 .concat [ 1 1 1 1], L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90;
LS_000002ae310ed210_0_4 .concat [ 1 1 1 1], L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90;
LS_000002ae310ed210_0_8 .concat [ 1 1 1 1], L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90;
LS_000002ae310ed210_0_12 .concat [ 1 1 1 1], L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90, L_000002ae310ecf90;
L_000002ae310ed210 .concat [ 4 4 4 4], LS_000002ae310ed210_0_0, LS_000002ae310ed210_0_4, LS_000002ae310ed210_0_8, LS_000002ae310ed210_0_12;
L_000002ae310ed0d0 .concat [ 16 16 0 0], L_000002ae310edad0, L_000002ae310ed210;
L_000002ae310ed7b0 .functor MUXZ 32, L_000002ae310ed0d0, L_000002ae310ec9f0, L_000002ae310a37a0, C4<>;
L_000002ae310ed170 .concat [ 6 26 0 0], L_000002ae310a2460, L_000002ae310a44a0;
L_000002ae310ed2b0 .cmp/eq 32, L_000002ae310ed170, L_000002ae310a44e8;
L_000002ae310ed350 .cmp/eq 6, L_000002ae310edb70, L_000002ae310a4530;
L_000002ae310fee70 .cmp/eq 6, L_000002ae310edb70, L_000002ae310a4578;
L_000002ae310fe8d0 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a45c0;
L_000002ae310fe470 .functor MUXZ 32, L_000002ae310ed7b0, L_000002ae310a4608, L_000002ae310fe8d0, C4<>;
L_000002ae310ffa50 .functor MUXZ 32, L_000002ae310fe470, L_000002ae310ec630, L_000002ae310a3180, C4<>;
L_000002ae310ff410 .concat [ 6 26 0 0], L_000002ae310a2460, L_000002ae310a4650;
L_000002ae310fef10 .cmp/eq 32, L_000002ae310ff410, L_000002ae310a4698;
L_000002ae310feab0 .cmp/eq 6, L_000002ae310edb70, L_000002ae310a46e0;
L_000002ae310fe010 .cmp/eq 6, L_000002ae310edb70, L_000002ae310a4728;
L_000002ae310fe650 .cmp/eq 6, L_000002ae310a2460, L_000002ae310a4770;
L_000002ae310ff050 .functor MUXZ 32, L_000002ae310a2cb0, v000002ae31099470_0, L_000002ae310fe650, C4<>;
L_000002ae310fe150 .functor MUXZ 32, L_000002ae310ff050, L_000002ae310a38f0, L_000002ae310a33b0, C4<>;
S_000002ae30fc46b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ae31031950 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ae310a31f0 .functor NOT 1, v000002ae31029ed0_0, C4<0>, C4<0>, C4<0>;
v000002ae3102abf0_0 .net *"_ivl_0", 0 0, L_000002ae310a31f0;  1 drivers
v000002ae31029bb0_0 .net "in1", 31 0, L_000002ae310a38f0;  alias, 1 drivers
v000002ae310297f0_0 .net "in2", 31 0, L_000002ae310ffa50;  alias, 1 drivers
v000002ae31029890_0 .net "out", 31 0, L_000002ae310febf0;  alias, 1 drivers
v000002ae3102add0_0 .net "s", 0 0, v000002ae31029ed0_0;  alias, 1 drivers
L_000002ae310febf0 .functor MUXZ 32, L_000002ae310ffa50, L_000002ae310a38f0, L_000002ae310a31f0, C4<>;
S_000002ae30ee69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002ae310980a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002ae310980d8 .param/l "add" 0 4 5, C4<100000>;
P_000002ae31098110 .param/l "addi" 0 4 8, C4<001000>;
P_000002ae31098148 .param/l "addu" 0 4 5, C4<100001>;
P_000002ae31098180 .param/l "and_" 0 4 5, C4<100100>;
P_000002ae310981b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002ae310981f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002ae31098228 .param/l "bne" 0 4 10, C4<000101>;
P_000002ae31098260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ae31098298 .param/l "j" 0 4 12, C4<000010>;
P_000002ae310982d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002ae31098308 .param/l "jr" 0 4 6, C4<001000>;
P_000002ae31098340 .param/l "lw" 0 4 8, C4<100011>;
P_000002ae31098378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ae310983b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002ae310983e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002ae31098420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ae31098458 .param/l "sll" 0 4 6, C4<000000>;
P_000002ae31098490 .param/l "slt" 0 4 5, C4<101010>;
P_000002ae310984c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002ae31098500 .param/l "srl" 0 4 6, C4<000010>;
P_000002ae31098538 .param/l "sub" 0 4 5, C4<100010>;
P_000002ae31098570 .param/l "subu" 0 4 5, C4<100011>;
P_000002ae310985a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002ae310985e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ae31098618 .param/l "xori" 0 4 8, C4<001110>;
v000002ae3102b370_0 .var "ALUOp", 3 0;
v000002ae31029ed0_0 .var "ALUSrc", 0 0;
v000002ae3102af10_0 .var "MemReadEn", 0 0;
v000002ae3102a3d0_0 .var "MemWriteEn", 0 0;
v000002ae31029930_0 .var "MemtoReg", 0 0;
v000002ae31029a70_0 .var "RegDst", 0 0;
v000002ae3102b2d0_0 .var "RegWriteEn", 0 0;
v000002ae31029c50_0 .net "funct", 5 0, L_000002ae310edb70;  alias, 1 drivers
v000002ae31029cf0_0 .var "hlt", 0 0;
v000002ae3102afb0_0 .net "opcode", 5 0, L_000002ae310a2460;  alias, 1 drivers
v000002ae3102a830_0 .net "rst", 0 0, v000002ae310a2320_0;  alias, 1 drivers
E_000002ae31031c90 .event anyedge, v000002ae3102a830_0, v000002ae3102afb0_0, v000002ae31029c50_0;
S_000002ae30ee6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002ae31031a50 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002ae310a3110 .functor BUFZ 32, L_000002ae310ecc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ae3102b050_0 .net "Data_Out", 31 0, L_000002ae310a3110;  alias, 1 drivers
v000002ae31029d90 .array "InstMem", 0 1023, 31 0;
v000002ae31029f70_0 .net *"_ivl_0", 31 0, L_000002ae310ecc70;  1 drivers
v000002ae3102a010_0 .net *"_ivl_3", 9 0, L_000002ae310ebd70;  1 drivers
v000002ae3102a6f0_0 .net *"_ivl_4", 11 0, L_000002ae310ec3b0;  1 drivers
L_000002ae310a4260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ae3102a470_0 .net *"_ivl_7", 1 0, L_000002ae310a4260;  1 drivers
v000002ae3102b0f0_0 .net "addr", 31 0, v000002ae31099470_0;  alias, 1 drivers
v000002ae3102a5b0_0 .var/i "i", 31 0;
L_000002ae310ecc70 .array/port v000002ae31029d90, L_000002ae310ec3b0;
L_000002ae310ebd70 .part v000002ae31099470_0, 0, 10;
L_000002ae310ec3b0 .concat [ 10 2 0 0], L_000002ae310ebd70, L_000002ae310a4260;
S_000002ae30fc1bc0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002ae310a2cb0 .functor BUFZ 32, L_000002ae310ec770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ae310a38f0 .functor BUFZ 32, L_000002ae310ec950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ae3102a790_0 .net *"_ivl_0", 31 0, L_000002ae310ec770;  1 drivers
v000002ae3102a8d0_0 .net *"_ivl_10", 6 0, L_000002ae310ed710;  1 drivers
L_000002ae310a4338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ae31005a40_0 .net *"_ivl_13", 1 0, L_000002ae310a4338;  1 drivers
v000002ae310070c0_0 .net *"_ivl_2", 6 0, L_000002ae310ec8b0;  1 drivers
L_000002ae310a42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ae31099dd0_0 .net *"_ivl_5", 1 0, L_000002ae310a42f0;  1 drivers
v000002ae31098ed0_0 .net *"_ivl_8", 31 0, L_000002ae310ec950;  1 drivers
v000002ae31099e70_0 .net "clk", 0 0, L_000002ae310a2d90;  alias, 1 drivers
v000002ae31098bb0_0 .var/i "i", 31 0;
v000002ae31099b50_0 .net "readData1", 31 0, L_000002ae310a2cb0;  alias, 1 drivers
v000002ae31099f10_0 .net "readData2", 31 0, L_000002ae310a38f0;  alias, 1 drivers
v000002ae3109a230_0 .net "readRegister1", 4 0, L_000002ae310a28c0;  alias, 1 drivers
v000002ae31098b10_0 .net "readRegister2", 4 0, L_000002ae310ec450;  alias, 1 drivers
v000002ae310986b0 .array "registers", 31 0, 31 0;
v000002ae3109a550_0 .net "rst", 0 0, v000002ae310a2320_0;  alias, 1 drivers
v000002ae31099150_0 .net "we", 0 0, v000002ae3102b2d0_0;  alias, 1 drivers
v000002ae31099510_0 .net "writeData", 31 0, L_000002ae310fe290;  alias, 1 drivers
v000002ae31099bf0_0 .net "writeRegister", 4 0, L_000002ae310ec130;  alias, 1 drivers
E_000002ae31031cd0/0 .event negedge, v000002ae3102a830_0;
E_000002ae31031cd0/1 .event posedge, v000002ae31099e70_0;
E_000002ae31031cd0 .event/or E_000002ae31031cd0/0, E_000002ae31031cd0/1;
L_000002ae310ec770 .array/port v000002ae310986b0, L_000002ae310ec8b0;
L_000002ae310ec8b0 .concat [ 5 2 0 0], L_000002ae310a28c0, L_000002ae310a42f0;
L_000002ae310ec950 .array/port v000002ae310986b0, L_000002ae310ed710;
L_000002ae310ed710 .concat [ 5 2 0 0], L_000002ae310ec450, L_000002ae310a4338;
S_000002ae30fc1d50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002ae30fc1bc0;
 .timescale 0 0;
v000002ae3102b190_0 .var/i "i", 31 0;
S_000002ae30fadd60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002ae31032390 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002ae310a30a0 .functor NOT 1, v000002ae31029a70_0, C4<0>, C4<0>, C4<0>;
v000002ae31098890_0 .net *"_ivl_0", 0 0, L_000002ae310a30a0;  1 drivers
v000002ae3109a0f0_0 .net "in1", 4 0, L_000002ae310ec450;  alias, 1 drivers
v000002ae31098c50_0 .net "in2", 4 0, L_000002ae310a2780;  alias, 1 drivers
v000002ae31098cf0_0 .net "out", 4 0, L_000002ae310ec130;  alias, 1 drivers
v000002ae31099ab0_0 .net "s", 0 0, v000002ae31029a70_0;  alias, 1 drivers
L_000002ae310ec130 .functor MUXZ 5, L_000002ae310a2780, L_000002ae310ec450, L_000002ae310a30a0, C4<>;
S_000002ae30fadef0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002ae31032610 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002ae310a3880 .functor NOT 1, v000002ae31029930_0, C4<0>, C4<0>, C4<0>;
v000002ae31099a10_0 .net *"_ivl_0", 0 0, L_000002ae310a3880;  1 drivers
v000002ae310996f0_0 .net "in1", 31 0, v000002ae31098750_0;  alias, 1 drivers
v000002ae310987f0_0 .net "in2", 31 0, v000002ae310990b0_0;  alias, 1 drivers
v000002ae31099c90_0 .net "out", 31 0, L_000002ae310fe290;  alias, 1 drivers
v000002ae31099d30_0 .net "s", 0 0, v000002ae31029930_0;  alias, 1 drivers
L_000002ae310fe290 .functor MUXZ 32, v000002ae310990b0_0, v000002ae31098750_0, L_000002ae310a3880, C4<>;
S_000002ae30ff4a30 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002ae30ff4bc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002ae30ff4bf8 .param/l "AND" 0 9 12, C4<0010>;
P_000002ae30ff4c30 .param/l "NOR" 0 9 12, C4<0101>;
P_000002ae30ff4c68 .param/l "OR" 0 9 12, C4<0011>;
P_000002ae30ff4ca0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002ae30ff4cd8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002ae30ff4d10 .param/l "SLT" 0 9 12, C4<0110>;
P_000002ae30ff4d48 .param/l "SRL" 0 9 12, C4<1001>;
P_000002ae30ff4d80 .param/l "SUB" 0 9 12, C4<0001>;
P_000002ae30ff4db8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002ae30ff4df0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002ae30ff4e28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002ae310a47b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae3109a190_0 .net/2u *"_ivl_0", 31 0, L_000002ae310a47b8;  1 drivers
v000002ae31099830_0 .net "opSel", 3 0, v000002ae3102b370_0;  alias, 1 drivers
v000002ae31098930_0 .net "operand1", 31 0, L_000002ae310fe150;  alias, 1 drivers
v000002ae31099290_0 .net "operand2", 31 0, L_000002ae310febf0;  alias, 1 drivers
v000002ae31098750_0 .var "result", 31 0;
v000002ae3109a2d0_0 .net "zero", 0 0, L_000002ae310fe1f0;  alias, 1 drivers
E_000002ae31031d10 .event anyedge, v000002ae3102b370_0, v000002ae31098930_0, v000002ae31029890_0;
L_000002ae310fe1f0 .cmp/eq 32, v000002ae31098750_0, L_000002ae310a47b8;
S_000002ae30fe0210 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002ae3109a670 .param/l "RType" 0 4 2, C4<000000>;
P_000002ae3109a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000002ae3109a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002ae3109a718 .param/l "addu" 0 4 5, C4<100001>;
P_000002ae3109a750 .param/l "and_" 0 4 5, C4<100100>;
P_000002ae3109a788 .param/l "andi" 0 4 8, C4<001100>;
P_000002ae3109a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002ae3109a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002ae3109a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002ae3109a868 .param/l "j" 0 4 12, C4<000010>;
P_000002ae3109a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002ae3109a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002ae3109a910 .param/l "lw" 0 4 8, C4<100011>;
P_000002ae3109a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000002ae3109a980 .param/l "or_" 0 4 5, C4<100101>;
P_000002ae3109a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002ae3109a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002ae3109aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000002ae3109aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000002ae3109aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000002ae3109aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000002ae3109ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000002ae3109ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000002ae3109ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000002ae3109abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002ae3109abe8 .param/l "xori" 0 4 8, C4<001110>;
v000002ae3109a4b0_0 .var "PCsrc", 0 0;
v000002ae31098d90_0 .net "funct", 5 0, L_000002ae310edb70;  alias, 1 drivers
v000002ae31099650_0 .net "opcode", 5 0, L_000002ae310a2460;  alias, 1 drivers
v000002ae31098e30_0 .net "operand1", 31 0, L_000002ae310a2cb0;  alias, 1 drivers
v000002ae31099970_0 .net "operand2", 31 0, L_000002ae310febf0;  alias, 1 drivers
v000002ae31098a70_0 .net "rst", 0 0, v000002ae310a2320_0;  alias, 1 drivers
E_000002ae31032210/0 .event anyedge, v000002ae3102a830_0, v000002ae3102afb0_0, v000002ae31099b50_0, v000002ae31029890_0;
E_000002ae31032210/1 .event anyedge, v000002ae31029c50_0;
E_000002ae31032210 .event/or E_000002ae31032210/0, E_000002ae31032210/1;
S_000002ae30fe03a0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002ae31099fb0 .array "DataMem", 0 1023, 31 0;
v000002ae310995b0_0 .net "address", 31 0, v000002ae31098750_0;  alias, 1 drivers
v000002ae31098f70_0 .net "clock", 0 0, L_000002ae310a3260;  1 drivers
v000002ae31099330_0 .net "data", 31 0, L_000002ae310a38f0;  alias, 1 drivers
v000002ae31099010_0 .var/i "i", 31 0;
v000002ae310990b0_0 .var "q", 31 0;
v000002ae310991f0_0 .net "rden", 0 0, v000002ae3102af10_0;  alias, 1 drivers
v000002ae310993d0_0 .net "wren", 0 0, v000002ae3102a3d0_0;  alias, 1 drivers
E_000002ae31032250 .event posedge, v000002ae31098f70_0;
S_000002ae30fa6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002ae30fc4520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002ae31032290 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002ae3109a050_0 .net "PCin", 31 0, L_000002ae310ec090;  alias, 1 drivers
v000002ae31099470_0 .var "PCout", 31 0;
v000002ae31099790_0 .net "clk", 0 0, L_000002ae310a2d90;  alias, 1 drivers
v000002ae3109a370_0 .net "rst", 0 0, v000002ae310a2320_0;  alias, 1 drivers
    .scope S_000002ae30fe0210;
T_0 ;
    %wait E_000002ae31032210;
    %load/vec4 v000002ae31098a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae3109a4b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ae31099650_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002ae31098e30_0;
    %load/vec4 v000002ae31099970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002ae31099650_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002ae31098e30_0;
    %load/vec4 v000002ae31099970_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002ae31099650_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002ae31099650_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002ae31099650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002ae31098d90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002ae3109a4b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002ae30fa6a80;
T_1 ;
    %wait E_000002ae31031cd0;
    %load/vec4 v000002ae3109a370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ae31099470_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ae3109a050_0;
    %assign/vec4 v000002ae31099470_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ae30ee6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ae3102a5b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002ae3102a5b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ae3102a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %load/vec4 v000002ae3102a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ae3102a5b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31029d90, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002ae30ee69c0;
T_3 ;
    %wait E_000002ae31031c90;
    %load/vec4 v000002ae3102a830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002ae31029cf0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ae3102a3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ae31029930_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002ae3102af10_0, 0;
    %assign/vec4 v000002ae31029a70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002ae31029cf0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002ae3102b370_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002ae31029ed0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ae3102b2d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ae3102a3d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ae31029930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002ae3102af10_0, 0, 1;
    %store/vec4 v000002ae31029a70_0, 0, 1;
    %load/vec4 v000002ae3102afb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029cf0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %load/vec4 v000002ae31029c50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ae31029a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102af10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102b2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029930_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae3102a3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ae31029ed0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ae3102b370_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002ae30fc1bc0;
T_4 ;
    %wait E_000002ae31031cd0;
    %fork t_1, S_000002ae30fc1d50;
    %jmp t_0;
    .scope S_000002ae30fc1d50;
t_1 ;
    %load/vec4 v000002ae3109a550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ae3102b190_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002ae3102b190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ae3102b190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae310986b0, 0, 4;
    %load/vec4 v000002ae3102b190_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ae3102b190_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002ae31099150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002ae31099510_0;
    %load/vec4 v000002ae31099bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae310986b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae310986b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002ae30fc1bc0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ae30fc1bc0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ae31098bb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002ae31098bb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002ae31098bb0_0;
    %ix/getv/s 4, v000002ae31098bb0_0;
    %load/vec4a v000002ae310986b0, 4;
    %ix/getv/s 4, v000002ae31098bb0_0;
    %load/vec4a v000002ae310986b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002ae31098bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ae31098bb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002ae30ff4a30;
T_6 ;
    %wait E_000002ae31031d10;
    %load/vec4 v000002ae31099830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002ae31098930_0;
    %load/vec4 v000002ae31099290_0;
    %add;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002ae31098930_0;
    %load/vec4 v000002ae31099290_0;
    %sub;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002ae31098930_0;
    %load/vec4 v000002ae31099290_0;
    %and;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002ae31098930_0;
    %load/vec4 v000002ae31099290_0;
    %or;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002ae31098930_0;
    %load/vec4 v000002ae31099290_0;
    %xor;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002ae31098930_0;
    %load/vec4 v000002ae31099290_0;
    %or;
    %inv;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002ae31098930_0;
    %load/vec4 v000002ae31099290_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002ae31099290_0;
    %load/vec4 v000002ae31098930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002ae31098930_0;
    %ix/getv 4, v000002ae31099290_0;
    %shiftl 4;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002ae31098930_0;
    %ix/getv 4, v000002ae31099290_0;
    %shiftr 4;
    %assign/vec4 v000002ae31098750_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002ae30fe03a0;
T_7 ;
    %wait E_000002ae31032250;
    %load/vec4 v000002ae310991f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002ae310995b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002ae31099fb0, 4;
    %assign/vec4 v000002ae310990b0_0, 0;
T_7.0 ;
    %load/vec4 v000002ae310993d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002ae31099330_0;
    %ix/getv 3, v000002ae310995b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002ae30fe03a0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ae31099010_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002ae31099010_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002ae31099010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %load/vec4 v000002ae31099010_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ae31099010_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ae31099fb0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002ae30fe03a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ae31099010_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002ae31099010_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002ae31099010_0;
    %load/vec4a v000002ae31099fb0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002ae31099010_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002ae31099010_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ae31099010_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002ae30fc4520;
T_10 ;
    %wait E_000002ae31031cd0;
    %load/vec4 v000002ae310a1420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ae310a12e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002ae310a12e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002ae310a12e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002ae31022620;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ae310a1c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ae310a2320_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002ae31022620;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002ae310a1c40_0;
    %inv;
    %assign/vec4 v000002ae310a1c40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002ae31022620;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ae310a2320_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ae310a2320_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002ae310a1e20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
