

================================================================
== Vivado HLS Report for 'gry2rgb'
================================================================
* Date:           Fri May 24 15:46:28 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.855|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  921602|  921602|  921602|  921602|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  921600|  921600|         2|          1|          1|  921600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      59|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      81|    -|
|Register         |        -|      -|      28|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      28|     140|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_74_p2      |     +    |      0|  0|  27|          20|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_68_p2         |   icmp   |      0|  0|  20|          20|          18|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |input_pixel_V_fu_80_p3            |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  59|          47|          27|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |indvar_flatten_reg_57    |   9|          2|   20|         40|
    |input_mat_data_V_blk_n   |   9|          2|    1|          2|
    |output_mat_data_V_blk_n  |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   26|         55|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_flatten_reg_99  |   1|   0|    1|          0|
    |indvar_flatten_reg_57    |  20|   0|   20|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  28|   0|   28|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      gry2rgb      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      gry2rgb      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      gry2rgb      | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      gry2rgb      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      gry2rgb      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      gry2rgb      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      gry2rgb      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      gry2rgb      | return value |
|start_out                 | out |    1| ap_ctrl_hs |      gry2rgb      | return value |
|start_write               | out |    1| ap_ctrl_hs |      gry2rgb      | return value |
|input_mat_data_V_dout     |  in |    1|   ap_fifo  |  input_mat_data_V |    pointer   |
|input_mat_data_V_empty_n  |  in |    1|   ap_fifo  |  input_mat_data_V |    pointer   |
|input_mat_data_V_read     | out |    1|   ap_fifo  |  input_mat_data_V |    pointer   |
|output_mat_data_V_din     | out |   17|   ap_fifo  | output_mat_data_V |    pointer   |
|output_mat_data_V_full_n  |  in |    1|   ap_fifo  | output_mat_data_V |    pointer   |
|output_mat_data_V_write   | out |    1|   ap_fifo  | output_mat_data_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

