#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jun  4 19:59:51 2020
# Process ID: 23522
# Current directory: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1
# Command line: vivado -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_2_wrapper.vdi
# Journal file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duck/Github/MemorEDF/rtl/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duck/ip_repo/ConfigurationPort_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1530.820 ; gain = 347.961 ; free physical = 1823 ; free virtual = 25023
Command: link_design -top design_2_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_AXI_PerfectTranslator_0_0/design_2_AXI_PerfectTranslator_0_0.dcp' for cell 'design_2_i/AXI_PerfectTranslator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_AXI_PerfectTranslator_0_1/design_2_AXI_PerfectTranslator_0_1.dcp' for cell 'design_2_i/AXI_PerfectTranslator_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_MemorEDF_0_0/design_2_MemorEDF_0_0.dcp' for cell 'design_2_i/MemorEDF_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/design_2_ila_0_0.dcp' for cell 'design_2_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_rst_ps8_0_99M_0/design_2_rst_ps8_0_99M_0.dcp' for cell 'design_2_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.dcp' for cell 'design_2_i/zynq_ultra_ps_e_0'
INFO: [Netlist 29-17] Analyzing 3226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_2_i/ila_0 UUID: f2a5a0e1-5286-5171-a222-bf15acec5622 
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_zynq_ultra_ps_e_0_0/design_2_zynq_ultra_ps_e_0_0.xdc] for cell 'design_2_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_rst_ps8_0_99M_0/design_2_rst_ps8_0_99M_0_board.xdc] for cell 'design_2_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_rst_ps8_0_99M_0/design_2_rst_ps8_0_99M_0_board.xdc] for cell 'design_2_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_rst_ps8_0_99M_0/design_2_rst_ps8_0_99M_0.xdc] for cell 'design_2_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_rst_ps8_0_99M_0/design_2_rst_ps8_0_99M_0.xdc] for cell 'design_2_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/ila_0/inst'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_2_i/ila_0/inst'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/ila_0/inst'
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_2/ip/design_2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_2_i/ila_0/inst'
Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:11]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:12]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[0]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[1]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[2]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[3]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[4]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[5]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[6]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[7]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[8]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[9]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[10]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[11]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[12]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[13]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[14]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[15]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[16]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[17]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[18]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[19]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[20]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[21]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[22]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[23]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[24]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[25]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[26]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[27]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[28]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[29]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[30]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[2]_12[31]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:13]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[0]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[1]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[2]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[3]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[4]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[5]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[6]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[7]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[8]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[9]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[10]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[11]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[12]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[13]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[14]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[15]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[16]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[17]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[18]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[19]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[20]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[21]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[22]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[23]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[24]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[25]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[26]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[27]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[28]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[29]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[30]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[1]_13[31]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[0]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[1]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[2]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[3]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[4]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[5]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[6]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[7]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[8]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[9]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[10]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[11]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[12]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[13]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[14]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[15]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[16]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[17]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[18]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[19]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[20]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[21]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[22]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[23]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[24]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[25]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[26]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[27]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[28]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[29]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[30]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[0]_14[31]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[3]_11[0]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[3]_11[1]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[3]_11[2]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_2_i/MemorEDF_0/inst/nonaxidomain/scheduler/tdma/delta_reg[3]_11[3]'. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:16]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:16]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:16]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:453]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:454]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:460]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:472]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:473]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc:474]
Finished Parsing XDC File [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/constrs_1/new/design_2_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2204 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 2188 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

19 Infos, 100 Warnings, 13 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 2616.684 ; gain = 1085.863 ; free physical = 548 ; free virtual = 23749
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2695.715 ; gain = 71.031 ; free physical = 536 ; free virtual = 23738
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "e4a03b9a51b51794".
INFO: [Netlist 29-17] Analyzing 1029 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "f0634856e5e853bf".
INFO: [Netlist 29-17] Analyzing 1390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3285.473 ; gain = 0.000 ; free physical = 1765 ; free virtual = 23264
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1562526a8

Time (s): cpu = 00:01:53 ; elapsed = 00:02:26 . Memory (MB): peak = 3285.473 ; gain = 44.109 ; free physical = 1766 ; free virtual = 23264
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 17138 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_2_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: c159f7e8

Time (s): cpu = 00:02:03 ; elapsed = 00:02:31 . Memory (MB): peak = 3336.473 ; gain = 95.109 ; free physical = 1750 ; free virtual = 23248
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 312 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 298 load pin(s).
Phase 3 Constant propagation | Checksum: 9290c9ee

Time (s): cpu = 00:02:04 ; elapsed = 00:02:32 . Memory (MB): peak = 3336.473 ; gain = 95.109 ; free physical = 1751 ; free virtual = 23250
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 103 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 15a872fc9

Time (s): cpu = 00:02:07 ; elapsed = 00:02:35 . Memory (MB): peak = 3336.473 ; gain = 95.109 ; free physical = 1749 ; free virtual = 23247
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 666 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 15a872fc9

Time (s): cpu = 00:02:08 ; elapsed = 00:02:36 . Memory (MB): peak = 3336.473 ; gain = 95.109 ; free physical = 1749 ; free virtual = 23248
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 15a872fc9

Time (s): cpu = 00:02:09 ; elapsed = 00:02:37 . Memory (MB): peak = 3336.473 ; gain = 95.109 ; free physical = 1749 ; free virtual = 23247
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3336.473 ; gain = 0.000 ; free physical = 1747 ; free virtual = 23245
Ending Logic Optimization Task | Checksum: ee11d65c

Time (s): cpu = 00:02:10 ; elapsed = 00:02:38 . Memory (MB): peak = 3336.473 ; gain = 95.109 ; free physical = 1747 ; free virtual = 23245

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.433 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 0 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 14e12e065

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 1131 ; free virtual = 22630
Ending Power Optimization Task | Checksum: 14e12e065

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 4782.898 ; gain = 1446.426 ; free physical = 1193 ; free virtual = 22692
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 100 Warnings, 13 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:34 ; elapsed = 00:03:36 . Memory (MB): peak = 4782.898 ; gain = 2166.215 ; free physical = 1194 ; free virtual = 22692
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 1181 ; free virtual = 22693
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 1102 ; free virtual = 22616
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dcbd2714

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 1101 ; free virtual = 22616
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 1086 ; free virtual = 22600

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 183e4bcbe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 982 ; free virtual = 22497

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1affd8494

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 842 ; free virtual = 22357

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1affd8494

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 842 ; free virtual = 22357
Phase 1 Placer Initialization | Checksum: 1affd8494

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 840 ; free virtual = 22356

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1ec20f584

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 743 ; free virtual = 22258

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec20f584

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 742 ; free virtual = 22257

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e4a5349

Time (s): cpu = 00:02:24 ; elapsed = 00:01:09 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 727 ; free virtual = 22243

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29398560c

Time (s): cpu = 00:02:25 ; elapsed = 00:01:09 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 726 ; free virtual = 22241

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2958b5f79

Time (s): cpu = 00:02:25 ; elapsed = 00:01:10 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 726 ; free virtual = 22241

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 21e1b11c3

Time (s): cpu = 00:02:31 ; elapsed = 00:01:15 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 672 ; free virtual = 22188

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 2b1623062

Time (s): cpu = 00:02:50 ; elapsed = 00:01:22 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 661 ; free virtual = 22176

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 293f7edca

Time (s): cpu = 00:02:52 ; elapsed = 00:01:23 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 659 ; free virtual = 22175

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 26054d4eb

Time (s): cpu = 00:02:57 ; elapsed = 00:01:27 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 620 ; free virtual = 22136

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1cebcfa99

Time (s): cpu = 00:03:14 ; elapsed = 00:01:32 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 618 ; free virtual = 22134

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 2032baef2

Time (s): cpu = 00:03:17 ; elapsed = 00:01:35 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 620 ; free virtual = 22136

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 2032baef2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:36 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 641 ; free virtual = 22156
Phase 3 Detail Placement | Checksum: 2032baef2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:36 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 640 ; free virtual = 22156

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2c95263f4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-32] Processed net design_2_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net design_2_i/MemorEDF_0/inst/packetizer/E[0], inserted BUFG to drive 3630 loads.
INFO: [Place 46-35] Processed net design_2_i/MemorEDF_0/inst/packetizer/values_reg[1][0][0], inserted BUFG to drive 3630 loads.
INFO: [Place 46-35] Processed net design_2_i/MemorEDF_0/inst/packetizer/values_reg[1][0]_0[0], inserted BUFG to drive 3630 loads.
INFO: [Place 46-35] Processed net design_2_i/MemorEDF_0/inst/packetizer/values_reg[1][0]_1[0], inserted BUFG to drive 3630 loads.
INFO: [Place 46-31] BUFG insertion identified 5 candidate nets, 4 success, 0 skipped for placement/routing, 0 skipped for timing, 1 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a496d856

Time (s): cpu = 00:03:56 ; elapsed = 00:01:53 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 694 ; free virtual = 22209
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.167. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 226b2d503

Time (s): cpu = 00:03:57 ; elapsed = 00:01:53 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 694 ; free virtual = 22210
Phase 4.1 Post Commit Optimization | Checksum: 226b2d503

Time (s): cpu = 00:03:57 ; elapsed = 00:01:54 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 692 ; free virtual = 22207

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 226b2d503

Time (s): cpu = 00:03:59 ; elapsed = 00:01:54 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 693 ; free virtual = 22208

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2fec65d0e

Time (s): cpu = 00:04:06 ; elapsed = 00:02:02 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 670 ; free virtual = 22186

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24f480d4c

Time (s): cpu = 00:04:06 ; elapsed = 00:02:02 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 671 ; free virtual = 22186
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24f480d4c

Time (s): cpu = 00:04:07 ; elapsed = 00:02:02 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 671 ; free virtual = 22186
Ending Placer Task | Checksum: 17a342605

Time (s): cpu = 00:04:07 ; elapsed = 00:02:02 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 812 ; free virtual = 22328
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 100 Warnings, 13 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:14 ; elapsed = 00:02:08 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 804 ; free virtual = 22319
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 713 ; free virtual = 22304
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 792 ; free virtual = 22328
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 763 ; free virtual = 22299
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 781 ; free virtual = 22317
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 781 ; free virtual = 22317
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 782 ; free virtual = 22318
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6c320291 ConstDB: 0 ShapeSum: 35ee9b69 RouteDB: d813880b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f81b34c6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 533 ; free virtual = 22070
Post Restoration Checksum: NetGraph: 2aaff4c0 NumContArr: 3bb57260 Constraints: 674a87b5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cdafeed5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 525 ; free virtual = 22062

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cdafeed5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 466 ; free virtual = 22003

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cdafeed5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 466 ; free virtual = 22003

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 22d051f61

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 445 ; free virtual = 21982

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 226f2ec2e

Time (s): cpu = 00:01:48 ; elapsed = 00:01:05 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 417 ; free virtual = 21954
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.233  | TNS=0.000  | WHS=-0.230 | THS=-5.950 |

Phase 2 Router Initialization | Checksum: 22f82b363

Time (s): cpu = 00:02:08 ; elapsed = 00:01:10 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 403 ; free virtual = 21940

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bdb00f66

Time (s): cpu = 00:02:53 ; elapsed = 00:01:20 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 380 ; free virtual = 21918

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18283
 Number of Nodes with overlaps = 1316
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.612  | TNS=0.000  | WHS=-0.353 | THS=-1.300 |

Phase 4.1 Global Iteration 0 | Checksum: 241c9cd97

Time (s): cpu = 00:07:14 ; elapsed = 00:02:19 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 474 ; free virtual = 21959

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.612  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1740a1a56

Time (s): cpu = 00:07:22 ; elapsed = 00:02:22 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 474 ; free virtual = 21959

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.612  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 282c6647e

Time (s): cpu = 00:07:25 ; elapsed = 00:02:23 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 473 ; free virtual = 21959
Phase 4 Rip-up And Reroute | Checksum: 282c6647e

Time (s): cpu = 00:07:25 ; elapsed = 00:02:23 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 473 ; free virtual = 21959

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2641717eb

Time (s): cpu = 00:07:25 ; elapsed = 00:02:24 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 483 ; free virtual = 21969

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2641717eb

Time (s): cpu = 00:07:25 ; elapsed = 00:02:24 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 484 ; free virtual = 21970
Phase 5 Delay and Skew Optimization | Checksum: 2641717eb

Time (s): cpu = 00:07:26 ; elapsed = 00:02:24 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 484 ; free virtual = 21969

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c5b261b2

Time (s): cpu = 00:07:45 ; elapsed = 00:02:29 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 481 ; free virtual = 21967
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.612  | TNS=0.000  | WHS=-0.353 | THS=-1.274 |

Phase 6.1 Hold Fix Iter | Checksum: 1f7988a08

Time (s): cpu = 00:07:47 ; elapsed = 00:02:32 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 479 ; free virtual = 21965
Phase 6 Post Hold Fix | Checksum: 24cbd6e52

Time (s): cpu = 00:07:48 ; elapsed = 00:02:32 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 479 ; free virtual = 21964

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.12967 %
  Global Horizontal Routing Utilization  = 4.74327 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fb6e8eb8

Time (s): cpu = 00:07:50 ; elapsed = 00:02:32 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 475 ; free virtual = 21961

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fb6e8eb8

Time (s): cpu = 00:07:50 ; elapsed = 00:02:32 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 474 ; free virtual = 21960

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fb6e8eb8

Time (s): cpu = 00:07:53 ; elapsed = 00:02:36 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 472 ; free virtual = 21958

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1d68eada3

Time (s): cpu = 00:08:07 ; elapsed = 00:02:42 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 458 ; free virtual = 21944
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.612  | TNS=0.000  | WHS=-0.353 | THS=-1.274 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1d68eada3

Time (s): cpu = 00:08:08 ; elapsed = 00:02:42 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 458 ; free virtual = 21944
WARNING: [Route 35-458] Router was unable to fix hold violation on 4 pins that were part of dedicated connections. Router cannot add any routing detour to fix hold on dedicated connections. Such pins are:
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][705]_srl8/D
	u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][692]_srl8/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[50].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
	u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D

Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:08 ; elapsed = 00:02:42 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 561 ; free virtual = 22047

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 102 Warnings, 13 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:17 ; elapsed = 00:02:47 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 561 ; free virtual = 22047
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 441 ; free virtual = 22030
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4782.898 ; gain = 0.000 ; free physical = 513 ; free virtual = 22032
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4813.027 ; gain = 30.129 ; free physical = 405 ; free virtual = 22006
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:58 ; elapsed = 00:00:16 . Memory (MB): peak = 4813.027 ; gain = 0.000 ; free physical = 308 ; free virtual = 21683
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
156 Infos, 103 Warnings, 13 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 4941.082 ; gain = 128.055 ; free physical = 339 ; free virtual = 21618
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 4941.082 ; gain = 0.000 ; free physical = 304 ; free virtual = 21584
Command: write_bitstream -force design_2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/MemorEDF_0/inst/packetizer/E[0]_bufg_place is a gated clock net sourced by a combinational pin design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1/O, cell design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/MemorEDF_0/inst/packetizer/values_reg[1][0][0]_bufg_place is a gated clock net sourced by a combinational pin design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1__0/O, cell design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/MemorEDF_0/inst/packetizer/values_reg[1][0]_0[0]_bufg_place is a gated clock net sourced by a combinational pin design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1__1/O, cell design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_2_i/MemorEDF_0/inst/packetizer/values_reg[1][0]_1[0]_bufg_place is a gated clock net sourced by a combinational pin design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1__2/O, cell design_2_i/MemorEDF_0/inst/packetizer/values[15][245]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 23 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
174 Infos, 108 Warnings, 14 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 5408.867 ; gain = 467.785 ; free physical = 742 ; free virtual = 21552
INFO: [Common 17-206] Exiting Vivado at Thu Jun  4 20:12:58 2020...
