

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_48_2'
================================================================
* Date:           Mon Dec 26 02:54:18 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.240 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2667|     2667|  13.975 us|  13.975 us|  2667|  2667|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_2  |     2665|     2665|       587|         33|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    770|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1741|    -|
|Register         |        -|    -|    7602|   1856|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    7602|   4367|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       7|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_1730_p2         |         +|   0|  0|   7|           7|           1|
    |ap_block_pp0_stage25_00001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln48_fu_1724_p2        |      icmp|   0|  0|   4|           7|           8|
    |or_ln51_10_fu_1871_p2       |        or|   0|  0|  12|          12|           4|
    |or_ln51_11_fu_1881_p2       |        or|   0|  0|  12|          12|           4|
    |or_ln51_12_fu_1891_p2       |        or|   0|  0|  12|          12|           4|
    |or_ln51_13_fu_1901_p2       |        or|   0|  0|  12|          12|           4|
    |or_ln51_14_fu_1911_p2       |        or|   0|  0|  12|          12|           4|
    |or_ln51_15_fu_1921_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_16_fu_1931_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_17_fu_1941_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_18_fu_1951_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_19_fu_1961_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_1_fu_1781_p2        |        or|   0|  0|  12|          12|           2|
    |or_ln51_20_fu_1971_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_21_fu_1981_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_22_fu_1991_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_23_fu_2001_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_24_fu_2011_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_25_fu_2021_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_26_fu_2031_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_27_fu_2041_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_28_fu_2051_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_29_fu_2061_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_2_fu_1791_p2        |        or|   0|  0|  12|          12|           2|
    |or_ln51_30_fu_2071_p2       |        or|   0|  0|  12|          12|           5|
    |or_ln51_31_fu_2081_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_32_fu_2091_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_33_fu_2101_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_34_fu_2111_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_35_fu_2121_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_36_fu_2131_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_37_fu_2141_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_38_fu_2151_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_39_fu_2161_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_3_fu_1801_p2        |        or|   0|  0|  12|          12|           3|
    |or_ln51_40_fu_2171_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_41_fu_2181_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_42_fu_2191_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_43_fu_2201_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_44_fu_2211_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_45_fu_2221_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_46_fu_2231_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_47_fu_2241_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_48_fu_2251_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_49_fu_2261_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_4_fu_1811_p2        |        or|   0|  0|  12|          12|           3|
    |or_ln51_50_fu_2271_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_51_fu_2281_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_52_fu_2291_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_53_fu_2301_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_54_fu_2311_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_55_fu_2321_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_56_fu_2331_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_57_fu_2341_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_58_fu_2351_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_59_fu_2361_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_5_fu_1821_p2        |        or|   0|  0|  12|          12|           3|
    |or_ln51_60_fu_2371_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_61_fu_2381_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_62_fu_2391_p2       |        or|   0|  0|  12|          12|           6|
    |or_ln51_6_fu_1831_p2        |        or|   0|  0|  12|          12|           3|
    |or_ln51_7_fu_1841_p2        |        or|   0|  0|  12|          12|           4|
    |or_ln51_8_fu_1851_p2        |        or|   0|  0|  12|          12|           4|
    |or_ln51_9_fu_1861_p2        |        or|   0|  0|  12|          12|           4|
    |or_ln51_fu_1771_p2          |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 770|         772|         333|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  153|         34|    1|         34|
    |ap_done_int                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter17            |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg   |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg    |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg    |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                |    9|          2|    7|         14|
    |grp_fu_1425_p0                      |   61|         15|   32|        480|
    |grp_fu_1425_p1                      |  153|         34|   32|       1088|
    |grp_fu_1429_p0                      |   57|         14|   32|        448|
    |grp_fu_1429_p1                      |  145|         32|   32|       1024|
    |grp_fu_1433_p0                      |   53|         13|   32|        416|
    |grp_fu_1433_p1                      |   65|         16|   32|        512|
    |grp_fu_1437_p0                      |   45|         11|   32|        352|
    |grp_fu_1437_p1                      |   49|         12|   32|        384|
    |i_fu_300                            |    9|          2|    7|         14|
    |mid_4_blk_n                         |    9|          2|    1|          2|
    |net_next_next_first_param_address0  |  153|         34|   13|        442|
    |net_next_next_first_param_address1  |  149|         33|   13|        429|
    |reg_1447                            |    9|          2|   32|         64|
    |reg_1459                            |    9|          2|   32|         64|
    |reg_1476                            |    9|          2|   32|         64|
    |reg_1483                            |    9|          2|   32|         64|
    |reg_1500                            |    9|          2|   32|         64|
    |reg_1507                            |    9|          2|   32|         64|
    |reg_1514                            |    9|          2|   32|         64|
    |reg_1521                            |    9|          2|   32|         64|
    |reg_1528                            |    9|          2|   32|         64|
    |reg_1535                            |    9|          2|   32|         64|
    |reg_1542                            |    9|          2|   32|         64|
    |reg_1549                            |    9|          2|   32|         64|
    |reg_1556                            |    9|          2|   32|         64|
    |reg_1563                            |    9|          2|   32|         64|
    |reg_1570                            |    9|          2|   32|         64|
    |reg_1577                            |    9|          2|   32|         64|
    |reg_1584                            |    9|          2|   32|         64|
    |x_address0                          |  149|         33|    6|        198|
    |x_address1                          |  149|         33|    6|        198|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1741|        394|  874|       7163|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  33|   0|   33|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |i_fu_300                                    |   7|   0|    7|          0|
    |icmp_ln48_reg_2423                          |   1|   0|    1|          0|
    |mul19_i_i_i_10_reg_2809                     |  32|   0|   32|          0|
    |mul19_i_i_i_11_reg_2814                     |  32|   0|   32|          0|
    |mul19_i_i_i_12_reg_2839                     |  32|   0|   32|          0|
    |mul19_i_i_i_13_reg_2844                     |  32|   0|   32|          0|
    |mul19_i_i_i_14_reg_2869                     |  32|   0|   32|          0|
    |mul19_i_i_i_15_reg_2874                     |  32|   0|   32|          0|
    |mul19_i_i_i_16_reg_2899                     |  32|   0|   32|          0|
    |mul19_i_i_i_17_reg_2904                     |  32|   0|   32|          0|
    |mul19_i_i_i_18_reg_2929                     |  32|   0|   32|          0|
    |mul19_i_i_i_19_reg_2934                     |  32|   0|   32|          0|
    |mul19_i_i_i_1_reg_2659                      |  32|   0|   32|          0|
    |mul19_i_i_i_20_reg_2959                     |  32|   0|   32|          0|
    |mul19_i_i_i_21_reg_2964                     |  32|   0|   32|          0|
    |mul19_i_i_i_22_reg_2989                     |  32|   0|   32|          0|
    |mul19_i_i_i_23_reg_2994                     |  32|   0|   32|          0|
    |mul19_i_i_i_24_reg_3019                     |  32|   0|   32|          0|
    |mul19_i_i_i_25_reg_3024                     |  32|   0|   32|          0|
    |mul19_i_i_i_26_reg_3049                     |  32|   0|   32|          0|
    |mul19_i_i_i_27_reg_3054                     |  32|   0|   32|          0|
    |mul19_i_i_i_28_reg_3079                     |  32|   0|   32|          0|
    |mul19_i_i_i_29_reg_3084                     |  32|   0|   32|          0|
    |mul19_i_i_i_2_reg_2664                      |  32|   0|   32|          0|
    |mul19_i_i_i_30_reg_3109                     |  32|   0|   32|          0|
    |mul19_i_i_i_31_reg_3114                     |  32|   0|   32|          0|
    |mul19_i_i_i_32_reg_3139                     |  32|   0|   32|          0|
    |mul19_i_i_i_33_reg_3144                     |  32|   0|   32|          0|
    |mul19_i_i_i_34_reg_3169                     |  32|   0|   32|          0|
    |mul19_i_i_i_35_reg_3174                     |  32|   0|   32|          0|
    |mul19_i_i_i_36_reg_3199                     |  32|   0|   32|          0|
    |mul19_i_i_i_37_reg_3204                     |  32|   0|   32|          0|
    |mul19_i_i_i_38_reg_3229                     |  32|   0|   32|          0|
    |mul19_i_i_i_39_reg_3234                     |  32|   0|   32|          0|
    |mul19_i_i_i_3_reg_2689                      |  32|   0|   32|          0|
    |mul19_i_i_i_40_reg_3259                     |  32|   0|   32|          0|
    |mul19_i_i_i_41_reg_3264                     |  32|   0|   32|          0|
    |mul19_i_i_i_42_reg_3289                     |  32|   0|   32|          0|
    |mul19_i_i_i_43_reg_3294                     |  32|   0|   32|          0|
    |mul19_i_i_i_44_reg_3319                     |  32|   0|   32|          0|
    |mul19_i_i_i_45_reg_3324                     |  32|   0|   32|          0|
    |mul19_i_i_i_46_reg_3349                     |  32|   0|   32|          0|
    |mul19_i_i_i_47_reg_3354                     |  32|   0|   32|          0|
    |mul19_i_i_i_48_reg_3374                     |  32|   0|   32|          0|
    |mul19_i_i_i_49_reg_3379                     |  32|   0|   32|          0|
    |mul19_i_i_i_4_reg_2694                      |  32|   0|   32|          0|
    |mul19_i_i_i_4_reg_2694_pp0_iter1_reg        |  32|   0|   32|          0|
    |mul19_i_i_i_50_reg_3404                     |  32|   0|   32|          0|
    |mul19_i_i_i_51_reg_3409                     |  32|   0|   32|          0|
    |mul19_i_i_i_52_reg_3419                     |  32|   0|   32|          0|
    |mul19_i_i_i_53_reg_3424                     |  32|   0|   32|          0|
    |mul19_i_i_i_54_reg_3429                     |  32|   0|   32|          0|
    |mul19_i_i_i_55_reg_3434                     |  32|   0|   32|          0|
    |mul19_i_i_i_56_reg_3439                     |  32|   0|   32|          0|
    |mul19_i_i_i_57_reg_3444                     |  32|   0|   32|          0|
    |mul19_i_i_i_58_reg_3449                     |  32|   0|   32|          0|
    |mul19_i_i_i_59_reg_3454                     |  32|   0|   32|          0|
    |mul19_i_i_i_5_reg_2719                      |  32|   0|   32|          0|
    |mul19_i_i_i_5_reg_2719_pp0_iter1_reg        |  32|   0|   32|          0|
    |mul19_i_i_i_60_reg_3459                     |  32|   0|   32|          0|
    |mul19_i_i_i_61_reg_3464                     |  32|   0|   32|          0|
    |mul19_i_i_i_62_reg_3469                     |  32|   0|   32|          0|
    |mul19_i_i_i_6_reg_2724                      |  32|   0|   32|          0|
    |mul19_i_i_i_6_reg_2724_pp0_iter1_reg        |  32|   0|   32|          0|
    |mul19_i_i_i_7_reg_2749                      |  32|   0|   32|          0|
    |mul19_i_i_i_8_reg_2754                      |  32|   0|   32|          0|
    |mul19_i_i_i_9_reg_2779                      |  32|   0|   32|          0|
    |mul19_i_i_i_reg_2634                        |  32|   0|   32|          0|
    |mul19_i_i_i_s_reg_2784                      |  32|   0|   32|          0|
    |net_next_next_first_param_load_61_reg_3384  |  32|   0|   32|          0|
    |net_next_next_first_param_load_62_reg_3389  |  32|   0|   32|          0|
    |net_next_next_first_param_load_63_reg_3414  |  32|   0|   32|          0|
    |reg_1441                                    |  32|   0|   32|          0|
    |reg_1447                                    |  32|   0|   32|          0|
    |reg_1453                                    |  32|   0|   32|          0|
    |reg_1459                                    |  32|   0|   32|          0|
    |reg_1466                                    |  32|   0|   32|          0|
    |reg_1471                                    |  32|   0|   32|          0|
    |reg_1476                                    |  32|   0|   32|          0|
    |reg_1483                                    |  32|   0|   32|          0|
    |reg_1490                                    |  32|   0|   32|          0|
    |reg_1495                                    |  32|   0|   32|          0|
    |reg_1500                                    |  32|   0|   32|          0|
    |reg_1507                                    |  32|   0|   32|          0|
    |reg_1514                                    |  32|   0|   32|          0|
    |reg_1521                                    |  32|   0|   32|          0|
    |reg_1528                                    |  32|   0|   32|          0|
    |reg_1535                                    |  32|   0|   32|          0|
    |reg_1542                                    |  32|   0|   32|          0|
    |reg_1549                                    |  32|   0|   32|          0|
    |reg_1556                                    |  32|   0|   32|          0|
    |reg_1563                                    |  32|   0|   32|          0|
    |reg_1570                                    |  32|   0|   32|          0|
    |reg_1577                                    |  32|   0|   32|          0|
    |reg_1584                                    |  32|   0|   32|          0|
    |reg_1591                                    |  32|   0|   32|          0|
    |reg_1596                                    |  32|   0|   32|          0|
    |reg_1601                                    |  32|   0|   32|          0|
    |reg_1606                                    |  32|   0|   32|          0|
    |reg_1611                                    |  32|   0|   32|          0|
    |reg_1616                                    |  32|   0|   32|          0|
    |reg_1621                                    |  32|   0|   32|          0|
    |reg_1627                                    |  32|   0|   32|          0|
    |reg_1632                                    |  32|   0|   32|          0|
    |reg_1637                                    |  32|   0|   32|          0|
    |reg_1642                                    |  32|   0|   32|          0|
    |reg_1648                                    |  32|   0|   32|          0|
    |reg_1653                                    |  32|   0|   32|          0|
    |reg_1658                                    |  32|   0|   32|          0|
    |reg_1663                                    |  32|   0|   32|          0|
    |reg_1669                                    |  32|   0|   32|          0|
    |reg_1674                                    |  32|   0|   32|          0|
    |reg_1679                                    |  32|   0|   32|          0|
    |reg_1684                                    |  32|   0|   32|          0|
    |reg_1690                                    |  32|   0|   32|          0|
    |reg_1695                                    |  32|   0|   32|          0|
    |reg_1700                                    |  32|   0|   32|          0|
    |reg_1706                                    |  32|   0|   32|          0|
    |reg_1711                                    |  32|   0|   32|          0|
    |tmp_s_reg_2432                              |   6|   0|   12|          6|
    |x_load_61_reg_3364                          |  32|   0|   32|          0|
    |x_load_63_reg_3399                          |  32|   0|   32|          0|
    |icmp_ln48_reg_2423                          |  64|  32|    1|          0|
    |mul19_i_i_i_10_reg_2809                     |  64|  32|   32|          0|
    |mul19_i_i_i_11_reg_2814                     |  64|  32|   32|          0|
    |mul19_i_i_i_12_reg_2839                     |  64|  32|   32|          0|
    |mul19_i_i_i_13_reg_2844                     |  64|  32|   32|          0|
    |mul19_i_i_i_14_reg_2869                     |  64|  32|   32|          0|
    |mul19_i_i_i_15_reg_2874                     |  64|  32|   32|          0|
    |mul19_i_i_i_16_reg_2899                     |  64|  32|   32|          0|
    |mul19_i_i_i_17_reg_2904                     |  64|  32|   32|          0|
    |mul19_i_i_i_18_reg_2929                     |  64|  32|   32|          0|
    |mul19_i_i_i_19_reg_2934                     |  64|  32|   32|          0|
    |mul19_i_i_i_20_reg_2959                     |  64|  32|   32|          0|
    |mul19_i_i_i_21_reg_2964                     |  64|  32|   32|          0|
    |mul19_i_i_i_22_reg_2989                     |  64|  32|   32|          0|
    |mul19_i_i_i_23_reg_2994                     |  64|  32|   32|          0|
    |mul19_i_i_i_24_reg_3019                     |  64|  32|   32|          0|
    |mul19_i_i_i_25_reg_3024                     |  64|  32|   32|          0|
    |mul19_i_i_i_26_reg_3049                     |  64|  32|   32|          0|
    |mul19_i_i_i_27_reg_3054                     |  64|  32|   32|          0|
    |mul19_i_i_i_28_reg_3079                     |  64|  32|   32|          0|
    |mul19_i_i_i_29_reg_3084                     |  64|  32|   32|          0|
    |mul19_i_i_i_30_reg_3109                     |  64|  32|   32|          0|
    |mul19_i_i_i_31_reg_3114                     |  64|  32|   32|          0|
    |mul19_i_i_i_32_reg_3139                     |  64|  32|   32|          0|
    |mul19_i_i_i_33_reg_3144                     |  64|  32|   32|          0|
    |mul19_i_i_i_34_reg_3169                     |  64|  32|   32|          0|
    |mul19_i_i_i_35_reg_3174                     |  64|  32|   32|          0|
    |mul19_i_i_i_36_reg_3199                     |  64|  32|   32|          0|
    |mul19_i_i_i_37_reg_3204                     |  64|  32|   32|          0|
    |mul19_i_i_i_38_reg_3229                     |  64|  32|   32|          0|
    |mul19_i_i_i_39_reg_3234                     |  64|  32|   32|          0|
    |mul19_i_i_i_40_reg_3259                     |  64|  32|   32|          0|
    |mul19_i_i_i_41_reg_3264                     |  64|  32|   32|          0|
    |mul19_i_i_i_42_reg_3289                     |  64|  32|   32|          0|
    |mul19_i_i_i_43_reg_3294                     |  64|  32|   32|          0|
    |mul19_i_i_i_44_reg_3319                     |  64|  32|   32|          0|
    |mul19_i_i_i_45_reg_3324                     |  64|  32|   32|          0|
    |mul19_i_i_i_46_reg_3349                     |  64|  32|   32|          0|
    |mul19_i_i_i_47_reg_3354                     |  64|  32|   32|          0|
    |mul19_i_i_i_48_reg_3374                     |  64|  32|   32|          0|
    |mul19_i_i_i_49_reg_3379                     |  64|  32|   32|          0|
    |mul19_i_i_i_50_reg_3404                     |  64|  32|   32|          0|
    |mul19_i_i_i_51_reg_3409                     |  64|  32|   32|          0|
    |mul19_i_i_i_52_reg_3419                     |  64|  32|   32|          0|
    |mul19_i_i_i_53_reg_3424                     |  64|  32|   32|          0|
    |mul19_i_i_i_54_reg_3429                     |  64|  32|   32|          0|
    |mul19_i_i_i_55_reg_3434                     |  64|  32|   32|          0|
    |mul19_i_i_i_56_reg_3439                     |  64|  32|   32|          0|
    |mul19_i_i_i_57_reg_3444                     |  64|  32|   32|          0|
    |mul19_i_i_i_58_reg_3449                     |  64|  32|   32|          0|
    |mul19_i_i_i_59_reg_3454                     |  64|  32|   32|          0|
    |mul19_i_i_i_60_reg_3459                     |  64|  32|   32|          0|
    |mul19_i_i_i_61_reg_3464                     |  64|  32|   32|          0|
    |mul19_i_i_i_62_reg_3469                     |  64|  32|   32|          0|
    |mul19_i_i_i_7_reg_2749                      |  64|  32|   32|          0|
    |mul19_i_i_i_8_reg_2754                      |  64|  32|   32|          0|
    |mul19_i_i_i_9_reg_2779                      |  64|  32|   32|          0|
    |mul19_i_i_i_s_reg_2784                      |  64|  32|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |7602|1856| 5721|          6|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_384_p_din0                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_384_p_din1                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_384_p_opcode                 |  out|    2|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_384_p_dout0                  |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_384_p_ce                     |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_399_p_din0                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_399_p_din1                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_399_p_opcode                 |  out|    2|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_399_p_dout0                  |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_399_p_ce                     |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_388_p_din0                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_388_p_din1                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_388_p_dout0                  |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_388_p_ce                     |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_403_p_din0                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_403_p_din1                   |  out|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_403_p_dout0                  |   in|   32|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|grp_fu_403_p_ce                     |  out|    1|  ap_ctrl_hs|  forward_Pipeline_VITIS_LOOP_48_2|  return value|
|x_address0                          |  out|    6|   ap_memory|                                 x|         array|
|x_ce0                               |  out|    1|   ap_memory|                                 x|         array|
|x_q0                                |   in|   32|   ap_memory|                                 x|         array|
|x_address1                          |  out|    6|   ap_memory|                                 x|         array|
|x_ce1                               |  out|    1|   ap_memory|                                 x|         array|
|x_q1                                |   in|   32|   ap_memory|                                 x|         array|
|mid_4_din                           |  out|   32|     ap_fifo|                             mid_4|       pointer|
|mid_4_full_n                        |   in|    1|     ap_fifo|                             mid_4|       pointer|
|mid_4_write                         |  out|    1|     ap_fifo|                             mid_4|       pointer|
|net_next_next_first_param_address0  |  out|   13|   ap_memory|         net_next_next_first_param|         array|
|net_next_next_first_param_ce0       |  out|    1|   ap_memory|         net_next_next_first_param|         array|
|net_next_next_first_param_q0        |   in|   32|   ap_memory|         net_next_next_first_param|         array|
|net_next_next_first_param_address1  |  out|   13|   ap_memory|         net_next_next_first_param|         array|
|net_next_next_first_param_ce1       |  out|    1|   ap_memory|         net_next_next_first_param|         array|
|net_next_next_first_param_q1        |   in|   32|   ap_memory|         net_next_next_first_param|         array|
+------------------------------------+-----+-----+------------+----------------------------------+--------------+

