$comment
	File created using the following command:
		vcd file output_encoder.msim.vcd -direction
$end
$date
	Thu Dec 27 12:21:58 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module output_encoder_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " RST $end
$var reg 1 # Start_TX $end
$var reg 16 $ Time [15:0] $end
$var reg 1 % TX_Ready $end
$var wire 1 & D_Out [7] $end
$var wire 1 ' D_Out [6] $end
$var wire 1 ( D_Out [5] $end
$var wire 1 ) D_Out [4] $end
$var wire 1 * D_Out [3] $end
$var wire 1 + D_Out [2] $end
$var wire 1 , D_Out [1] $end
$var wire 1 - D_Out [0] $end
$var wire 1 . End_TX $end
$var wire 1 / WR $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 TX_Ready~combout $end
$var wire 1 8 inst15~feeder_combout $end
$var wire 1 9 RST~combout $end
$var wire 1 : RST~clkctrl_outclk $end
$var wire 1 ; inst15~regout $end
$var wire 1 < inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 = ~GND~combout $end
$var wire 1 > inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 ? inst12|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 @ inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]~0_combout $end
$var wire 1 A inst20~combout $end
$var wire 1 B inst19~combout $end
$var wire 1 C inst21~regout $end
$var wire 1 D Start_TX~combout $end
$var wire 1 E inst14~0_combout $end
$var wire 1 F inst14~regout $end
$var wire 1 G inst18~0_combout $end
$var wire 1 H clk~combout $end
$var wire 1 I clk~clkctrl_outclk $end
$var wire 1 J inst|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 K inst|LPM_MUX_component|auto_generated|result_node[0]~1_combout $end
$var wire 1 L inst|LPM_MUX_component|auto_generated|result_node[1]~2_combout $end
$var wire 1 M inst|LPM_MUX_component|auto_generated|result_node[1]~3_combout $end
$var wire 1 N inst|LPM_MUX_component|auto_generated|result_node[2]~4_combout $end
$var wire 1 O inst|LPM_MUX_component|auto_generated|result_node[2]~5_combout $end
$var wire 1 P inst|LPM_MUX_component|auto_generated|result_node[3]~6_combout $end
$var wire 1 Q inst|LPM_MUX_component|auto_generated|result_node[3]~7_combout $end
$var wire 1 R inst12|LPM_COUNTER_component|auto_generated|safe_q [1] $end
$var wire 1 S inst12|LPM_COUNTER_component|auto_generated|safe_q [0] $end
$var wire 1 T inst13|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 U inst13|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 V inst13|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 W inst13|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 X inst13|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 Y inst13|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 Z inst13|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 [ inst13|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 \ Time~combout [15] $end
$var wire 1 ] Time~combout [14] $end
$var wire 1 ^ Time~combout [13] $end
$var wire 1 _ Time~combout [12] $end
$var wire 1 ` Time~combout [11] $end
$var wire 1 a Time~combout [10] $end
$var wire 1 b Time~combout [9] $end
$var wire 1 c Time~combout [8] $end
$var wire 1 d Time~combout [7] $end
$var wire 1 e Time~combout [6] $end
$var wire 1 f Time~combout [5] $end
$var wire 1 g Time~combout [4] $end
$var wire 1 h Time~combout [3] $end
$var wire 1 i Time~combout [2] $end
$var wire 1 j Time~combout [1] $end
$var wire 1 k Time~combout [0] $end
$var wire 1 l inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 m inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 n inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 o inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 p inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 q inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 r inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 s inst13|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
0%
0-
0,
0+
0*
0)
0(
0'
0&
0.
0/
x0
01
12
x3
14
15
16
07
08
09
0:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0S
0R
0[
0Z
0Y
0X
0W
0V
0U
0T
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0s
0r
0q
0p
0o
0n
0m
0l
$end
#5000
1!
1H
1I
00
#5001
1o
1n
1W
1V
1)
1(
#10000
0!
0H
0I
10
#15000
1!
1H
1I
00
#20000
1"
0!
19
0H
0I
1:
10
1A
#25000
1!
1H
1I
00
#30000
0!
0H
0I
10
#35000
1!
1H
1I
00
#40000
0!
0H
0I
10
#45000
1!
1H
1I
00
#50000
b1000000000000000 $
b1010000000000000 $
b1010010000000000 $
b1010010010000000 $
b1010010011000000 $
b1010010011100000 $
b1010010011100010 $
b1010010011100011 $
1#
0!
1k
1j
1f
1e
1d
1a
1^
1\
1D
0H
0I
10
1L
1P
1E
1M
1Q
#55000
1!
1H
1I
00
1F
1@
#55001
1s
0o
0n
1m
1[
0W
0V
1U
1-
0)
0(
1'
#60000
0#
0!
0D
0H
0I
10
#65000
1!
1H
1I
00
#70000
0!
0H
0I
10
#75000
1!
1H
1I
00
#80000
1%
0!
17
0H
0I
10
1G
18
1/
#85000
1!
1H
1I
00
1;
0G
0/
#90000
0!
0H
0I
10
#95000
1!
1H
1I
00
#100000
0!
0H
0I
10
#105000
1!
1H
1I
00
#110000
0!
0H
0I
10
#115000
1!
1H
1I
00
#120000
0!
0H
0I
10
#125000
1!
1H
1I
00
#130000
0!
0H
0I
10
#135000
1!
1H
1I
00
#140000
0!
0H
0I
10
#145000
1!
1H
1I
00
#150000
0!
0H
0I
10
#155000
1!
1H
1I
00
#160000
0!
0H
0I
10
#165000
1!
1H
1I
00
#170000
0!
0H
0I
10
#175000
1!
1H
1I
00
#180000
0!
0H
0I
10
#185000
1!
1H
1I
00
#190000
0!
0H
0I
10
#195000
1!
1H
1I
00
#200000
0!
0H
0I
10
#205000
1!
1H
1I
00
#210000
0!
0H
0I
10
#215000
1!
1H
1I
00
#220000
0!
0H
0I
10
#225000
1!
1H
1I
00
#230000
0!
0H
0I
10
#235000
1!
1H
1I
00
#240000
0!
0H
0I
10
#245000
1!
1H
1I
00
#250000
0!
0H
0I
10
#255000
1!
1H
1I
00
#260000
0!
0H
0I
10
#265000
1!
1H
1I
00
#270000
0!
0H
0I
10
#275000
1!
1H
1I
00
#280000
0!
0H
0I
10
#285000
1!
1H
1I
00
#290000
0!
0H
0I
10
#295000
1!
1H
1I
00
#300000
0!
0H
0I
10
#305000
1!
1H
1I
00
#310000
0!
0H
0I
10
#315000
1!
1H
1I
00
#320000
0!
0H
0I
10
#325000
1!
1H
1I
00
#330000
0!
0H
0I
10
#335000
1!
1H
1I
00
#340000
0!
0H
0I
10
#345000
1!
1H
1I
00
#350000
0!
0H
0I
10
#355000
1!
1H
1I
00
#360000
0!
0H
0I
10
#365000
1!
1H
1I
00
#370000
0!
0H
0I
10
#375000
1!
1H
1I
00
#380000
0!
0H
0I
10
#385000
1!
1H
1I
00
#390000
0!
0H
0I
10
#395000
1!
1H
1I
00
#400000
0!
0H
0I
10
#405000
1!
1H
1I
00
#410000
0!
0H
0I
10
#415000
1!
1H
1I
00
#420000
0!
0H
0I
10
#425000
1!
1H
1I
00
#430000
0!
0H
0I
10
#435000
1!
1H
1I
00
#440000
0!
0H
0I
10
#445000
1!
1H
1I
00
#450000
0!
0H
0I
10
#455000
1!
1H
1I
00
#460000
0!
0H
0I
10
#465000
1!
1H
1I
00
#470000
0!
0H
0I
10
#475000
1!
1H
1I
00
#480000
0!
0H
0I
10
#485000
1!
1H
1I
00
#490000
0!
0H
0I
10
#495000
1!
1H
1I
00
#500000
0!
0H
0I
10
#505000
1!
1H
1I
00
#510000
0!
0H
0I
10
#515000
1!
1H
1I
00
#520000
0!
0H
0I
10
#525000
1!
1H
1I
00
#530000
0!
0H
0I
10
#535000
1!
1H
1I
00
#540000
0!
0H
0I
10
#545000
1!
1H
1I
00
#550000
0!
0H
0I
10
#555000
1!
1H
1I
00
#560000
0!
0H
0I
10
#565000
1!
1H
1I
00
#570000
0!
0H
0I
10
#575000
1!
1H
1I
00
#580000
0!
0H
0I
10
#585000
1!
1H
1I
00
#590000
0!
0H
0I
10
#595000
1!
1H
1I
00
#600000
0!
0H
0I
10
#605000
1!
1H
1I
00
#610000
0!
0H
0I
10
#615000
1!
1H
1I
00
#620000
0!
0H
0I
10
#625000
1!
1H
1I
00
#630000
0!
0H
0I
10
#635000
1!
1H
1I
00
#640000
0!
0H
0I
10
#645000
1!
1H
1I
00
#650000
0!
0H
0I
10
#655000
1!
1H
1I
00
#660000
0!
0H
0I
10
#665000
1!
1H
1I
00
#670000
0!
0H
0I
10
#675000
1!
1H
1I
00
#680000
0!
0H
0I
10
#685000
1!
1H
1I
00
#690000
0!
0H
0I
10
#695000
1!
1H
1I
00
#700000
0!
0H
0I
10
#705000
1!
1H
1I
00
#710000
0!
0H
0I
10
#715000
1!
1H
1I
00
#720000
0!
0H
0I
10
#725000
1!
1H
1I
00
#730000
0!
0H
0I
10
#735000
1!
1H
1I
00
#740000
0!
0H
0I
10
#745000
1!
1H
1I
00
#750000
0!
0H
0I
10
#755000
1!
1H
1I
00
#760000
0!
0H
0I
10
#765000
1!
1H
1I
00
#770000
0!
0H
0I
10
#775000
1!
1H
1I
00
#780000
0!
0H
0I
10
#785000
1!
1H
1I
00
#790000
0!
0H
0I
10
#795000
1!
1H
1I
00
#800000
0!
0H
0I
10
#805000
1!
1H
1I
00
#810000
0!
0H
0I
10
#815000
1!
1H
1I
00
#820000
0!
0H
0I
10
#825000
1!
1H
1I
00
#830000
0!
0H
0I
10
#835000
1!
1H
1I
00
#840000
0!
0H
0I
10
#845000
1!
1H
1I
00
#850000
0!
0H
0I
10
#855000
1!
1H
1I
00
#860000
0!
0H
0I
10
#865000
1!
1H
1I
00
#870000
0!
0H
0I
10
#875000
1!
1H
1I
00
#880000
0!
0H
0I
10
#885000
1!
1H
1I
00
#890000
0!
0H
0I
10
#895000
1!
1H
1I
00
#900000
0!
0H
0I
10
#905000
1!
1H
1I
00
#910000
0!
0H
0I
10
#915000
1!
1H
1I
00
#920000
0!
0H
0I
10
#925000
1!
1H
1I
00
#930000
0!
0H
0I
10
#935000
1!
1H
1I
00
#940000
0%
0!
07
0H
0I
10
08
#945000
1!
1H
1I
00
0;
#950000
0!
0H
0I
10
#955000
1!
1H
1I
00
#960000
0!
0H
0I
10
#965000
1!
1H
1I
00
#970000
0!
0H
0I
10
#975000
1!
1H
1I
00
#980000
0!
0H
0I
10
#985000
1!
1H
1I
00
#990000
0!
0H
0I
10
#995000
1!
1H
1I
00
#1000000
