5 9 11 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd ovl1.3.vcd -o ovl1.3.cdd -v ovl1.3.v -A ovl +libext+.vlib+ -y ./ovl -I ./ovl -I ./ovl/vlog95
3 0 $root $root NA 0 0
3 0 main main ovl1.3.v 1 34
1 width 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 clock 3 3000a 1 0 0 0 1 1 1102
1 reset_n 4 3000a 1 0 0 0 1 1 102
1 a 5 3000a 1 0 3 0 4 1 ffaa
3 0 clock_gen main.clkgen ovl1.3.v 37 46
2 1 42 100013 1 0 20004 0 0 1 4 0
2 2 42 8000c 0 1 400 0 0 clock
2 3 42 80013 1 37 1006 1 2
2 4 43 1c0020 31 1 1c 0 0 clock
2 5 43 1b001b 31 1b 2002c 4 0 1 2 1102
2 6 43 130017 0 1 400 0 0 clock
2 7 43 130020 31 37 602e 5 6
2 8 43 110011 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 9 43 100011 63 2c 2000a 8 0 32 2 aa aa aa aa aa aa aa aa
1 clock 38 81000d 1 0 0 0 1 1 1102
4 7 9 9
4 9 7 0
4 3 9 9
3 0 assert_zero_one_hot main.foo ./ovl/assert_zero_one_hot.vlib 6 26
2 10 5 180018 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 11 5 a0014 0 1 400 0 0 error_count
2 12 5 a0018 1 37 1006 10 11
2 13 73 180018 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 14 73 a0014 0 1 400 0 0 cover_count
2 15 73 a0018 1 37 1006 13 14
2 16 13 3e0041 1 0 20008 0 0 1 4 1
2 17 13 37003a 1 0 20004 0 0 1 4 0
2 18 13 350035 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 19 13 2f0033 1 32 8 0 0 width
2 20 13 2f0035 1 7 20208 18 19 32 2 41aaa faa faa faa faa faa faa faa
2 21 13 2e003c 1 25 20104 17 20 3 2 72a
2 22 13 2e0041 1 31 20088 16 21 4 2 1eaa
2 23 13 2d0042 1 26 20008 22 0 4 2 1eaa
2 24 13 210029 6 1 c 0 0 test_expr
2 25 13 210042 7 7 2028c 23 24 4 2 1e1eaa
2 26 13 13001d 0 1 400 0 0 test_expr_1
2 27 13 130042 7 36 f00e 25 26
2 28 44 230026 1 0 20004 0 0 1 4 0
2 29 44 1d0021 1 32 8 0 0 width
2 30 44 1c0028 1 25 20104 28 29 4 2 faa
2 31 44 40013 0 1 400 0 0 one_hots_checked
2 32 44 40028 1 37 1006 30 31
2 33 45 230026 1 0 20004 0 0 1 4 0
2 34 45 1d0021 1 32 8 0 0 width
2 35 45 1c0028 1 25 20104 33 34 4 2 faa
2 36 45 40018 0 1 400 0 0 prev_one_hots_checked
2 37 45 40028 1 37 6 35 36
2 38 52 14002d 1 0 20008 0 0 192 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 11 14 15 14 54 14 1 14 40 14 5 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 39 52 14002d 1 47 8 38 0 ovl_cover_t.cvr_msg
2 40 52 8002f 6 3b 2600a 0 39 1 2 1102 ovl_cover_t
2 41 51 170024 6 1 c 0 0 prev_test_expr
2 42 51 a0012 6 1 c 0 0 test_expr
2 43 51 a0024 7 15 202cc 41 42 1 2 1102
2 44 51 60025 13 39 e 43 0
2 45 54 180020 6 1 c 0 0 test_expr
2 46 54 60013 0 1 400 0 0 prev_test_expr
2 47 54 60020 13 38 e 45 46
2 48 57 140030 1 0 20008 0 0 216 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 5 15 55 14 4 15 11 14 44 15 55 11 50 14 50 14 1 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 49 57 140030 1 47 8 48 0 ovl_cover_t.cvr_msg
2 50 57 80032 2 3b 2600a 0 49 1 2 1102 ovl_cover_t
2 51 56 410044 1 0 20004 0 0 1 4 0
2 52 56 3b003f 1 32 8 0 0 width
2 53 56 3a0046 1 25 20104 51 52 4 2 faa
2 54 56 2d0035 6 1 c 0 0 test_expr
2 55 56 2d0046 6 11 2014c 53 54 1 2 1102
2 56 56 230026 1 0 20004 0 0 1 4 0
2 57 56 1d0021 1 32 8 0 0 width
2 58 56 1c0028 1 25 20104 56 57 4 2 faa
2 59 56 a0017 6 1 c 0 0 prev_test_expr
2 60 56 a0028 6 15 2014c 58 59 1 2 1102
2 61 56 a0046 7 18 2038c 55 60 1 2 11102
2 62 56 60047 13 39 e 61 0
2 63 62 310039 6 1 c 0 0 test_expr
2 64 62 1e002d 4 1 8 0 0 one_hots_checked
2 65 62 1e0039 6 9 20308 63 64 4 2 effaa
2 66 62 a0019 0 1 400 0 0 one_hots_checked
2 67 62 a0039 13 38 600a 65 66
2 68 61 300033 1 0 20004 0 0 1 4 0
2 69 61 2a002e 1 32 8 0 0 width
2 70 61 290035 1 25 20104 68 69 4 2 faa
2 71 61 190023 6 1 c 0 0 test_expr_1
2 72 61 d0015 6 1 c 0 0 test_expr
2 73 61 d0023 6 8 20384 71 72 4 2 ffaa
2 74 61 c0035 6 11 20048 70 73 1 2 1002
2 75 61 80036 13 39 400a 74 0
2 76 60 2a002d 1 0 20004 0 0 1 4 0
2 77 60 240028 1 32 8 0 0 width
2 78 60 23002f 1 25 20104 76 77 4 2 faa
2 79 60 17001f 6 1 c 0 0 test_expr
2 80 60 b0013 6 1 c 0 0 test_expr
2 81 60 b001f 6 2 20244 79 80 4 2 f00faa
2 82 60 a002f 6 11 20048 78 81 1 2 1002
2 83 60 60030 13 39 a 82 0
2 84 66 1f002e 4 1 8 0 0 one_hots_checked
2 85 66 6001a 0 1 400 0 0 prev_one_hots_checked
2 86 66 6002e 13 38 a 84 85
2 87 70 140031 1 0 20008 0 0 224 16 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 10 14 11 14 45 14 5 14 11 14 40 14 5 14 55 11 5 15 10 15 55 14 40 14 55 11 11 14 54 14 55 14 55 11 50 14 50 14 1 14
2 88 70 140031 1 47 8 87 0 ovl_cover_t.cvr_msg
2 89 70 80033 2 3b 2600a 0 88 1 2 1102 ovl_cover_t
2 90 69 27002a 1 0 20008 0 0 1 4 1
2 91 69 210025 1 32 8 0 0 width
2 92 69 20002c 1 25 20208 90 91 4 2 f0aa
2 93 69 c001b 4 1 8 0 0 one_hots_checked
2 94 69 c002c 4 11 2020c 92 93 1 2 1102
2 95 68 250034 4 1 8 0 0 one_hots_checked
2 96 68 c0020 5 1 c 0 0 prev_one_hots_checked
2 97 68 c0034 6 15 2028c 95 96 1 2 1102
2 98 68 b002d 6 18 203cc 94 97 1 2 11102
2 99 68 6002f 13 39 400e 98 0
2 100 49 2d002d 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 101 49 1b0028 1 32 8 0 0 coverage_level
2 102 49 1b002d 1 15 20108 100 101 1 2 1002
2 103 49 130016 1 0 20004 0 0 1 4 0
2 104 49 8000e 2 1 c 0 0 reset_n
2 105 49 80016 2 15 2014c 103 104 1 2 1102
2 106 49 8002d 2 18 2028c 102 105 1 2 10102
2 107 49 4002e 18 39 400e 106 0
2 108 48 130015 31 1 c 0 0 clk
2 109 48 b0011 0 2a 20000 0 0 1 2 2
2 110 48 b0015 4b 27 2100a 108 109 1 2 2
1 severity_level 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 width 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 property_type 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 msg 0 80000 1 0 31 0 72 1 54 10 55 10 41 10 10 11 1 10 50 10 55 10 41 10 14 11
1 coverage_level 0 80000 1 0 31 0 32 1 55 55 55 55 55 55 55 55
1 assert_name 0 80000 1 0 31 0 152 1 10 11 55 10 40 10 55 11 11 10 54 10 55 10 55 11 55 10 4 11 11 10 44 11 55 11 10 11 4 11 11 10 5 11 5 11 1 10
1 clk 12 8 1 0 0 0 1 1 1102
1 reset_n 12 d 1 0 0 0 1 1 102
1 test_expr 13 14 1 0 3 0 4 1 ffaa
1 error_count 4 3000a 1 0 31 0 32 65 aa aa aa aa aa aa aa aa
1 cover_count 72 3000a 1 0 31 0 32 65 37aa aa aa aa aa aa aa aa
1 test_expr_1 13 30013 1 0 3 0 4 1 7faa
1 prev_test_expr 38 30012 1 0 3 0 4 1 ffaa
1 one_hots_checked 40 30012 1 0 3 0 4 1 faa
1 prev_one_hots_checked 41 30012 1 0 3 0 4 1 faa
4 12 0 0
4 15 0 0
4 27 27 27
4 37 0 0
4 32 37 37
4 89 110 0
4 99 89 110
4 86 99 99
4 67 86 86
4 75 67 86
4 83 75 86
4 50 83 0
4 62 50 83
4 47 62 62
4 40 47 0
4 44 40 47
4 107 44 110
4 110 107 0
3 3 assert_zero_one_hot.ovl_cover_t main.foo.ovl_cover_t std_ovl_task.h 75 94
2 111 78 1f001f 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 112 78 11001b 4 1 1c 0 0 cover_count
2 113 78 11001f 4 6 20298 111 112 32 66 161eaa faa faa faa faa faa faa faa
2 114 78 3000d 0 1 400 0 0 cover_count
2 115 78 3001f 5 37 1102a 113 114
2 116 0 0 5 4e 20002 0 0 1 2 2
2 117 0 0 0 4e 20002 0 0 1 2 2
2 118 87 0 0 30 20002 0 0 1 2 2
2 119 86 f0012 1 0 20008 0 0 1 4 1
2 120 86 c000d 1 0 20008 0 0 32 64 0 4 0 0 0 0 0 0
2 121 86 b0014 1 25 20208 119 120 32 2 f0aa f0aa f0aa f0aa f0aa f0aa f0aa f0aa
2 122 84 f001c a 32 a 0 0 coverage_level
2 123 86 0 5 2d 2020a 121 122 1 2 1002
2 124 85 b000b 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 125 85 0 5 2d 20106 124 122 1 2 102
1 cvr_msg 76 800015 1 0 511 0 512 1 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa 53aa 1aa 2aaa aa d1aa 1aa 26aa aa dfaa 1aa 3faa 21aa fcaa 12aa 3daa 32aa 23aa 10aa 8faa 20aa daaa 1aa f0aa 13aa 7baa 22aa 24aa 10aa 1baa 21aa bbaa 11aa c0aa 2aa 81aa aa 80aa 1aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 117 0 0
4 118 117 0
4 116 0 0
4 123 116 118
4 125 0 123
4 115 125 125
