
02012026_SBC_LCD01-F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e4c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08000fe4  08000fe4  00001fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800100c  0800100c  00003004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800100c  0800100c  00003004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800100c  0800100c  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800100c  0800100c  0000200c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001010  08001010  00002010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08001014  00003000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003dc  20000004  08001018  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e0  08001018  000033e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001722  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007d6  00000000  00000000  00004756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001a8  00000000  00000000  00004f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000124  00000000  00000000  000050d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f24f  00000000  00000000  000051fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002d96  00000000  00000000  0001444b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00054802  00000000  00000000  000171e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006b9e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000560  00000000  00000000  0006ba28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0006bf88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000fcc 	.word	0x08000fcc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000fcc 	.word	0x08000fcc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_d2uiz>:
 8000550:	004a      	lsls	r2, r1, #1
 8000552:	d211      	bcs.n	8000578 <__aeabi_d2uiz+0x28>
 8000554:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000558:	d211      	bcs.n	800057e <__aeabi_d2uiz+0x2e>
 800055a:	d50d      	bpl.n	8000578 <__aeabi_d2uiz+0x28>
 800055c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000560:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000564:	d40e      	bmi.n	8000584 <__aeabi_d2uiz+0x34>
 8000566:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800056a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800056e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000572:	fa23 f002 	lsr.w	r0, r3, r2
 8000576:	4770      	bx	lr
 8000578:	f04f 0000 	mov.w	r0, #0
 800057c:	4770      	bx	lr
 800057e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000582:	d102      	bne.n	800058a <__aeabi_d2uiz+0x3a>
 8000584:	f04f 30ff 	mov.w	r0, #4294967295
 8000588:	4770      	bx	lr
 800058a:	f04f 0000 	mov.w	r0, #0
 800058e:	4770      	bx	lr

08000590 <A0_init>:
	/*Set PA5 mode to output mode*/
	GPIOA->MODER |=(1U<<10);
	GPIOA->MODER &=~(1U<<11);
}

void A0_init(void){
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000594:	4b0b      	ldr	r3, [pc, #44]	@ (80005c4 <A0_init+0x34>)
 8000596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000598:	4a0a      	ldr	r2, [pc, #40]	@ (80005c4 <A0_init+0x34>)
 800059a:	f043 0301 	orr.w	r3, r3, #1
 800059e:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOA->MODER |=(1U << 0);
 80005a0:	4b09      	ldr	r3, [pc, #36]	@ (80005c8 <A0_init+0x38>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a08      	ldr	r2, [pc, #32]	@ (80005c8 <A0_init+0x38>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<< 1);
 80005ac:	4b06      	ldr	r3, [pc, #24]	@ (80005c8 <A0_init+0x38>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a05      	ldr	r2, [pc, #20]	@ (80005c8 <A0_init+0x38>)
 80005b2:	f023 0302 	bic.w	r3, r3, #2
 80005b6:	6013      	str	r3, [r2, #0]
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40023800 	.word	0x40023800
 80005c8:	40020000 	.word	0x40020000

080005cc <A0_on>:
		return true;
	}

}

void A0_on(void){
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= A0_BS0;
 80005d0:	4b05      	ldr	r3, [pc, #20]	@ (80005e8 <A0_on+0x1c>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	4a04      	ldr	r2, [pc, #16]	@ (80005e8 <A0_on+0x1c>)
 80005d6:	f043 0301 	orr.w	r3, r3, #1
 80005da:	6193      	str	r3, [r2, #24]
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	40020000 	.word	0x40020000

080005ec <A0_off>:

void A0_off(void){
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
	GPIOA->BSRR |= A0_BR0;
 80005f0:	4b05      	ldr	r3, [pc, #20]	@ (8000608 <A0_off+0x1c>)
 80005f2:	699b      	ldr	r3, [r3, #24]
 80005f4:	4a04      	ldr	r2, [pc, #16]	@ (8000608 <A0_off+0x1c>)
 80005f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80005fa:	6193      	str	r3, [r2, #24]
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	40020000 	.word	0x40020000

0800060c <main>:

bool btn_state;

uint8_t data = 1;

int main(void){
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
	data = (uint8_t)200;
 8000612:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <main+0x70>)
 8000614:	22c8      	movs	r2, #200	@ 0xc8
 8000616:	701a      	strb	r2, [r3, #0]

	/*PA6 output mode 10*/
	GPIOA->MODER |=(1U<<12);
	GPIOA->MODER &=~(1U<<13);
	}
	sbc_lcd01_init();
 8000618:	f000 f858 	bl	80006cc <sbc_lcd01_init>

	testScreen_16();
 800061c:	f000 f94c 	bl	80008b8 <testScreen_16>
	uint8_t n =0;
 8000620:	2300      	movs	r3, #0
 8000622:	73fb      	strb	r3, [r7, #15]
	uint16_t start=0;
 8000624:	2300      	movs	r3, #0
 8000626:	81bb      	strh	r3, [r7, #12]
	uint16_t stop=0;
 8000628:	2300      	movs	r3, #0
 800062a:	817b      	strh	r3, [r7, #10]
	systick_msec_delay(100);
 800062c:	2064      	movs	r0, #100	@ 0x64
 800062e:	f000 fc4f 	bl	8000ed0 <systick_msec_delay>
	start += DMA2_Stream3->NDTR; //das ist an dieser Stelle 0 denn NDTR ist schon runtergez√§hlt, HIER GEHT ES WEITER!
 8000632:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <main+0x74>)
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	b29a      	uxth	r2, r3
 8000638:	89bb      	ldrh	r3, [r7, #12]
 800063a:	4413      	add	r3, r2
 800063c:	81bb      	strh	r3, [r7, #12]
	spi_dma_test();
 800063e:	f000 fbf5 	bl	8000e2c <spi_dma_test>
	for (volatile int i = 0; i < 10; i++);
 8000642:	2300      	movs	r3, #0
 8000644:	607b      	str	r3, [r7, #4]
 8000646:	e002      	b.n	800064e <main+0x42>
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	3301      	adds	r3, #1
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2b09      	cmp	r3, #9
 8000652:	ddf9      	ble.n	8000648 <main+0x3c>
	stop += DMA2_Stream3->NDTR;
 8000654:	4b0a      	ldr	r3, [pc, #40]	@ (8000680 <main+0x74>)
 8000656:	685b      	ldr	r3, [r3, #4]
 8000658:	b29a      	uxth	r2, r3
 800065a:	897b      	ldrh	r3, [r7, #10]
 800065c:	4413      	add	r3, r2
 800065e:	817b      	strh	r3, [r7, #10]
		//n++;
		//n=n%3;
		//systick_msec_delay(1000);
		//if (start==stop)fullScreenColor(2);
		//else fullScreenColor(1);
		systick_msec_delay(100);
 8000660:	2064      	movs	r0, #100	@ 0x64
 8000662:	f000 fc35 	bl	8000ed0 <systick_msec_delay>
		fullScreenColor(2);
 8000666:	2002      	movs	r0, #2
 8000668:	f000 f8dc 	bl	8000824 <fullScreenColor>
		systick_msec_delay(100);
 800066c:	2064      	movs	r0, #100	@ 0x64
 800066e:	f000 fc2f 	bl	8000ed0 <systick_msec_delay>
				fullScreenColor(0);
 8000672:	2000      	movs	r0, #0
 8000674:	f000 f8d6 	bl	8000824 <fullScreenColor>
		systick_msec_delay(100);
 8000678:	bf00      	nop
 800067a:	e7f1      	b.n	8000660 <main+0x54>
 800067c:	20000000 	.word	0x20000000
 8000680:	40026458 	.word	0x40026458

08000684 <sendCommand>:
			return black;
	}
}

void sendCommand(uint8_t commandByte, const uint8_t *dataBytes,
                                  uint8_t numDataBytes) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	6039      	str	r1, [r7, #0]
 800068e:	71fb      	strb	r3, [r7, #7]
 8000690:	4613      	mov	r3, r2
 8000692:	71bb      	strb	r3, [r7, #6]
	cs_enable();
 8000694:	f000 f886 	bl	80007a4 <cs_enable>
	tft_dc_low();
 8000698:	f000 f8a4 	bl	80007e4 <tft_dc_low>
	spi1_transmit(&commandByte,1); // Send the command byte
 800069c:	1dfb      	adds	r3, r7, #7
 800069e:	2101      	movs	r1, #1
 80006a0:	4618      	mov	r0, r3
 80006a2:	f000 fa89 	bl	8000bb8 <spi1_transmit>
	tft_dc_high();
 80006a6:	f000 f8ad 	bl	8000804 <tft_dc_high>
	if (numDataBytes >0 && dataBytes!=NULL){
 80006aa:	79bb      	ldrb	r3, [r7, #6]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d007      	beq.n	80006c0 <sendCommand+0x3c>
 80006b0:	683b      	ldr	r3, [r7, #0]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d004      	beq.n	80006c0 <sendCommand+0x3c>
		spi1_transmit(dataBytes,numDataBytes);
 80006b6:	79bb      	ldrb	r3, [r7, #6]
 80006b8:	4619      	mov	r1, r3
 80006ba:	6838      	ldr	r0, [r7, #0]
 80006bc:	f000 fa7c 	bl	8000bb8 <spi1_transmit>
	}
	cs_disable();
 80006c0:	f000 f880 	bl	80007c4 <cs_disable>

}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}

080006cc <sbc_lcd01_init>:

/*from adafruit_ST77cc.cpp*/
void sbc_lcd01_init(){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
		//reset pin aus und wieder an
		A0_init();
 80006d0:	f7ff ff5e 	bl	8000590 <A0_init>
		A0_off();
 80006d4:	f7ff ff8a 	bl	80005ec <A0_off>
		systick_msec_delay(50); //50ms ist geraten, aber funktioniert
 80006d8:	2032      	movs	r0, #50	@ 0x32
 80006da:	f000 fbf9 	bl	8000ed0 <systick_msec_delay>
		A0_on();
 80006de:	f7ff ff75 	bl	80005cc <A0_on>

		systick_msec_delay(5);
 80006e2:	2005      	movs	r0, #5
 80006e4:	f000 fbf4 	bl	8000ed0 <systick_msec_delay>
		spi_gpio_init();
 80006e8:	f000 f976 	bl	80009d8 <spi_gpio_init>
		systick_msec_delay(5);
 80006ec:	2005      	movs	r0, #5
 80006ee:	f000 fbef 	bl	8000ed0 <systick_msec_delay>
		spi1_config();
 80006f2:	f000 fa07 	bl	8000b04 <spi1_config>
		systick_msec_delay(5);
 80006f6:	2005      	movs	r0, #5
 80006f8:	f000 fbea 	bl	8000ed0 <systick_msec_delay>
		spi_dma_init(lineBuffer);
 80006fc:	4805      	ldr	r0, [pc, #20]	@ (8000714 <sbc_lcd01_init+0x48>)
 80006fe:	f000 fae9 	bl	8000cd4 <spi_dma_init>
		systick_msec_delay(5);
 8000702:	2005      	movs	r0, #5
 8000704:	f000 fbe4 	bl	8000ed0 <systick_msec_delay>
		displayInit(generic_st7789);
 8000708:	4803      	ldr	r0, [pc, #12]	@ (8000718 <sbc_lcd01_init+0x4c>)
 800070a:	f000 f807 	bl	800071c <displayInit>
	}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	20000020 	.word	0x20000020
 8000718:	08000fe8 	.word	0x08000fe8

0800071c <displayInit>:
void displayInit(const uint8_t *addr) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]

  uint8_t numCommands, cmd, numArgs;
  uint16_t ms;

  numCommands = *addr++; // Number of commands to follow
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	1c5a      	adds	r2, r3, #1
 8000728:	607a      	str	r2, [r7, #4]
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	73fb      	strb	r3, [r7, #15]
  while (numCommands--) {              // For each command...
 800072e:	e02e      	b.n	800078e <displayInit+0x72>
    cmd = *addr++;       // Read command
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	1c5a      	adds	r2, r3, #1
 8000734:	607a      	str	r2, [r7, #4]
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	72fb      	strb	r3, [r7, #11]
    numArgs = *addr++;   // Number of args to follow
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	1c5a      	adds	r2, r3, #1
 800073e:	607a      	str	r2, [r7, #4]
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	72bb      	strb	r3, [r7, #10]
    ms = numArgs & ST_CMD_DELAY;       // If hibit set, delay follows args
 8000744:	7abb      	ldrb	r3, [r7, #10]
 8000746:	b29b      	uxth	r3, r3
 8000748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800074c:	81bb      	strh	r3, [r7, #12]
    numArgs &= ~ST_CMD_DELAY;          // Mask out delay bit
 800074e:	7abb      	ldrb	r3, [r7, #10]
 8000750:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000754:	72bb      	strb	r3, [r7, #10]
    //spi1_transmit(cmd,1);
    sendCommand(cmd, addr, numArgs);
 8000756:	7aba      	ldrb	r2, [r7, #10]
 8000758:	7afb      	ldrb	r3, [r7, #11]
 800075a:	6879      	ldr	r1, [r7, #4]
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff91 	bl	8000684 <sendCommand>
    addr += numArgs;
 8000762:	7abb      	ldrb	r3, [r7, #10]
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	4413      	add	r3, r2
 8000768:	607b      	str	r3, [r7, #4]

    if (ms) {
 800076a:	89bb      	ldrh	r3, [r7, #12]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d00e      	beq.n	800078e <displayInit+0x72>
      ms = *addr++; // Read post-command delay time (ms)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	1c5a      	adds	r2, r3, #1
 8000774:	607a      	str	r2, [r7, #4]
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	81bb      	strh	r3, [r7, #12]
      if (ms == 255)
 800077a:	89bb      	ldrh	r3, [r7, #12]
 800077c:	2bff      	cmp	r3, #255	@ 0xff
 800077e:	d102      	bne.n	8000786 <displayInit+0x6a>
        ms = 500; // If 255, delay for 500 ms
 8000780:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000784:	81bb      	strh	r3, [r7, #12]
      systick_msec_delay(ms);
 8000786:	89bb      	ldrh	r3, [r7, #12]
 8000788:	4618      	mov	r0, r3
 800078a:	f000 fba1 	bl	8000ed0 <systick_msec_delay>
  while (numCommands--) {              // For each command...
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	1e5a      	subs	r2, r3, #1
 8000792:	73fa      	strb	r2, [r7, #15]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d1cb      	bne.n	8000730 <displayInit+0x14>
    }
  }
}
 8000798:	bf00      	nop
 800079a:	bf00      	nop
 800079c:	3710      	adds	r7, #16
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <cs_enable>:

void cs_enable(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
	GPIOA->ODR &=~(1U<<11);
 80007a8:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <cs_enable+0x1c>)
 80007aa:	695b      	ldr	r3, [r3, #20]
 80007ac:	4a04      	ldr	r2, [pc, #16]	@ (80007c0 <cs_enable+0x1c>)
 80007ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80007b2:	6153      	str	r3, [r2, #20]

}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40020000 	.word	0x40020000

080007c4 <cs_disable>:

/*Pull high to disable*/
void cs_disable(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
	GPIOA->ODR |=(1U<<11);
 80007c8:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <cs_disable+0x1c>)
 80007ca:	695b      	ldr	r3, [r3, #20]
 80007cc:	4a04      	ldr	r2, [pc, #16]	@ (80007e0 <cs_disable+0x1c>)
 80007ce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80007d2:	6153      	str	r3, [r2, #20]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	40020000 	.word	0x40020000

080007e4 <tft_dc_low>:

void tft_dc_low(void){
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
	GPIOA->ODR &=~(1U<<9);//???
 80007e8:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <tft_dc_low+0x1c>)
 80007ea:	695b      	ldr	r3, [r3, #20]
 80007ec:	4a04      	ldr	r2, [pc, #16]	@ (8000800 <tft_dc_low+0x1c>)
 80007ee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80007f2:	6153      	str	r3, [r2, #20]
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	40020000 	.word	0x40020000

08000804 <tft_dc_high>:
void tft_dc_high(void){
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
	GPIOA->ODR |=(1U<<9);//???
 8000808:	4b05      	ldr	r3, [pc, #20]	@ (8000820 <tft_dc_high+0x1c>)
 800080a:	695b      	ldr	r3, [r3, #20]
 800080c:	4a04      	ldr	r2, [pc, #16]	@ (8000820 <tft_dc_high+0x1c>)
 800080e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000812:	6153      	str	r3, [r2, #20]
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	40020000 	.word	0x40020000

08000824 <fullScreenColor>:



void fullScreenColor(uint8_t enumCol){
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	71fb      	strb	r3, [r7, #7]
			sendCommand(ST77XX_RAMWR, NULL, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	2100      	movs	r1, #0
 8000832:	202c      	movs	r0, #44	@ 0x2c
 8000834:	f7ff ff26 	bl	8000684 <sendCommand>
			tft_dc_high();
 8000838:	f7ff ffe4 	bl	8000804 <tft_dc_high>
			for(uint32_t pixel=0;pixel<DISPLAY_LINE_PIXEL;pixel+=1) {
 800083c:	2300      	movs	r3, #0
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	e022      	b.n	8000888 <fullScreenColor+0x64>
			//fill lineBuffer with color values
			switch(enumCol){
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	2b02      	cmp	r3, #2
 8000846:	d014      	beq.n	8000872 <fullScreenColor+0x4e>
 8000848:	2b02      	cmp	r3, #2
 800084a:	dc19      	bgt.n	8000880 <fullScreenColor+0x5c>
 800084c:	2b00      	cmp	r3, #0
 800084e:	d002      	beq.n	8000856 <fullScreenColor+0x32>
 8000850:	2b01      	cmp	r3, #1
 8000852:	d007      	beq.n	8000864 <fullScreenColor+0x40>
				break;
			case 2:
				lineBuffer[pixel] =  COLOR16_RED;
				break;
			default:
				break;
 8000854:	e014      	b.n	8000880 <fullScreenColor+0x5c>
				lineBuffer[pixel] =  COLOR16_WHITE;
 8000856:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <fullScreenColor+0x90>)
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800085e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 8000862:	e00e      	b.n	8000882 <fullScreenColor+0x5e>
				lineBuffer[pixel] =  COLOR16_GREEN;
 8000864:	4a13      	ldr	r2, [pc, #76]	@ (80008b4 <fullScreenColor+0x90>)
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 800086c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 8000870:	e007      	b.n	8000882 <fullScreenColor+0x5e>
				lineBuffer[pixel] =  COLOR16_RED;
 8000872:	4a10      	ldr	r2, [pc, #64]	@ (80008b4 <fullScreenColor+0x90>)
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 800087a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				break;
 800087e:	e000      	b.n	8000882 <fullScreenColor+0x5e>
				break;
 8000880:	bf00      	nop
			for(uint32_t pixel=0;pixel<DISPLAY_LINE_PIXEL;pixel+=1) {
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	3301      	adds	r3, #1
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	2bef      	cmp	r3, #239	@ 0xef
 800088c:	d9d9      	bls.n	8000842 <fullScreenColor+0x1e>
			}}
			for (uint32_t line=0; line<DISPLAY_LINE_NUMBER; line++){
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	e005      	b.n	80008a0 <fullScreenColor+0x7c>
				//ask DMA to transmit the lineBuffer
					//spi1_transmit(buf,BUFFER_BYTES);
				//spi1_transmit_16(lineBuffer,DISPLAY_LINE_PIXEL);
				spi1_transmit_DMA(DISPLAY_LINE_PIXEL);
 8000894:	20f0      	movs	r0, #240	@ 0xf0
 8000896:	f000 fad7 	bl	8000e48 <spi1_transmit_DMA>
			for (uint32_t line=0; line<DISPLAY_LINE_NUMBER; line++){
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	3301      	adds	r3, #1
 800089e:	60bb      	str	r3, [r7, #8]
 80008a0:	68bb      	ldr	r3, [r7, #8]
 80008a2:	2bf0      	cmp	r3, #240	@ 0xf0
 80008a4:	d9f6      	bls.n	8000894 <fullScreenColor+0x70>
				}
			tft_dc_low();
 80008a6:	f7ff ff9d 	bl	80007e4 <tft_dc_low>
}
 80008aa:	bf00      	nop
 80008ac:	3710      	adds	r7, #16
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	20000020 	.word	0x20000020

080008b8 <testScreen_16>:
				spi1_transmit(pixel_color,2);
			}

			tft_dc_low();
}
void testScreen_16(void){
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
	//set CASET and RASET again, not nescessary but could help debuging
	sendCommand(ST77XX_CASET, (uint8_t[]){0,0,0,240}, 4);
 80008be:	2300      	movs	r3, #0
 80008c0:	723b      	strb	r3, [r7, #8]
 80008c2:	2300      	movs	r3, #0
 80008c4:	727b      	strb	r3, [r7, #9]
 80008c6:	2300      	movs	r3, #0
 80008c8:	72bb      	strb	r3, [r7, #10]
 80008ca:	23f0      	movs	r3, #240	@ 0xf0
 80008cc:	72fb      	strb	r3, [r7, #11]
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	2204      	movs	r2, #4
 80008d4:	4619      	mov	r1, r3
 80008d6:	202a      	movs	r0, #42	@ 0x2a
 80008d8:	f7ff fed4 	bl	8000684 <sendCommand>
	sendCommand(ST77XX_RASET, (uint8_t[]){0,0,1,63}, 4);
 80008dc:	4b3b      	ldr	r3, [pc, #236]	@ (80009cc <testScreen_16+0x114>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2204      	movs	r2, #4
 80008e6:	4619      	mov	r1, r3
 80008e8:	202b      	movs	r0, #43	@ 0x2b
 80008ea:	f7ff fecb 	bl	8000684 <sendCommand>

	sendCommand(ST77XX_RAMWR, NULL, 0);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2100      	movs	r1, #0
 80008f2:	202c      	movs	r0, #44	@ 0x2c
 80008f4:	f7ff fec6 	bl	8000684 <sendCommand>

			tft_dc_high();
 80008f8:	f7ff ff84 	bl	8000804 <tft_dc_high>

			for	(uint16_t j=0;j < DISPLAY_LINE_NUMBER;j++){
 80008fc:	2300      	movs	r3, #0
 80008fe:	82fb      	strh	r3, [r7, #22]
 8000900:	e05b      	b.n	80009ba <testScreen_16+0x102>
				uint8_t line= floor(j/40);
 8000902:	8afb      	ldrh	r3, [r7, #22]
 8000904:	4a32      	ldr	r2, [pc, #200]	@ (80009d0 <testScreen_16+0x118>)
 8000906:	fba2 2303 	umull	r2, r3, r2, r3
 800090a:	095b      	lsrs	r3, r3, #5
 800090c:	b29b      	uxth	r3, r3
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff fdb4 	bl	800047c <__aeabi_i2d>
 8000914:	4602      	mov	r2, r0
 8000916:	460b      	mov	r3, r1
 8000918:	4610      	mov	r0, r2
 800091a:	4619      	mov	r1, r3
 800091c:	f7ff fe18 	bl	8000550 <__aeabi_d2uiz>
 8000920:	4603      	mov	r3, r0
 8000922:	73fb      	strb	r3, [r7, #15]
				for (uint32_t i=0; i<DISPLAY_LINE_PIXEL; i++){
 8000924:	2300      	movs	r3, #0
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	e03d      	b.n	80009a6 <testScreen_16+0xee>
					switch(line){
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	2b05      	cmp	r3, #5
 800092e:	d837      	bhi.n	80009a0 <testScreen_16+0xe8>
 8000930:	a201      	add	r2, pc, #4	@ (adr r2, 8000938 <testScreen_16+0x80>)
 8000932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000936:	bf00      	nop
 8000938:	08000951 	.word	0x08000951
 800093c:	0800095f 	.word	0x0800095f
 8000940:	0800096d 	.word	0x0800096d
 8000944:	08000979 	.word	0x08000979
 8000948:	08000985 	.word	0x08000985
 800094c:	08000993 	.word	0x08000993
					case 0:
						lineBuffer[i] = COLOR16_WHITE;
 8000950:	4a20      	ldr	r2, [pc, #128]	@ (80009d4 <testScreen_16+0x11c>)
 8000952:	693b      	ldr	r3, [r7, #16]
 8000954:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000958:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 800095c:	e020      	b.n	80009a0 <testScreen_16+0xe8>
					case 1:
						lineBuffer[i] = COLOR16_GREEN;
 800095e:	4a1d      	ldr	r2, [pc, #116]	@ (80009d4 <testScreen_16+0x11c>)
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 8000966:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 800096a:	e019      	b.n	80009a0 <testScreen_16+0xe8>
					case 2:
						lineBuffer[i] = COLOR16_BLACK;
 800096c:	4a19      	ldr	r2, [pc, #100]	@ (80009d4 <testScreen_16+0x11c>)
 800096e:	693b      	ldr	r3, [r7, #16]
 8000970:	2100      	movs	r1, #0
 8000972:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 8000976:	e013      	b.n	80009a0 <testScreen_16+0xe8>
					case 3:
						lineBuffer[i] = COLOR16_BLUE;
 8000978:	4a16      	ldr	r2, [pc, #88]	@ (80009d4 <testScreen_16+0x11c>)
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	21fd      	movs	r1, #253	@ 0xfd
 800097e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 8000982:	e00d      	b.n	80009a0 <testScreen_16+0xe8>
					case 4:
						lineBuffer[i] = COLOR16_LIGHTBLUE;
 8000984:	4a13      	ldr	r2, [pc, #76]	@ (80009d4 <testScreen_16+0x11c>)
 8000986:	693b      	ldr	r3, [r7, #16]
 8000988:	f64a 21ff 	movw	r1, #43775	@ 0xaaff
 800098c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 8000990:	e006      	b.n	80009a0 <testScreen_16+0xe8>
					case 5:
						lineBuffer[i] = COLOR16_RED;
 8000992:	4a10      	ldr	r2, [pc, #64]	@ (80009d4 <testScreen_16+0x11c>)
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 800099a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						break;
 800099e:	bf00      	nop
				for (uint32_t i=0; i<DISPLAY_LINE_PIXEL; i++){
 80009a0:	693b      	ldr	r3, [r7, #16]
 80009a2:	3301      	adds	r3, #1
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	2bef      	cmp	r3, #239	@ 0xef
 80009aa:	d9be      	bls.n	800092a <testScreen_16+0x72>
				}
			}
				spi1_transmit_16(lineBuffer,DISPLAY_LINE_PIXEL);
 80009ac:	21f0      	movs	r1, #240	@ 0xf0
 80009ae:	4809      	ldr	r0, [pc, #36]	@ (80009d4 <testScreen_16+0x11c>)
 80009b0:	f000 f93a 	bl	8000c28 <spi1_transmit_16>
			for	(uint16_t j=0;j < DISPLAY_LINE_NUMBER;j++){
 80009b4:	8afb      	ldrh	r3, [r7, #22]
 80009b6:	3301      	adds	r3, #1
 80009b8:	82fb      	strh	r3, [r7, #22]
 80009ba:	8afb      	ldrh	r3, [r7, #22]
 80009bc:	2bf0      	cmp	r3, #240	@ 0xf0
 80009be:	d9a0      	bls.n	8000902 <testScreen_16+0x4a>
			}
			tft_dc_low();
 80009c0:	f7ff ff10 	bl	80007e4 <tft_dc_low>
}
 80009c4:	bf00      	nop
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	08000fe4 	.word	0x08000fe4
 80009d0:	cccccccd 	.word	0xcccccccd
 80009d4:	20000020 	.word	0x20000020

080009d8 <spi_gpio_init>:

//PA9 -> Slave Select


void spi_gpio_init(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 80009dc:	4b47      	ldr	r3, [pc, #284]	@ (8000afc <spi_gpio_init+0x124>)
 80009de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e0:	4a46      	ldr	r2, [pc, #280]	@ (8000afc <spi_gpio_init+0x124>)
 80009e2:	f043 0301 	orr.w	r3, r3, #1
 80009e6:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA5,PA6,PA7 mode to alternate function*/

	/*PA5*/
	GPIOA->MODER &=~(1U<<10);
 80009e8:	4b45      	ldr	r3, [pc, #276]	@ (8000b00 <spi_gpio_init+0x128>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a44      	ldr	r2, [pc, #272]	@ (8000b00 <spi_gpio_init+0x128>)
 80009ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80009f2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<11);
 80009f4:	4b42      	ldr	r3, [pc, #264]	@ (8000b00 <spi_gpio_init+0x128>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a41      	ldr	r2, [pc, #260]	@ (8000b00 <spi_gpio_init+0x128>)
 80009fa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80009fe:	6013      	str	r3, [r2, #0]

	/*PA6*/
	GPIOA->MODER &=~(1U<<12);
 8000a00:	4b3f      	ldr	r3, [pc, #252]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a3e      	ldr	r2, [pc, #248]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a0a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<13);
 8000a0c:	4b3c      	ldr	r3, [pc, #240]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a3b      	ldr	r2, [pc, #236]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a12:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a16:	6013      	str	r3, [r2, #0]

	/*PA7*/
	GPIOA->MODER &=~(1U<<14);
 8000a18:	4b39      	ldr	r3, [pc, #228]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a38      	ldr	r2, [pc, #224]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a22:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<15);
 8000a24:	4b36      	ldr	r3, [pc, #216]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a35      	ldr	r2, [pc, #212]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a2e:	6013      	str	r3, [r2, #0]


	/*Set PA9 as output pin*/
	GPIOA->MODER |=(1U<<18);
 8000a30:	4b33      	ldr	r3, [pc, #204]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a32      	ldr	r2, [pc, #200]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a36:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a3a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<19);
 8000a3c:	4b30      	ldr	r3, [pc, #192]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a2f      	ldr	r2, [pc, #188]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a42:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000a46:	6013      	str	r3, [r2, #0]

	/*PA10 as output*/
	GPIOA->MODER |=  (1U<<20);
 8000a48:	4b2d      	ldr	r3, [pc, #180]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a2c      	ldr	r2, [pc, #176]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a52:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<21);
 8000a54:	4b2a      	ldr	r3, [pc, #168]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a29      	ldr	r2, [pc, #164]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a5a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a5e:	6013      	str	r3, [r2, #0]

	/*Set PA5,PA6,PA7 alternate function type to SPI1*/
	/*PA5*/
	GPIOA->AFR[0] |=(1U<<20);
 8000a60:	4b27      	ldr	r3, [pc, #156]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a62:	6a1b      	ldr	r3, [r3, #32]
 8000a64:	4a26      	ldr	r2, [pc, #152]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000a6a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<21);
 8000a6c:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a6e:	6a1b      	ldr	r3, [r3, #32]
 8000a70:	4a23      	ldr	r2, [pc, #140]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a76:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<22);
 8000a78:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a7a:	6a1b      	ldr	r3, [r3, #32]
 8000a7c:	4a20      	ldr	r2, [pc, #128]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a82:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<23);
 8000a84:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a86:	6a1b      	ldr	r3, [r3, #32]
 8000a88:	4a1d      	ldr	r2, [pc, #116]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a8a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000a8e:	6213      	str	r3, [r2, #32]

	/*PA6*/
	GPIOA->AFR[0] |=(1U<<24);
 8000a90:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	4a1a      	ldr	r2, [pc, #104]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a9a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<25);
 8000a9c:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <spi_gpio_init+0x128>)
 8000a9e:	6a1b      	ldr	r3, [r3, #32]
 8000aa0:	4a17      	ldr	r2, [pc, #92]	@ (8000b00 <spi_gpio_init+0x128>)
 8000aa2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000aa6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<26);
 8000aa8:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <spi_gpio_init+0x128>)
 8000aaa:	6a1b      	ldr	r3, [r3, #32]
 8000aac:	4a14      	ldr	r2, [pc, #80]	@ (8000b00 <spi_gpio_init+0x128>)
 8000aae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000ab2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<27);
 8000ab4:	4b12      	ldr	r3, [pc, #72]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ab6:	6a1b      	ldr	r3, [r3, #32]
 8000ab8:	4a11      	ldr	r2, [pc, #68]	@ (8000b00 <spi_gpio_init+0x128>)
 8000aba:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000abe:	6213      	str	r3, [r2, #32]

	/*PA7*/
	GPIOA->AFR[0] |=(1U<<28);
 8000ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ac2:	6a1b      	ldr	r3, [r3, #32]
 8000ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aca:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<29);
 8000acc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ace:	6a1b      	ldr	r3, [r3, #32]
 8000ad0:	4a0b      	ldr	r2, [pc, #44]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ad2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000ad6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<30);
 8000ad8:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ada:	6a1b      	ldr	r3, [r3, #32]
 8000adc:	4a08      	ldr	r2, [pc, #32]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ade:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000ae2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<31);
 8000ae4:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <spi_gpio_init+0x128>)
 8000ae6:	6a1b      	ldr	r3, [r3, #32]
 8000ae8:	4a05      	ldr	r2, [pc, #20]	@ (8000b00 <spi_gpio_init+0x128>)
 8000aea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000aee:	6213      	str	r3, [r2, #32]
	GPIOA->OSPEEDR |=(1U<<10);
	GPIOA->OSPEEDR |=(1U<<9);
	GPIOA->OSPEEDR |=(1U<<8);*/


}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020000 	.word	0x40020000

08000b04 <spi1_config>:

void spi1_config(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
	/*Enable clock access to SPI1 module*/
	RCC->APB2ENR |= SPI1EN;
 8000b08:	4b29      	ldr	r3, [pc, #164]	@ (8000bb0 <spi1_config+0xac>)
 8000b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0c:	4a28      	ldr	r2, [pc, #160]	@ (8000bb0 <spi1_config+0xac>)
 8000b0e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b12:	6453      	str	r3, [r2, #68]	@ 0x44

	//SPI1->CR1 &=~ (1<<6);

	/*Set clock to fPCLK/4*/
	//000=f/2 100=f/4 ...111=f/256
	if(0){SPI1->CR1 |=(1U<<3);}else{SPI1->CR1 &=~(1U<<3);}
 8000b14:	4b27      	ldr	r3, [pc, #156]	@ (8000bb4 <spi1_config+0xb0>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a26      	ldr	r2, [pc, #152]	@ (8000bb4 <spi1_config+0xb0>)
 8000b1a:	f023 0308 	bic.w	r3, r3, #8
 8000b1e:	6013      	str	r3, [r2, #0]
	if(0){SPI1->CR1 |=(1U<<4);}else{SPI1->CR1 &=~(1U<<4);}
 8000b20:	4b24      	ldr	r3, [pc, #144]	@ (8000bb4 <spi1_config+0xb0>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a23      	ldr	r2, [pc, #140]	@ (8000bb4 <spi1_config+0xb0>)
 8000b26:	f023 0310 	bic.w	r3, r3, #16
 8000b2a:	6013      	str	r3, [r2, #0]
	if(0){SPI1->CR1 |=(1U<<5);}else{SPI1->CR1 &=~(1U<<5);}
 8000b2c:	4b21      	ldr	r3, [pc, #132]	@ (8000bb4 <spi1_config+0xb0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a20      	ldr	r2, [pc, #128]	@ (8000bb4 <spi1_config+0xb0>)
 8000b32:	f023 0320 	bic.w	r3, r3, #32
 8000b36:	6013      	str	r3, [r2, #0]

	/*Set CPOL to 0 and CPHA to 0*/
	if(1){SPI1->CR1 |=(1U<<0);}else{SPI1->CR1 &=~(1U<<0);}
 8000b38:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb4 <spi1_config+0xb0>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a1d      	ldr	r2, [pc, #116]	@ (8000bb4 <spi1_config+0xb0>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	6013      	str	r3, [r2, #0]
	if(1){SPI1->CR1 |=(1U<<1);}else{SPI1->CR1 &=~(1U<<1);}
 8000b44:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb4 <spi1_config+0xb0>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a1a      	ldr	r2, [pc, #104]	@ (8000bb4 <spi1_config+0xb0>)
 8000b4a:	f043 0302 	orr.w	r3, r3, #2
 8000b4e:	6013      	str	r3, [r2, #0]

	/*Enable full duplex*/
	SPI1->CR1 &=~(1U<<10);
 8000b50:	4b18      	ldr	r3, [pc, #96]	@ (8000bb4 <spi1_config+0xb0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a17      	ldr	r2, [pc, #92]	@ (8000bb4 <spi1_config+0xb0>)
 8000b56:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000b5a:	6013      	str	r3, [r2, #0]

	/*Set MSB first*/
	SPI1->CR1 &= ~(1U<<7);
 8000b5c:	4b15      	ldr	r3, [pc, #84]	@ (8000bb4 <spi1_config+0xb0>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a14      	ldr	r2, [pc, #80]	@ (8000bb4 <spi1_config+0xb0>)
 8000b62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000b66:	6013      	str	r3, [r2, #0]

	/*Set mode to MASTER*/
	SPI1->CR1 |= (1U<<2);
 8000b68:	4b12      	ldr	r3, [pc, #72]	@ (8000bb4 <spi1_config+0xb0>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a11      	ldr	r2, [pc, #68]	@ (8000bb4 <spi1_config+0xb0>)
 8000b6e:	f043 0304 	orr.w	r3, r3, #4
 8000b72:	6013      	str	r3, [r2, #0]
	/*Set mode to SLAVE*/
	//SPI1->CR1 &=~ (1U<<2);

	/*Set 8 bit data mode*/
	SPI1->CR1 &= ~(1U<<11);
 8000b74:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb4 <spi1_config+0xb0>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb4 <spi1_config+0xb0>)
 8000b7a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000b7e:	6013      	str	r3, [r2, #0]
	/*Set 16 bit data mode*/
	//SPI1->CR1 |=  (1U<<11);

	/*Select software slave management by
	 * setting SSM=1 and SSI=1*/
	SPI1->CR1 |= (1<<8);
 8000b80:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <spi1_config+0xb0>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb4 <spi1_config+0xb0>)
 8000b86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b8a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1<<9);
 8000b8c:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <spi1_config+0xb0>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a08      	ldr	r2, [pc, #32]	@ (8000bb4 <spi1_config+0xb0>)
 8000b92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b96:	6013      	str	r3, [r2, #0]
	//SPI1->CR1 &=~ (1<<9);
	//SPI1->CR1 &=~ (1<<8);
	/*Enable SPI module*/
	SPI1->CR1 |= (1<<6);
 8000b98:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <spi1_config+0xb0>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a05      	ldr	r2, [pc, #20]	@ (8000bb4 <spi1_config+0xb0>)
 8000b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40013000 	.word	0x40013000

08000bb8 <spi1_transmit>:

void spi1_transmit(uint8_t *data,uint32_t size)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
	uint32_t i=0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	60fb      	str	r3, [r7, #12]
	uint8_t temp;

	while(i<size)
 8000bc6:	e00f      	b.n	8000be8 <spi1_transmit+0x30>
	{
		/*Wait until TXE is set*/
		while(!(SPI1->SR & (SR_TXE))){}
 8000bc8:	bf00      	nop
 8000bca:	4b16      	ldr	r3, [pc, #88]	@ (8000c24 <spi1_transmit+0x6c>)
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	f003 0302 	and.w	r3, r3, #2
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0f9      	beq.n	8000bca <spi1_transmit+0x12>

		/*Write the data to the data register*/
		SPI1->DR = data[i];
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	4413      	add	r3, r2
 8000bdc:	781a      	ldrb	r2, [r3, #0]
 8000bde:	4b11      	ldr	r3, [pc, #68]	@ (8000c24 <spi1_transmit+0x6c>)
 8000be0:	60da      	str	r2, [r3, #12]
		i++;
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	3301      	adds	r3, #1
 8000be6:	60fb      	str	r3, [r7, #12]
	while(i<size)
 8000be8:	68fa      	ldr	r2, [r7, #12]
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	d3eb      	bcc.n	8000bc8 <spi1_transmit+0x10>
	}
	/*Wait until TXE is set*/
	while(!(SPI1->SR & (SR_TXE))){}
 8000bf0:	bf00      	nop
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c24 <spi1_transmit+0x6c>)
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d0f9      	beq.n	8000bf2 <spi1_transmit+0x3a>

	/*Wait for BUSY flag to reset*/
	while((SPI1->SR & (SR_BSY))){}
 8000bfe:	bf00      	nop
 8000c00:	4b08      	ldr	r3, [pc, #32]	@ (8000c24 <spi1_transmit+0x6c>)
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d1f9      	bne.n	8000c00 <spi1_transmit+0x48>

	/*Clear OVR flag*/
	temp = SPI1->DR;
 8000c0c:	4b05      	ldr	r3, [pc, #20]	@ (8000c24 <spi1_transmit+0x6c>)
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	72fb      	strb	r3, [r7, #11]
	temp = SPI1->SR;
 8000c12:	4b04      	ldr	r3, [pc, #16]	@ (8000c24 <spi1_transmit+0x6c>)
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	72fb      	strb	r3, [r7, #11]
}
 8000c18:	bf00      	nop
 8000c1a:	3714      	adds	r7, #20
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	40013000 	.word	0x40013000

08000c28 <spi1_transmit_16>:

void spi1_transmit_16(uint16_t *data,uint32_t size)
	{
 8000c28:	b480      	push	{r7}
 8000c2a:	b085      	sub	sp, #20
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	6039      	str	r1, [r7, #0]
		/*Set 16 bit data mode*/
		SPI1->CR1 |=  (1U<<11);
 8000c32:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c38:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000c3c:	6013      	str	r3, [r2, #0]

		uint32_t i=0;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60fb      	str	r3, [r7, #12]
		uint16_t temp;

		while(i<size)
 8000c42:	e010      	b.n	8000c66 <spi1_transmit_16+0x3e>
		{
			/*Wait until TXE is set*/
			while(!(SPI1->SR & (SR_TXE))){}
 8000c44:	bf00      	nop
 8000c46:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c48:	689b      	ldr	r3, [r3, #8]
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d0f9      	beq.n	8000c46 <spi1_transmit_16+0x1e>

			/*Write the data to the data register*/
			SPI1->DR = data[i];
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	881a      	ldrh	r2, [r3, #0]
 8000c5c:	4b11      	ldr	r3, [pc, #68]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c5e:	60da      	str	r2, [r3, #12]
			i++;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	3301      	adds	r3, #1
 8000c64:	60fb      	str	r3, [r7, #12]
		while(i<size)
 8000c66:	68fa      	ldr	r2, [r7, #12]
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d3ea      	bcc.n	8000c44 <spi1_transmit_16+0x1c>
		}
		/*Wait until TXE is set*/
		while(!(SPI1->SR & (SR_TXE))){}
 8000c6e:	bf00      	nop
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c72:	689b      	ldr	r3, [r3, #8]
 8000c74:	f003 0302 	and.w	r3, r3, #2
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d0f9      	beq.n	8000c70 <spi1_transmit_16+0x48>

		/*Wait for BUSY flag to reset*/
		while((SPI1->SR & (SR_BSY))){}
 8000c7c:	bf00      	nop
 8000c7e:	4b09      	ldr	r3, [pc, #36]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c80:	689b      	ldr	r3, [r3, #8]
 8000c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d1f9      	bne.n	8000c7e <spi1_transmit_16+0x56>

		/*Clear OVR flag*/
		temp = SPI1->DR;
 8000c8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	817b      	strh	r3, [r7, #10]
		temp = SPI1->SR;
 8000c90:	4b04      	ldr	r3, [pc, #16]	@ (8000ca4 <spi1_transmit_16+0x7c>)
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	817b      	strh	r3, [r7, #10]
	/*Set 8 bit data mode*/
	//SPI1->CR1 &= ~(1U<<11);
	}
 8000c96:	bf00      	nop
 8000c98:	3714      	adds	r7, #20
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	40013000 	.word	0x40013000

08000ca8 <spi1_DMA_enable>:
		*data++ = (SPI1->DR);
		size--;
	}
}

void spi1_DMA_enable(void){
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
	SPI1->CR1 |= (1U << 6);
 8000cac:	4b08      	ldr	r3, [pc, #32]	@ (8000cd0 <spi1_DMA_enable+0x28>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a07      	ldr	r2, [pc, #28]	@ (8000cd0 <spi1_DMA_enable+0x28>)
 8000cb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cb6:	6013      	str	r3, [r2, #0]
	SPI1->CR2 |= (1U<<1);
 8000cb8:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <spi1_DMA_enable+0x28>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	4a04      	ldr	r2, [pc, #16]	@ (8000cd0 <spi1_DMA_enable+0x28>)
 8000cbe:	f043 0302 	orr.w	r3, r3, #2
 8000cc2:	6053      	str	r3, [r2, #4]
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40013000 	.word	0x40013000

08000cd4 <spi_dma_init>:
#define DMA_CR_CHSEL3		(3U<<25)


static uint16_t bufferNow[240];

void spi_dma_init(uint16_t *buffer){
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	for (uint16_t i=0;i<240;i++){
 8000cdc:	2300      	movs	r3, #0
 8000cde:	81fb      	strh	r3, [r7, #14]
 8000ce0:	e015      	b.n	8000d0e <spi_dma_init+0x3a>
		if(i<120)bufferNow[i] = 0xF800;// buffer[i];
 8000ce2:	89fb      	ldrh	r3, [r7, #14]
 8000ce4:	2b77      	cmp	r3, #119	@ 0x77
 8000ce6:	d806      	bhi.n	8000cf6 <spi_dma_init+0x22>
 8000ce8:	89fb      	ldrh	r3, [r7, #14]
 8000cea:	4a4a      	ldr	r2, [pc, #296]	@ (8000e14 <spi_dma_init+0x140>)
 8000cec:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 8000cf0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000cf4:	e008      	b.n	8000d08 <spi_dma_init+0x34>
		else bufferNow[i] = buffer[i] ;
 8000cf6:	89fb      	ldrh	r3, [r7, #14]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	441a      	add	r2, r3
 8000cfe:	89fb      	ldrh	r3, [r7, #14]
 8000d00:	8811      	ldrh	r1, [r2, #0]
 8000d02:	4a44      	ldr	r2, [pc, #272]	@ (8000e14 <spi_dma_init+0x140>)
 8000d04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint16_t i=0;i<240;i++){
 8000d08:	89fb      	ldrh	r3, [r7, #14]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	81fb      	strh	r3, [r7, #14]
 8000d0e:	89fb      	ldrh	r3, [r7, #14]
 8000d10:	2bef      	cmp	r3, #239	@ 0xef
 8000d12:	d9e6      	bls.n	8000ce2 <spi_dma_init+0xe>
	}
	/*Enable clock access to DMA*/
	RCC->AHB1ENR |=DMA2EN;
 8000d14:	4b40      	ldr	r3, [pc, #256]	@ (8000e18 <spi_dma_init+0x144>)
 8000d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d18:	4a3f      	ldr	r2, [pc, #252]	@ (8000e18 <spi_dma_init+0x144>)
 8000d1a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d1e:	6313      	str	r3, [r2, #48]	@ 0x30

	spi1_DMA_enable();
 8000d20:	f7ff ffc2 	bl	8000ca8 <spi1_DMA_enable>

	/*Disable DMA stream*/
	DMA2_Stream3->CR &=~DMA_SCR_EN; /*stream3 wegen tabelle 28 RM0383 171/842*/
 8000d24:	4b3d      	ldr	r3, [pc, #244]	@ (8000e1c <spi_dma_init+0x148>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a3c      	ldr	r2, [pc, #240]	@ (8000e1c <spi_dma_init+0x148>)
 8000d2a:	f023 0301 	bic.w	r3, r3, #1
 8000d2e:	6013      	str	r3, [r2, #0]

	/*wait till DMA is disabled*/
	while((DMA2_Stream3->CR & DMA_SCR_EN)){}
 8000d30:	bf00      	nop
 8000d32:	4b3a      	ldr	r3, [pc, #232]	@ (8000e1c <spi_dma_init+0x148>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1f9      	bne.n	8000d32 <spi_dma_init+0x5e>

	/*Disable Circular mode*/
	DMA2_Stream3->CR &=~DMA_SCR_CIRC;
 8000d3e:	4b37      	ldr	r3, [pc, #220]	@ (8000e1c <spi_dma_init+0x148>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a36      	ldr	r2, [pc, #216]	@ (8000e1c <spi_dma_init+0x148>)
 8000d44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000d48:	6013      	str	r3, [r2, #0]
	//DMA2_Stream3->CR |= DMA_SCR_CIRC;

	/*Set MSIZE i.e Memory data size to half-word (= 16bit)*/

	DMA2_Stream3->CR |= (1U<<13);
 8000d4a:	4b34      	ldr	r3, [pc, #208]	@ (8000e1c <spi_dma_init+0x148>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a33      	ldr	r2, [pc, #204]	@ (8000e1c <spi_dma_init+0x148>)
 8000d50:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d54:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR &= ~(1U<<14);
 8000d56:	4b31      	ldr	r3, [pc, #196]	@ (8000e1c <spi_dma_init+0x148>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	4a30      	ldr	r2, [pc, #192]	@ (8000e1c <spi_dma_init+0x148>)
 8000d5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000d60:	6013      	str	r3, [r2, #0]

	/*Set PSIZE i.e Peripheral data size to half-word*/
	DMA2_Stream3->CR |= (1U<<11);
 8000d62:	4b2e      	ldr	r3, [pc, #184]	@ (8000e1c <spi_dma_init+0x148>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a2d      	ldr	r2, [pc, #180]	@ (8000e1c <spi_dma_init+0x148>)
 8000d68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d6c:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR &= ~(1U<<12);
 8000d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8000e1c <spi_dma_init+0x148>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a2a      	ldr	r2, [pc, #168]	@ (8000e1c <spi_dma_init+0x148>)
 8000d74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d78:	6013      	str	r3, [r2, #0]
	/*PINCOS*/
	//DMA2_Stream3->CR |= (1U << 15);

	/*set Data transfer direction*/
	DMA2_Stream3->CR |= DMA_CR_DIR1;
 8000d7a:	4b28      	ldr	r3, [pc, #160]	@ (8000e1c <spi_dma_init+0x148>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a27      	ldr	r2, [pc, #156]	@ (8000e1c <spi_dma_init+0x148>)
 8000d80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d84:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR &=~ DMA_CR_DIR2;
 8000d86:	4b25      	ldr	r3, [pc, #148]	@ (8000e1c <spi_dma_init+0x148>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a24      	ldr	r2, [pc, #144]	@ (8000e1c <spi_dma_init+0x148>)
 8000d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000d90:	6013      	str	r3, [r2, #0]

	/*Enable memory addr increment*/
	DMA2_Stream3->CR |=DMA_SCR_MINC;
 8000d92:	4b22      	ldr	r3, [pc, #136]	@ (8000e1c <spi_dma_init+0x148>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a21      	ldr	r2, [pc, #132]	@ (8000e1c <spi_dma_init+0x148>)
 8000d98:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d9c:	6013      	str	r3, [r2, #0]
	//DMA2_Stream3->CR &=~DMA_SCR_MINC;

	/*Set periph address*/
	DMA2_Stream3->PAR = (uint32_t)(&(SPI1->DR)); //what to set here?? SPI data register!
 8000d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e1c <spi_dma_init+0x148>)
 8000da0:	4a1f      	ldr	r2, [pc, #124]	@ (8000e20 <spi_dma_init+0x14c>)
 8000da2:	609a      	str	r2, [r3, #8]
	/*Set mem address*/
	DMA2_Stream3->M0AR = (uint32_t)(buffer); //what to set here?? memory not changed
 8000da4:	4a1d      	ldr	r2, [pc, #116]	@ (8000e1c <spi_dma_init+0x148>)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	60d3      	str	r3, [r2, #12]

	/*Set number of transfer*/
	//DMA2_Stream3->NDTR = (uint16_t)BUFFER_BYTES;

	/*chanel selection*/
	DMA2_Stream3->CR &=~ DMA_CR_CHSEL7; //all bits to 0
 8000daa:	4b1c      	ldr	r3, [pc, #112]	@ (8000e1c <spi_dma_init+0x148>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a1b      	ldr	r2, [pc, #108]	@ (8000e1c <spi_dma_init+0x148>)
 8000db0:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8000db4:	6013      	str	r3, [r2, #0]
	DMA2_Stream3->CR |= DMA_CR_CHSEL3; // bit 25,26 to 1 for chanel3
 8000db6:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <spi_dma_init+0x148>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a18      	ldr	r2, [pc, #96]	@ (8000e1c <spi_dma_init+0x148>)
 8000dbc:	f043 63c0 	orr.w	r3, r3, #100663296	@ 0x6000000
 8000dc0:	6013      	str	r3, [r2, #0]

	/*clear all transfer complete */

	DMA2->LIFCR |= (1U<<24);
 8000dc2:	4b18      	ldr	r3, [pc, #96]	@ (8000e24 <spi_dma_init+0x150>)
 8000dc4:	689b      	ldr	r3, [r3, #8]
 8000dc6:	4a17      	ldr	r2, [pc, #92]	@ (8000e24 <spi_dma_init+0x150>)
 8000dc8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000dcc:	6093      	str	r3, [r2, #8]
	DMA2->LIFCR |= (1U<<25);
 8000dce:	4b15      	ldr	r3, [pc, #84]	@ (8000e24 <spi_dma_init+0x150>)
 8000dd0:	689b      	ldr	r3, [r3, #8]
 8000dd2:	4a14      	ldr	r2, [pc, #80]	@ (8000e24 <spi_dma_init+0x150>)
 8000dd4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dd8:	6093      	str	r3, [r2, #8]
	DMA2->LIFCR |= (1U<<26);
 8000dda:	4b12      	ldr	r3, [pc, #72]	@ (8000e24 <spi_dma_init+0x150>)
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	4a11      	ldr	r2, [pc, #68]	@ (8000e24 <spi_dma_init+0x150>)
 8000de0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000de4:	6093      	str	r3, [r2, #8]
	DMA2->LIFCR |= (1U<<27);
 8000de6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e24 <spi_dma_init+0x150>)
 8000de8:	689b      	ldr	r3, [r3, #8]
 8000dea:	4a0e      	ldr	r2, [pc, #56]	@ (8000e24 <spi_dma_init+0x150>)
 8000dec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000df0:	6093      	str	r3, [r2, #8]

	SPI1->CR2 |= SPI_CR2_TXDMAEN;
 8000df2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <spi_dma_init+0x154>)
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	4a0c      	ldr	r2, [pc, #48]	@ (8000e28 <spi_dma_init+0x154>)
 8000df8:	f043 0302 	orr.w	r3, r3, #2
 8000dfc:	6053      	str	r3, [r2, #4]

    /*Enable DMA stream*/
	DMA2_Stream3->CR |= DMA_SCR_EN;
 8000dfe:	4b07      	ldr	r3, [pc, #28]	@ (8000e1c <spi_dma_init+0x148>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a06      	ldr	r2, [pc, #24]	@ (8000e1c <spi_dma_init+0x148>)
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6013      	str	r3, [r2, #0]


}
 8000e0a:	bf00      	nop
 8000e0c:	3710      	adds	r7, #16
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20000200 	.word	0x20000200
 8000e18:	40023800 	.word	0x40023800
 8000e1c:	40026458 	.word	0x40026458
 8000e20:	4001300c 	.word	0x4001300c
 8000e24:	40026400 	.word	0x40026400
 8000e28:	40013000 	.word	0x40013000

08000e2c <spi_dma_test>:

void spi_dma_test(void){
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0

	/*Set number of transfer*/
	DMA2_Stream3->NDTR = (uint16_t)BUFFER_BYTES-10;
 8000e30:	4b04      	ldr	r3, [pc, #16]	@ (8000e44 <spi_dma_test+0x18>)
 8000e32:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 8000e36:	605a      	str	r2, [r3, #4]

}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	40026458 	.word	0x40026458

08000e48 <spi1_transmit_DMA>:

void spi1_transmit_DMA(uint32_t size)
	{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]

	 /* Disable stream */
	    DMA2_Stream3->CR &= ~DMA_SCR_EN;
 8000e50:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec8 <spi1_transmit_DMA+0x80>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a1c      	ldr	r2, [pc, #112]	@ (8000ec8 <spi1_transmit_DMA+0x80>)
 8000e56:	f023 0301 	bic.w	r3, r3, #1
 8000e5a:	6013      	str	r3, [r2, #0]
	    while (DMA2_Stream3->CR & DMA_SCR_EN){};
 8000e5c:	bf00      	nop
 8000e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec8 <spi1_transmit_DMA+0x80>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f003 0301 	and.w	r3, r3, #1
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d1f9      	bne.n	8000e5e <spi1_transmit_DMA+0x16>
	    /* Clear all relevant flags */
		DMA2->LIFCR |= (1U<<24);
 8000e6a:	4b18      	ldr	r3, [pc, #96]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	4a17      	ldr	r2, [pc, #92]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e70:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e74:	6093      	str	r3, [r2, #8]
		DMA2->LIFCR |= (1U<<25);
 8000e76:	4b15      	ldr	r3, [pc, #84]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	4a14      	ldr	r2, [pc, #80]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e7c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e80:	6093      	str	r3, [r2, #8]
		DMA2->LIFCR |= (1U<<26);
 8000e82:	4b12      	ldr	r3, [pc, #72]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	4a11      	ldr	r2, [pc, #68]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e88:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e8c:	6093      	str	r3, [r2, #8]
		DMA2->LIFCR |= (1U<<27);
 8000e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	4a0e      	ldr	r2, [pc, #56]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000e94:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000e98:	6093      	str	r3, [r2, #8]
	    /* Set number of data items */
	    DMA2_Stream3->NDTR = size;
 8000e9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000ec8 <spi1_transmit_DMA+0x80>)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6053      	str	r3, [r2, #4]
	    /* Enable stream */
	    DMA2_Stream3->CR |= DMA_SCR_EN;
 8000ea0:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <spi1_transmit_DMA+0x80>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a08      	ldr	r2, [pc, #32]	@ (8000ec8 <spi1_transmit_DMA+0x80>)
 8000ea6:	f043 0301 	orr.w	r3, r3, #1
 8000eaa:	6013      	str	r3, [r2, #0]
	    while(!(DMA2->LISR & (1U<<27))){}
 8000eac:	bf00      	nop
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <spi1_transmit_DMA+0x84>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d0f9      	beq.n	8000eae <spi1_transmit_DMA+0x66>


	}
 8000eba:	bf00      	nop
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	40026458 	.word	0x40026458
 8000ecc:	40026400 	.word	0x40026400

08000ed0 <systick_msec_delay>:

/* by default f MCU is 16MHz*/
#define ONE_MSEC_LOAD	16000

void systick_msec_delay(uint32_t delay)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

    /*Load the timer with number of clock cycles per millisecond*/
	SysTick->LOAD =  ONE_MSEC_LOAD - 1;
 8000ed8:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <systick_msec_delay+0x5c>)
 8000eda:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000ede:	605a      	str	r2, [r3, #4]

    /*Clear systick current value register*/
	SysTick->VAL = 0;
 8000ee0:	4b12      	ldr	r3, [pc, #72]	@ (8000f2c <systick_msec_delay+0x5c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	609a      	str	r2, [r3, #8]

    /*Select internal clock source*/
	SysTick->CTRL = CTRL_CLCKSRC;
 8000ee6:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <systick_msec_delay+0x5c>)
 8000ee8:	2204      	movs	r2, #4
 8000eea:	601a      	str	r2, [r3, #0]

	/*Enable systick*/
	SysTick->CTRL |=CTRL_ENABLE;
 8000eec:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <systick_msec_delay+0x5c>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a0e      	ldr	r2, [pc, #56]	@ (8000f2c <systick_msec_delay+0x5c>)
 8000ef2:	f043 0301 	orr.w	r3, r3, #1
 8000ef6:	6013      	str	r3, [r2, #0]

 	for(int i = 0; i < delay; i++)
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60fb      	str	r3, [r7, #12]
 8000efc:	e009      	b.n	8000f12 <systick_msec_delay+0x42>
	{
		while((SysTick->CTRL & CTRL_COUNTFLAG) == 0){}
 8000efe:	bf00      	nop
 8000f00:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <systick_msec_delay+0x5c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d0f9      	beq.n	8000f00 <systick_msec_delay+0x30>
 	for(int i = 0; i < delay; i++)
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d8f1      	bhi.n	8000efe <systick_msec_delay+0x2e>
	}

	/*Disable systick*/
	SysTick->CTRL = 0;
 8000f1a:	4b04      	ldr	r3, [pc, #16]	@ (8000f2c <systick_msec_delay+0x5c>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]

}
 8000f20:	bf00      	nop
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	e000e010 	.word	0xe000e010

08000f30 <Reset_Handler>:
*/

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8000f30:	480d      	ldr	r0, [pc, #52]	@ (8000f68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f32:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f34:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f38:	480c      	ldr	r0, [pc, #48]	@ (8000f6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f3a:	490d      	ldr	r1, [pc, #52]	@ (8000f70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f74 <LoopForever+0xe>)
  movs r3, #0
 8000f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f40:	e002      	b.n	8000f48 <LoopCopyDataInit>

08000f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f46:	3304      	adds	r3, #4

08000f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f4c:	d3f9      	bcc.n	8000f42 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f50:	4c0a      	ldr	r4, [pc, #40]	@ (8000f7c <LoopForever+0x16>)
  movs r3, #0
 8000f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f54:	e001      	b.n	8000f5a <LoopFillZerobss>

08000f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f58:	3204      	adds	r2, #4

08000f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f5c:	d3fb      	bcc.n	8000f56 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000f5e:	f000 f811 	bl	8000f84 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000f62:	f7ff fb53 	bl	800060c <main>

08000f66 <LoopForever>:

LoopForever:
  b LoopForever
 8000f66:	e7fe      	b.n	8000f66 <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 8000f68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f70:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000f74:	08001014 	.word	0x08001014
  ldr r2, =_sbss
 8000f78:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000f7c:	200003e0 	.word	0x200003e0

08000f80 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f80:	e7fe      	b.n	8000f80 <ADC_IRQHandler>
	...

08000f84 <__libc_init_array>:
 8000f84:	b570      	push	{r4, r5, r6, lr}
 8000f86:	4d0d      	ldr	r5, [pc, #52]	@ (8000fbc <__libc_init_array+0x38>)
 8000f88:	4c0d      	ldr	r4, [pc, #52]	@ (8000fc0 <__libc_init_array+0x3c>)
 8000f8a:	1b64      	subs	r4, r4, r5
 8000f8c:	10a4      	asrs	r4, r4, #2
 8000f8e:	2600      	movs	r6, #0
 8000f90:	42a6      	cmp	r6, r4
 8000f92:	d109      	bne.n	8000fa8 <__libc_init_array+0x24>
 8000f94:	4d0b      	ldr	r5, [pc, #44]	@ (8000fc4 <__libc_init_array+0x40>)
 8000f96:	4c0c      	ldr	r4, [pc, #48]	@ (8000fc8 <__libc_init_array+0x44>)
 8000f98:	f000 f818 	bl	8000fcc <_init>
 8000f9c:	1b64      	subs	r4, r4, r5
 8000f9e:	10a4      	asrs	r4, r4, #2
 8000fa0:	2600      	movs	r6, #0
 8000fa2:	42a6      	cmp	r6, r4
 8000fa4:	d105      	bne.n	8000fb2 <__libc_init_array+0x2e>
 8000fa6:	bd70      	pop	{r4, r5, r6, pc}
 8000fa8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000fac:	4798      	blx	r3
 8000fae:	3601      	adds	r6, #1
 8000fb0:	e7ee      	b.n	8000f90 <__libc_init_array+0xc>
 8000fb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000fb6:	4798      	blx	r3
 8000fb8:	3601      	adds	r6, #1
 8000fba:	e7f2      	b.n	8000fa2 <__libc_init_array+0x1e>
 8000fbc:	0800100c 	.word	0x0800100c
 8000fc0:	0800100c 	.word	0x0800100c
 8000fc4:	0800100c 	.word	0x0800100c
 8000fc8:	08001010 	.word	0x08001010

08000fcc <_init>:
 8000fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fce:	bf00      	nop
 8000fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fd2:	bc08      	pop	{r3}
 8000fd4:	469e      	mov	lr, r3
 8000fd6:	4770      	bx	lr

08000fd8 <_fini>:
 8000fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fda:	bf00      	nop
 8000fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000fde:	bc08      	pop	{r3}
 8000fe0:	469e      	mov	lr, r3
 8000fe2:	4770      	bx	lr
