-- Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
-- Date        : Fri Jul 08 10:28:41 2016
-- Host        : TELOPS212 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim D:/Telops/FIR-00251-Output/IP/smpte_sdi/smpte_sdi_funcsim.vhdl
-- Design      : smpte_sdi
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k70tfbg676-1
-- --------------------------------------------------------------------------------
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture is
  port (
    rx_a_vpid_valid : out STD_LOGIC;
    rx_a_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal byte1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte10 : STD_LOGIC;
  signal byte2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte20 : STD_LOGIC;
  signal byte3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte30 : STD_LOGIC;
  signal byte4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte40 : STD_LOGIC;
  signal \checksum_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cmp_equal__0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_FSM_onehot_current_state[0]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_1\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_3\ : STD_LOGIC;
  signal \n_0_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal n_0_old_v_i_1 : STD_LOGIC;
  signal n_0_packet_ok_i_10 : STD_LOGIC;
  signal \n_0_packet_ok_i_11__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_12__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_13__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_14__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_15__0\ : STD_LOGIC;
  signal n_0_packet_ok_i_16 : STD_LOGIC;
  signal \n_0_packet_ok_i_17__0\ : STD_LOGIC;
  signal n_0_packet_ok_i_18 : STD_LOGIC;
  signal n_0_packet_ok_i_19 : STD_LOGIC;
  signal n_0_packet_ok_i_3 : STD_LOGIC;
  signal n_0_packet_ok_i_4 : STD_LOGIC;
  signal n_0_packet_ok_i_5 : STD_LOGIC;
  signal n_0_packet_ok_i_6 : STD_LOGIC;
  signal \n_0_packet_ok_i_7__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_8__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_9__0\ : STD_LOGIC;
  signal n_0_packet_rx_i_1 : STD_LOGIC;
  signal n_0_packet_rx_reg : STD_LOGIC;
  signal \n_0_v_i_1__0\ : STD_LOGIC;
  signal n_0_valid_i_1 : STD_LOGIC;
  signal \n_1_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal n_1_packet_ok_reg_i_2 : STD_LOGIC;
  signal \n_2_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal n_2_packet_ok_reg_i_2 : STD_LOGIC;
  signal \n_3_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal n_3_packet_ok_reg_i_2 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal old_v : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal packet_det : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal packet_det0 : STD_LOGIC;
  signal packet_ok : STD_LOGIC;
  signal packet_ok0 : STD_LOGIC;
  signal packet_rx0_out : STD_LOGIC;
  signal v : STD_LOGIC;
  signal \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_packet_ok_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_1__6\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_5\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_7\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_8\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_7\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_1__6\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_1__6\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_2\ : label is "soft_lutpair507";
  attribute counter : integer;
  attribute counter of \checksum_reg[0]\ : label is 16;
  attribute counter of \checksum_reg[1]\ : label is 16;
  attribute counter of \checksum_reg[2]\ : label is 16;
  attribute counter of \checksum_reg[3]\ : label is 16;
  attribute counter of \checksum_reg[4]\ : label is 16;
  attribute counter of \checksum_reg[5]\ : label is 16;
  attribute counter of \checksum_reg[6]\ : label is 16;
  attribute counter of \checksum_reg[7]\ : label is 16;
  attribute counter of \checksum_reg[8]\ : label is 16;
  attribute SOFT_HLUTNM of old_v_i_1 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of packet_ok_i_3 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of packet_ok_i_4 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \v_i_1__0\ : label is "soft_lutpair512";
begin
\FSM_onehot_current_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I1 => next_state(0),
      I2 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__4\
    );
\FSM_onehot_current_state[10]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__6\
    );
\FSM_onehot_current_state[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010110"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_4\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_5\,
      O => \n_0_FSM_onehot_current_state[10]_i_2\
    );
\FSM_onehot_current_state[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_6\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_7\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_8\,
      O => \n_0_FSM_onehot_current_state[10]_i_3\
    );
\FSM_onehot_current_state[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[10]_i_4\
    );
\FSM_onehot_current_state[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[10]_i_5\
    );
\FSM_onehot_current_state[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020002023C"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[10]_i_6\
    );
\FSM_onehot_current_state[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[10]_i_7\
    );
\FSM_onehot_current_state[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_FSM_onehot_current_state[10]_i_8\
    );
\FSM_onehot_current_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I1 => next_state(0),
      I2 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__0\
    );
\FSM_onehot_current_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_3\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__0\
    );
\FSM_onehot_current_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_3\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__0\
    );
\FSM_onehot_current_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__0\
    );
\FSM_onehot_current_state[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[5]_i_2__1\,
      I3 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[9]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__2\
    );
\FSM_onehot_current_state[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE9FFFFFFED"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \cmp_equal__0\,
      O => \n_0_FSM_onehot_current_state[5]_i_2__1\
    );
\FSM_onehot_current_state[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__0\
    );
\FSM_onehot_current_state[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[9]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__0\
    );
\FSM_onehot_current_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A00080880"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_5\,
      I1 => \cmp_equal__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[7]_i_2\
    );
\FSM_onehot_current_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_6\,
      I1 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[10]_i_5\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[7]_i_3\
    );
\FSM_onehot_current_state[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001011600000012"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \cmp_equal__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_4__0\
    );
\FSM_onehot_current_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_7\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_7\,
      O => \n_0_FSM_onehot_current_state[7]_i_5\
    );
\FSM_onehot_current_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020002023C"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[7]_i_6\
    );
\FSM_onehot_current_state[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[7]_i_7\
    );
\FSM_onehot_current_state[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => next_state(0),
      I1 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[8]_i_1__6\
    );
\FSM_onehot_current_state[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[9]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[9]_i_4\,
      I2 => n_0_packet_ok_i_5,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => next_state(0)
    );
\FSM_onehot_current_state[9]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[9]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[9]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[9]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[10]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__6\
    );
\FSM_onehot_current_state[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => n_0_packet_ok_i_5,
      O => \n_0_FSM_onehot_current_state[9]_i_2\
    );
\FSM_onehot_current_state[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[9]_i_3\
    );
\FSM_onehot_current_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300020300"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[9]_i_4\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => SR(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => SR(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => SR(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\byte1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => n_0_packet_ok_i_6,
      I1 => n_0_packet_ok_i_5,
      I2 => E(0),
      I3 => n_0_packet_ok_i_3,
      I4 => n_0_packet_ok_i_4,
      O => byte10
    );
\byte1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(0),
      Q => byte1(0),
      R => \<const0>\
    );
\byte1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(1),
      Q => byte1(1),
      R => \<const0>\
    );
\byte1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(2),
      Q => byte1(2),
      R => \<const0>\
    );
\byte1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(3),
      Q => byte1(3),
      R => \<const0>\
    );
\byte1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(4),
      Q => byte1(4),
      R => \<const0>\
    );
\byte1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(5),
      Q => byte1(5),
      R => \<const0>\
    );
\byte1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(6),
      Q => byte1(6),
      R => \<const0>\
    );
\byte1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => Q(7),
      Q => byte1(7),
      R => \<const0>\
    );
\byte2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => n_0_packet_ok_i_5,
      I1 => n_0_packet_ok_i_6,
      I2 => E(0),
      I3 => n_0_packet_ok_i_3,
      I4 => n_0_packet_ok_i_4,
      O => byte20
    );
\byte2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(0),
      Q => byte2(0),
      R => \<const0>\
    );
\byte2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(1),
      Q => byte2(1),
      R => \<const0>\
    );
\byte2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(2),
      Q => byte2(2),
      R => \<const0>\
    );
\byte2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(3),
      Q => byte2(3),
      R => \<const0>\
    );
\byte2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(4),
      Q => byte2(4),
      R => \<const0>\
    );
\byte2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(5),
      Q => byte2(5),
      R => \<const0>\
    );
\byte2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(6),
      Q => byte2(6),
      R => \<const0>\
    );
\byte2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => Q(7),
      Q => byte2(7),
      R => \<const0>\
    );
\byte3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => n_0_packet_ok_i_3,
      I1 => n_0_packet_ok_i_6,
      I2 => E(0),
      I3 => n_0_packet_ok_i_4,
      I4 => n_0_packet_ok_i_5,
      O => byte30
    );
\byte3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(0),
      Q => byte3(0),
      R => \<const0>\
    );
\byte3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(1),
      Q => byte3(1),
      R => \<const0>\
    );
\byte3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(2),
      Q => byte3(2),
      R => \<const0>\
    );
\byte3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(3),
      Q => byte3(3),
      R => \<const0>\
    );
\byte3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(4),
      Q => byte3(4),
      R => \<const0>\
    );
\byte3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(5),
      Q => byte3(5),
      R => \<const0>\
    );
\byte3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(6),
      Q => byte3(6),
      R => \<const0>\
    );
\byte3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => Q(7),
      Q => byte3(7),
      R => \<const0>\
    );
\byte4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => n_0_packet_ok_i_4,
      I1 => E(0),
      I2 => n_0_packet_ok_i_6,
      I3 => n_0_packet_ok_i_3,
      I4 => n_0_packet_ok_i_5,
      O => byte40
    );
\byte4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(0),
      Q => byte4(0),
      R => \<const0>\
    );
\byte4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(1),
      Q => byte4(1),
      R => \<const0>\
    );
\byte4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(2),
      Q => byte4(2),
      R => \<const0>\
    );
\byte4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(3),
      Q => byte4(3),
      R => \<const0>\
    );
\byte4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(4),
      Q => byte4(4),
      R => \<const0>\
    );
\byte4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(5),
      Q => byte4(5),
      R => \<const0>\
    );
\byte4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(6),
      Q => byte4(6),
      R => \<const0>\
    );
\byte4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => Q(7),
      Q => byte4(7),
      R => \<const0>\
    );
\checksum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(3),
      I1 => Q(3),
      O => \n_0_checksum[3]_i_2\
    );
\checksum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(2),
      I1 => Q(2),
      O => \n_0_checksum[3]_i_3\
    );
\checksum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(1),
      I1 => Q(1),
      O => \n_0_checksum[3]_i_4\
    );
\checksum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(0),
      I1 => Q(0),
      O => \n_0_checksum[3]_i_5\
    );
\checksum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(7),
      I1 => Q(7),
      O => \n_0_checksum[7]_i_2\
    );
\checksum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(6),
      I1 => Q(6),
      O => \n_0_checksum[7]_i_3\
    );
\checksum[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(5),
      I1 => Q(5),
      O => \n_0_checksum[7]_i_4\
    );
\checksum[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => data0(4),
      I1 => Q(4),
      O => \n_0_checksum[7]_i_5\
    );
\checksum[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
    port map (
      I0 => E(0),
      I1 => n_0_packet_ok_i_3,
      I2 => n_0_packet_ok_i_4,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      O => \n_0_checksum[8]_i_1\
    );
\checksum[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(8),
      I1 => Q(8),
      O => \n_0_checksum[8]_i_3\
    );
\checksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(0),
      Q => data0(0),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(1),
      Q => data0(1),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(2),
      Q => data0(2),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(3),
      Q => data0(3),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_checksum_reg[3]_i_1\,
      CO(2) => \n_1_checksum_reg[3]_i_1\,
      CO(1) => \n_2_checksum_reg[3]_i_1\,
      CO(0) => \n_3_checksum_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => data0(3 downto 0),
      O(3 downto 0) => \p_0_in__1\(3 downto 0),
      S(3) => \n_0_checksum[3]_i_2\,
      S(2) => \n_0_checksum[3]_i_3\,
      S(1) => \n_0_checksum[3]_i_4\,
      S(0) => \n_0_checksum[3]_i_5\
    );
\checksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(4),
      Q => data0(4),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(5),
      Q => data0(5),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(6),
      Q => data0(6),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(7),
      Q => data0(7),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[3]_i_1\,
      CO(3) => \n_0_checksum_reg[7]_i_1\,
      CO(2) => \n_1_checksum_reg[7]_i_1\,
      CO(1) => \n_2_checksum_reg[7]_i_1\,
      CO(0) => \n_3_checksum_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => data0(7 downto 4),
      O(3 downto 0) => \p_0_in__1\(7 downto 4),
      S(3) => \n_0_checksum[7]_i_2\,
      S(2) => \n_0_checksum[7]_i_3\,
      S(1) => \n_0_checksum[7]_i_4\,
      S(0) => \n_0_checksum[7]_i_5\
    );
\checksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__1\(8),
      Q => \checksum_reg__0\(8),
      R => \n_0_checksum[8]_i_1\
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__1\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_checksum[8]_i_3\
    );
old_v_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => v,
      I1 => E(0),
      I2 => I1,
      I3 => old_v,
      O => n_0_old_v_i_1
    );
old_v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_old_v_i_1,
      Q => old_v,
      R => \<const0>\
    );
\packet_det[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => old_v,
      I1 => E(0),
      I2 => v,
      O => packet_det0
    );
\packet_det_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => n_0_packet_rx_reg,
      Q => packet_det(0),
      R => \<const0>\
    );
\packet_det_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => packet_det(0),
      Q => packet_det(1),
      R => \<const0>\
    );
\packet_det_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => packet_det(1),
      Q => packet_det(2),
      R => \<const0>\
    );
\packet_det_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => packet_det(2),
      Q => packet_det(3),
      R => \<const0>\
    );
packet_ok_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => n_0_packet_ok_i_3,
      I2 => n_0_packet_ok_i_4,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      O => packet_ok0
    );
packet_ok_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_packet_ok_i_17__0\,
      I1 => n_0_packet_ok_i_18,
      I2 => n_0_packet_ok_i_19,
      O => n_0_packet_ok_i_10
    );
\packet_ok_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D53FD57F2AC02A80"
    )
    port map (
      I0 => n_0_packet_ok_i_4,
      I1 => n_0_packet_ok_i_3,
      I2 => n_0_packet_ok_i_5,
      I3 => n_0_packet_ok_i_6,
      I4 => \checksum_reg__0\(8),
      I5 => Q(8),
      O => \n_0_packet_ok_i_11__0\
    );
\packet_ok_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F73FF77F08C00880"
    )
    port map (
      I0 => n_0_packet_ok_i_4,
      I1 => n_0_packet_ok_i_3,
      I2 => n_0_packet_ok_i_5,
      I3 => n_0_packet_ok_i_6,
      I4 => data0(7),
      I5 => Q(7),
      O => \n_0_packet_ok_i_12__0\
    );
\packet_ok_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F737F77708C80888"
    )
    port map (
      I0 => n_0_packet_ok_i_4,
      I1 => n_0_packet_ok_i_3,
      I2 => n_0_packet_ok_i_5,
      I3 => n_0_packet_ok_i_6,
      I4 => data0(6),
      I5 => Q(6),
      O => \n_0_packet_ok_i_13__0\
    );
\packet_ok_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595A55555959555"
    )
    port map (
      I0 => Q(5),
      I1 => n_0_packet_ok_i_4,
      I2 => n_0_packet_ok_i_3,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      I5 => data0(5),
      O => \n_0_packet_ok_i_14__0\
    );
\packet_ok_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A5AAAAA6A6AAA"
    )
    port map (
      I0 => Q(4),
      I1 => n_0_packet_ok_i_4,
      I2 => n_0_packet_ok_i_3,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      I5 => data0(4),
      O => \n_0_packet_ok_i_15__0\
    );
packet_ok_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A5AAAAA6A6AAA"
    )
    port map (
      I0 => Q(3),
      I1 => n_0_packet_ok_i_4,
      I2 => n_0_packet_ok_i_3,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      I5 => data0(3),
      O => n_0_packet_ok_i_16
    );
\packet_ok_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5599A55555999555"
    )
    port map (
      I0 => Q(2),
      I1 => n_0_packet_ok_i_4,
      I2 => n_0_packet_ok_i_3,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      I5 => data0(2),
      O => \n_0_packet_ok_i_17__0\
    );
packet_ok_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A5AAAAA6A6AAA"
    )
    port map (
      I0 => Q(1),
      I1 => n_0_packet_ok_i_4,
      I2 => n_0_packet_ok_i_3,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      I5 => data0(1),
      O => n_0_packet_ok_i_18
    );
packet_ok_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A66A5A6AA66A6A6A"
    )
    port map (
      I0 => Q(0),
      I1 => n_0_packet_ok_i_4,
      I2 => n_0_packet_ok_i_3,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      I5 => data0(0),
      O => n_0_packet_ok_i_19
    );
packet_ok_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => n_0_packet_ok_i_3
    );
packet_ok_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => n_0_packet_ok_i_4
    );
packet_ok_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => n_0_packet_ok_i_5
    );
packet_ok_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => n_0_packet_ok_i_6
    );
\packet_ok_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"559595955595A595"
    )
    port map (
      I0 => Q(9),
      I1 => n_0_packet_ok_i_4,
      I2 => n_0_packet_ok_i_3,
      I3 => n_0_packet_ok_i_5,
      I4 => n_0_packet_ok_i_6,
      I5 => \checksum_reg__0\(8),
      O => \n_0_packet_ok_i_7__0\
    );
\packet_ok_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_packet_ok_i_11__0\,
      I1 => \n_0_packet_ok_i_12__0\,
      I2 => \n_0_packet_ok_i_13__0\,
      O => \n_0_packet_ok_i_8__0\
    );
\packet_ok_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_packet_ok_i_14__0\,
      I1 => \n_0_packet_ok_i_15__0\,
      I2 => n_0_packet_ok_i_16,
      O => \n_0_packet_ok_i_9__0\
    );
packet_ok_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => packet_ok0,
      Q => packet_ok,
      R => \<const0>\
    );
packet_ok_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \cmp_equal__0\,
      CO(2) => n_1_packet_ok_reg_i_2,
      CO(1) => n_2_packet_ok_reg_i_2,
      CO(0) => n_3_packet_ok_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_packet_ok_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \n_0_packet_ok_i_7__0\,
      S(2) => \n_0_packet_ok_i_8__0\,
      S(1) => \n_0_packet_ok_i_9__0\,
      S(0) => n_0_packet_ok_i_10
    );
packet_rx_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0F0F0"
    )
    port map (
      I0 => v,
      I1 => old_v,
      I2 => n_0_packet_rx_reg,
      I3 => packet_ok,
      I4 => E(0),
      O => n_0_packet_rx_i_1
    );
packet_rx_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_packet_rx_i_1,
      Q => n_0_packet_rx_reg,
      R => \<const0>\
    );
\payload[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => E(0),
      I1 => packet_ok,
      O => packet_rx0_out
    );
\payload_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(0),
      Q => rx_a_vpid(0),
      R => \<const0>\
    );
\payload_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(2),
      Q => rx_a_vpid(10),
      R => \<const0>\
    );
\payload_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(3),
      Q => rx_a_vpid(11),
      R => \<const0>\
    );
\payload_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(4),
      Q => rx_a_vpid(12),
      R => \<const0>\
    );
\payload_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(5),
      Q => rx_a_vpid(13),
      R => \<const0>\
    );
\payload_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(6),
      Q => rx_a_vpid(14),
      R => \<const0>\
    );
\payload_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(7),
      Q => rx_a_vpid(15),
      R => \<const0>\
    );
\payload_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(0),
      Q => rx_a_vpid(16),
      R => \<const0>\
    );
\payload_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(1),
      Q => rx_a_vpid(17),
      R => \<const0>\
    );
\payload_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(2),
      Q => rx_a_vpid(18),
      R => \<const0>\
    );
\payload_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(3),
      Q => rx_a_vpid(19),
      R => \<const0>\
    );
\payload_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(1),
      Q => rx_a_vpid(1),
      R => \<const0>\
    );
\payload_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(4),
      Q => rx_a_vpid(20),
      R => \<const0>\
    );
\payload_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(5),
      Q => rx_a_vpid(21),
      R => \<const0>\
    );
\payload_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(6),
      Q => rx_a_vpid(22),
      R => \<const0>\
    );
\payload_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(7),
      Q => rx_a_vpid(23),
      R => \<const0>\
    );
\payload_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(0),
      Q => rx_a_vpid(24),
      R => \<const0>\
    );
\payload_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(1),
      Q => rx_a_vpid(25),
      R => \<const0>\
    );
\payload_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(2),
      Q => rx_a_vpid(26),
      R => \<const0>\
    );
\payload_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(3),
      Q => rx_a_vpid(27),
      R => \<const0>\
    );
\payload_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(4),
      Q => rx_a_vpid(28),
      R => \<const0>\
    );
\payload_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(5),
      Q => rx_a_vpid(29),
      R => \<const0>\
    );
\payload_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(2),
      Q => rx_a_vpid(2),
      R => \<const0>\
    );
\payload_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(6),
      Q => rx_a_vpid(30),
      R => \<const0>\
    );
\payload_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(7),
      Q => rx_a_vpid(31),
      R => \<const0>\
    );
\payload_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(3),
      Q => rx_a_vpid(3),
      R => \<const0>\
    );
\payload_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(4),
      Q => rx_a_vpid(4),
      R => \<const0>\
    );
\payload_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(5),
      Q => rx_a_vpid(5),
      R => \<const0>\
    );
\payload_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(6),
      Q => rx_a_vpid(6),
      R => \<const0>\
    );
\payload_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(7),
      Q => rx_a_vpid(7),
      R => \<const0>\
    );
\payload_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(0),
      Q => rx_a_vpid(8),
      R => \<const0>\
    );
\payload_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(1),
      Q => rx_a_vpid(9),
      R => \<const0>\
    );
\v_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(7),
      I1 => E(0),
      I2 => I1,
      I3 => v,
      O => \n_0_v_i_1__0\
    );
v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_v_i_1__0\,
      Q => v,
      R => \<const0>\
    );
valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => n_0_packet_rx_reg,
      I1 => packet_det(3),
      I2 => packet_det(2),
      I3 => packet_det(0),
      I4 => packet_det(1),
      O => n_0_valid_i_1
    );
valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => n_0_valid_i_1,
      Q => rx_a_vpid_valid,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture_1 is
  port (
    rx_b_vpid_valid : out STD_LOGIC;
    v : out STD_LOGIC;
    rx_b_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lvlb_drdy2 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I3 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture_1 : entity is "v_smpte_sdi_v3_0_SMPTE352_vpid_capture";
end smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture_1;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal byte1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte10 : STD_LOGIC;
  signal byte2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte20 : STD_LOGIC;
  signal byte3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte30 : STD_LOGIC;
  signal byte4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte40 : STD_LOGIC;
  signal checksum_reg : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \cmp_equal__0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \n_0_FSM_onehot_current_state[0]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_3\ : STD_LOGIC;
  signal \n_0_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_old_v_i_1__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_10__0\ : STD_LOGIC;
  signal n_0_packet_ok_i_11 : STD_LOGIC;
  signal n_0_packet_ok_i_12 : STD_LOGIC;
  signal n_0_packet_ok_i_13 : STD_LOGIC;
  signal n_0_packet_ok_i_14 : STD_LOGIC;
  signal n_0_packet_ok_i_15 : STD_LOGIC;
  signal \n_0_packet_ok_i_16__0\ : STD_LOGIC;
  signal n_0_packet_ok_i_17 : STD_LOGIC;
  signal \n_0_packet_ok_i_18__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_19__0\ : STD_LOGIC;
  signal n_0_packet_ok_i_20 : STD_LOGIC;
  signal \n_0_packet_ok_i_3__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_4__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_5__0\ : STD_LOGIC;
  signal \n_0_packet_ok_i_6__0\ : STD_LOGIC;
  signal n_0_packet_ok_i_7 : STD_LOGIC;
  signal n_0_packet_ok_i_8 : STD_LOGIC;
  signal n_0_packet_ok_i_9 : STD_LOGIC;
  signal \n_0_packet_rx_i_1__0\ : STD_LOGIC;
  signal n_0_packet_rx_reg : STD_LOGIC;
  signal \n_0_valid_i_1__0\ : STD_LOGIC;
  signal \n_1_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_packet_ok_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_packet_ok_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_packet_ok_reg_i_2__0\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal old_v : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal packet_det : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal packet_det0 : STD_LOGIC;
  signal packet_ok : STD_LOGIC;
  signal packet_ok0 : STD_LOGIC;
  signal packet_rx0_out : STD_LOGIC;
  signal \^v\ : STD_LOGIC;
  signal \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_packet_ok_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_1__7\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_5__0\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_1__1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1__1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1__1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_1__1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_1__1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_7__0\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_8\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_1__7\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_2__0\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_1__7\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_2__0\ : label is "soft_lutpair532";
  attribute counter : integer;
  attribute counter of \checksum_reg[0]\ : label is 16;
  attribute counter of \checksum_reg[1]\ : label is 16;
  attribute counter of \checksum_reg[2]\ : label is 16;
  attribute counter of \checksum_reg[3]\ : label is 16;
  attribute counter of \checksum_reg[4]\ : label is 16;
  attribute counter of \checksum_reg[5]\ : label is 16;
  attribute counter of \checksum_reg[6]\ : label is 16;
  attribute counter of \checksum_reg[7]\ : label is 16;
  attribute counter of \checksum_reg[8]\ : label is 16;
  attribute SOFT_HLUTNM of packet_ok_i_11 : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of packet_ok_i_12 : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \packet_ok_i_4__0\ : label is "soft_lutpair538";
begin
  v <= \^v\;
\FSM_onehot_current_state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I1 => next_state(0),
      I2 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__5\
    );
\FSM_onehot_current_state[10]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__7\
    );
\FSM_onehot_current_state[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010110"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[10]_i_2__0\
    );
\FSM_onehot_current_state[10]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_6__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[10]_i_3__0\
    );
\FSM_onehot_current_state[10]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[10]_i_4__0\
    );
\FSM_onehot_current_state[10]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[10]_i_5__0\
    );
\FSM_onehot_current_state[10]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020002023C"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[10]_i_6__0\
    );
\FSM_onehot_current_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I1 => next_state(0),
      I2 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__1\
    );
\FSM_onehot_current_state[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__1\
    );
\FSM_onehot_current_state[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__1\
    );
\FSM_onehot_current_state[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__1\
    );
\FSM_onehot_current_state[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[5]_i_2__2\,
      I3 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[9]_i_2__0\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__3\
    );
\FSM_onehot_current_state[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEE9FFFFFFED"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \cmp_equal__0\,
      O => \n_0_FSM_onehot_current_state[5]_i_2__2\
    );
\FSM_onehot_current_state[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__1\
    );
\FSM_onehot_current_state[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_4__1\,
      I3 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[9]_i_2__0\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__1\
    );
\FSM_onehot_current_state[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A00080880"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_5__0\,
      I1 => \cmp_equal__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[7]_i_2__0\
    );
\FSM_onehot_current_state[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_6__0\,
      I1 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[10]_i_5__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[7]_i_3__0\
    );
\FSM_onehot_current_state[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001011600000012"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \cmp_equal__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_4__1\
    );
\FSM_onehot_current_state[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_7__0\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_8\,
      O => \n_0_FSM_onehot_current_state[7]_i_5__0\
    );
\FSM_onehot_current_state[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020002023C"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[7]_i_6__0\
    );
\FSM_onehot_current_state[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[7]_i_7__0\
    );
\FSM_onehot_current_state[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[7]_i_8\
    );
\FSM_onehot_current_state[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => next_state(0),
      I1 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[8]_i_1__7\
    );
\FSM_onehot_current_state[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[9]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[9]_i_4__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => next_state(0)
    );
\FSM_onehot_current_state[9]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[9]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[9]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[9]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[10]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__7\
    );
\FSM_onehot_current_state[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_packet_ok_i_5__0\,
      O => \n_0_FSM_onehot_current_state[9]_i_2__0\
    );
\FSM_onehot_current_state[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020200"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[9]_i_3__0\
    );
\FSM_onehot_current_state[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300020300"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[9]_i_4__0\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I8(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I8(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\byte1[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
    port map (
      I0 => \n_0_packet_ok_i_6__0\,
      I1 => \n_0_packet_ok_i_5__0\,
      I2 => E(0),
      I3 => \n_0_packet_ok_i_3__0\,
      I4 => \n_0_packet_ok_i_4__0\,
      O => byte10
    );
\byte1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(0),
      Q => byte1(0),
      R => \<const0>\
    );
\byte1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(1),
      Q => byte1(1),
      R => \<const0>\
    );
\byte1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(2),
      Q => byte1(2),
      R => \<const0>\
    );
\byte1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(3),
      Q => byte1(3),
      R => \<const0>\
    );
\byte1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(4),
      Q => byte1(4),
      R => \<const0>\
    );
\byte1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(5),
      Q => byte1(5),
      R => \<const0>\
    );
\byte1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(6),
      Q => byte1(6),
      R => \<const0>\
    );
\byte1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte10,
      D => D(7),
      Q => byte1(7),
      R => \<const0>\
    );
\byte2[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_packet_ok_i_5__0\,
      I1 => \n_0_packet_ok_i_6__0\,
      I2 => E(0),
      I3 => \n_0_packet_ok_i_3__0\,
      I4 => \n_0_packet_ok_i_4__0\,
      O => byte20
    );
\byte2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(0),
      Q => byte2(0),
      R => \<const0>\
    );
\byte2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(1),
      Q => byte2(1),
      R => \<const0>\
    );
\byte2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(2),
      Q => byte2(2),
      R => \<const0>\
    );
\byte2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(3),
      Q => byte2(3),
      R => \<const0>\
    );
\byte2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(4),
      Q => byte2(4),
      R => \<const0>\
    );
\byte2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(5),
      Q => byte2(5),
      R => \<const0>\
    );
\byte2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(6),
      Q => byte2(6),
      R => \<const0>\
    );
\byte2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte20,
      D => D(7),
      Q => byte2(7),
      R => \<const0>\
    );
\byte3[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \n_0_packet_ok_i_3__0\,
      I1 => \n_0_packet_ok_i_6__0\,
      I2 => E(0),
      I3 => \n_0_packet_ok_i_4__0\,
      I4 => \n_0_packet_ok_i_5__0\,
      O => byte30
    );
\byte3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(0),
      Q => byte3(0),
      R => \<const0>\
    );
\byte3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(1),
      Q => byte3(1),
      R => \<const0>\
    );
\byte3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(2),
      Q => byte3(2),
      R => \<const0>\
    );
\byte3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(3),
      Q => byte3(3),
      R => \<const0>\
    );
\byte3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(4),
      Q => byte3(4),
      R => \<const0>\
    );
\byte3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(5),
      Q => byte3(5),
      R => \<const0>\
    );
\byte3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(6),
      Q => byte3(6),
      R => \<const0>\
    );
\byte3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte30,
      D => D(7),
      Q => byte3(7),
      R => \<const0>\
    );
\byte4[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => \n_0_packet_ok_i_4__0\,
      I1 => E(0),
      I2 => \n_0_packet_ok_i_6__0\,
      I3 => \n_0_packet_ok_i_3__0\,
      I4 => \n_0_packet_ok_i_5__0\,
      O => byte40
    );
\byte4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(0),
      Q => byte4(0),
      R => \<const0>\
    );
\byte4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(1),
      Q => byte4(1),
      R => \<const0>\
    );
\byte4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(2),
      Q => byte4(2),
      R => \<const0>\
    );
\byte4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(3),
      Q => byte4(3),
      R => \<const0>\
    );
\byte4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(4),
      Q => byte4(4),
      R => \<const0>\
    );
\byte4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(5),
      Q => byte4(5),
      R => \<const0>\
    );
\byte4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(6),
      Q => byte4(6),
      R => \<const0>\
    );
\byte4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => byte40,
      D => D(7),
      Q => byte4(7),
      R => \<const0>\
    );
\checksum[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(3),
      I1 => Q(3),
      I2 => lvlb_drdy2,
      I3 => I2(3),
      O => \n_0_checksum[3]_i_2\
    );
\checksum[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(2),
      I1 => Q(2),
      I2 => lvlb_drdy2,
      I3 => I2(2),
      O => \n_0_checksum[3]_i_3\
    );
\checksum[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(1),
      I1 => Q(1),
      I2 => lvlb_drdy2,
      I3 => I2(1),
      O => \n_0_checksum[3]_i_4\
    );
\checksum[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(0),
      I1 => Q(0),
      I2 => lvlb_drdy2,
      I3 => I2(0),
      O => \n_0_checksum[3]_i_5\
    );
\checksum[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(7),
      I1 => Q(7),
      I2 => lvlb_drdy2,
      I3 => I2(7),
      O => \n_0_checksum[7]_i_2\
    );
\checksum[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(6),
      I1 => Q(6),
      I2 => lvlb_drdy2,
      I3 => I2(6),
      O => \n_0_checksum[7]_i_3\
    );
\checksum[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(5),
      I1 => Q(5),
      I2 => lvlb_drdy2,
      I3 => I2(5),
      O => \n_0_checksum[7]_i_4\
    );
\checksum[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => data0(4),
      I1 => Q(4),
      I2 => lvlb_drdy2,
      I3 => I2(4),
      O => \n_0_checksum[7]_i_5\
    );
\checksum[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
    port map (
      I0 => E(0),
      I1 => \n_0_packet_ok_i_3__0\,
      I2 => \n_0_packet_ok_i_4__0\,
      I3 => \n_0_packet_ok_i_5__0\,
      I4 => \n_0_packet_ok_i_6__0\,
      O => \n_0_checksum[8]_i_1__0\
    );
\checksum[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => checksum_reg(8),
      I1 => Q(8),
      I2 => lvlb_drdy2,
      I3 => I2(8),
      O => \n_0_checksum[8]_i_3\
    );
\checksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => data0(0),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => data0(1),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => data0(2),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => data0(3),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_checksum_reg[3]_i_1\,
      CO(2) => \n_1_checksum_reg[3]_i_1\,
      CO(1) => \n_2_checksum_reg[3]_i_1\,
      CO(0) => \n_3_checksum_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => data0(3 downto 0),
      O(3 downto 0) => \p_0_in__2\(3 downto 0),
      S(3) => \n_0_checksum[3]_i_2\,
      S(2) => \n_0_checksum[3]_i_3\,
      S(1) => \n_0_checksum[3]_i_4\,
      S(0) => \n_0_checksum[3]_i_5\
    );
\checksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(4),
      Q => data0(4),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(5),
      Q => data0(5),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(6),
      Q => data0(6),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(7),
      Q => data0(7),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[3]_i_1\,
      CO(3) => \n_0_checksum_reg[7]_i_1\,
      CO(2) => \n_1_checksum_reg[7]_i_1\,
      CO(1) => \n_2_checksum_reg[7]_i_1\,
      CO(0) => \n_3_checksum_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => data0(7 downto 4),
      O(3 downto 0) => \p_0_in__2\(7 downto 4),
      S(3) => \n_0_checksum[7]_i_2\,
      S(2) => \n_0_checksum[7]_i_3\,
      S(1) => \n_0_checksum[7]_i_4\,
      S(0) => \n_0_checksum[7]_i_5\
    );
\checksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \p_0_in__2\(8),
      Q => checksum_reg(8),
      R => \n_0_checksum[8]_i_1__0\
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__2\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_checksum[8]_i_3\
    );
\old_v_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => \^v\,
      I1 => E(0),
      I2 => I3,
      I3 => old_v,
      O => \n_0_old_v_i_1__0\
    );
old_v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_old_v_i_1__0\,
      Q => old_v,
      R => \<const0>\
    );
\packet_det[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => old_v,
      I1 => E(0),
      I2 => \^v\,
      O => packet_det0
    );
\packet_det_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => n_0_packet_rx_reg,
      Q => packet_det(0),
      R => \<const0>\
    );
\packet_det_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => packet_det(0),
      Q => packet_det(1),
      R => \<const0>\
    );
\packet_det_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => packet_det(1),
      Q => packet_det(2),
      R => \<const0>\
    );
\packet_det_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_det0,
      D => packet_det(2),
      Q => packet_det(3),
      R => \<const0>\
    );
\packet_ok_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054040151"
    )
    port map (
      I0 => \n_0_packet_ok_i_18__0\,
      I1 => Q(2),
      I2 => lvlb_drdy2,
      I3 => I2(2),
      I4 => \n_0_packet_ok_i_19__0\,
      I5 => n_0_packet_ok_i_20,
      O => \n_0_packet_ok_i_10__0\
    );
packet_ok_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F001000"
    )
    port map (
      I0 => checksum_reg(8),
      I1 => \n_0_packet_ok_i_6__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_packet_ok_i_3__0\,
      I4 => \n_0_packet_ok_i_4__0\,
      O => n_0_packet_ok_i_11
    );
packet_ok_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CCC2000"
    )
    port map (
      I0 => checksum_reg(8),
      I1 => \n_0_packet_ok_i_6__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_packet_ok_i_3__0\,
      I4 => \n_0_packet_ok_i_4__0\,
      O => n_0_packet_ok_i_12
    );
packet_ok_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A5AAAAA6A6AAA"
    )
    port map (
      I0 => D(7),
      I1 => \n_0_packet_ok_i_4__0\,
      I2 => \n_0_packet_ok_i_3__0\,
      I3 => \n_0_packet_ok_i_5__0\,
      I4 => \n_0_packet_ok_i_6__0\,
      I5 => data0(7),
      O => n_0_packet_ok_i_13
    );
packet_ok_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F737F77708C80888"
    )
    port map (
      I0 => \n_0_packet_ok_i_4__0\,
      I1 => \n_0_packet_ok_i_3__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_packet_ok_i_6__0\,
      I4 => data0(6),
      I5 => D(6),
      O => n_0_packet_ok_i_14
    );
packet_ok_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A5AAAAA6A6AAA"
    )
    port map (
      I0 => D(4),
      I1 => \n_0_packet_ok_i_4__0\,
      I2 => \n_0_packet_ok_i_3__0\,
      I3 => \n_0_packet_ok_i_5__0\,
      I4 => \n_0_packet_ok_i_6__0\,
      I5 => data0(4),
      O => n_0_packet_ok_i_15
    );
\packet_ok_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C002000"
    )
    port map (
      I0 => data0(3),
      I1 => \n_0_packet_ok_i_6__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_packet_ok_i_3__0\,
      I4 => \n_0_packet_ok_i_4__0\,
      O => \n_0_packet_ok_i_16__0\
    );
packet_ok_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A5AAAAA6A6AAA"
    )
    port map (
      I0 => D(5),
      I1 => \n_0_packet_ok_i_4__0\,
      I2 => \n_0_packet_ok_i_3__0\,
      I3 => \n_0_packet_ok_i_5__0\,
      I4 => \n_0_packet_ok_i_6__0\,
      I5 => data0(5),
      O => n_0_packet_ok_i_17
    );
\packet_ok_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F73FF77F08C00880"
    )
    port map (
      I0 => \n_0_packet_ok_i_4__0\,
      I1 => \n_0_packet_ok_i_3__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_packet_ok_i_6__0\,
      I4 => data0(1),
      I5 => D(1),
      O => \n_0_packet_ok_i_18__0\
    );
\packet_ok_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C0C2000"
    )
    port map (
      I0 => data0(2),
      I1 => \n_0_packet_ok_i_6__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_packet_ok_i_3__0\,
      I4 => \n_0_packet_ok_i_4__0\,
      O => \n_0_packet_ok_i_19__0\
    );
\packet_ok_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => \cmp_equal__0\,
      I1 => \n_0_packet_ok_i_3__0\,
      I2 => \n_0_packet_ok_i_4__0\,
      I3 => \n_0_packet_ok_i_5__0\,
      I4 => \n_0_packet_ok_i_6__0\,
      O => packet_ok0
    );
packet_ok_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D737D77728C82888"
    )
    port map (
      I0 => \n_0_packet_ok_i_4__0\,
      I1 => \n_0_packet_ok_i_3__0\,
      I2 => \n_0_packet_ok_i_5__0\,
      I3 => \n_0_packet_ok_i_6__0\,
      I4 => data0(0),
      I5 => D(0),
      O => n_0_packet_ok_i_20
    );
\packet_ok_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_packet_ok_i_3__0\
    );
\packet_ok_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_packet_ok_i_4__0\
    );
\packet_ok_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_packet_ok_i_5__0\
    );
\packet_ok_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_packet_ok_i_6__0\
    );
packet_ok_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
    port map (
      I0 => n_0_packet_ok_i_11,
      I1 => Q(9),
      I2 => lvlb_drdy2,
      I3 => I2(9),
      O => n_0_packet_ok_i_7
    );
packet_ok_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E21D"
    )
    port map (
      I0 => Q(8),
      I1 => lvlb_drdy2,
      I2 => I2(8),
      I3 => n_0_packet_ok_i_12,
      I4 => n_0_packet_ok_i_13,
      I5 => n_0_packet_ok_i_14,
      O => n_0_packet_ok_i_8
    );
packet_ok_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000054040151"
    )
    port map (
      I0 => n_0_packet_ok_i_15,
      I1 => Q(3),
      I2 => lvlb_drdy2,
      I3 => I2(3),
      I4 => \n_0_packet_ok_i_16__0\,
      I5 => n_0_packet_ok_i_17,
      O => n_0_packet_ok_i_9
    );
packet_ok_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => packet_ok0,
      Q => packet_ok,
      R => \<const0>\
    );
\packet_ok_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \cmp_equal__0\,
      CO(2) => \n_1_packet_ok_reg_i_2__0\,
      CO(1) => \n_2_packet_ok_reg_i_2__0\,
      CO(0) => \n_3_packet_ok_reg_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_packet_ok_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => n_0_packet_ok_i_7,
      S(2) => n_0_packet_ok_i_8,
      S(1) => n_0_packet_ok_i_9,
      S(0) => \n_0_packet_ok_i_10__0\
    );
\packet_rx_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0F0F0"
    )
    port map (
      I0 => \^v\,
      I1 => old_v,
      I2 => n_0_packet_rx_reg,
      I3 => packet_ok,
      I4 => E(0),
      O => \n_0_packet_rx_i_1__0\
    );
packet_rx_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_packet_rx_i_1__0\,
      Q => n_0_packet_rx_reg,
      R => \<const0>\
    );
\payload[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => E(0),
      I1 => packet_ok,
      O => packet_rx0_out
    );
\payload_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(0),
      Q => rx_b_vpid(0),
      R => \<const0>\
    );
\payload_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(2),
      Q => rx_b_vpid(10),
      R => \<const0>\
    );
\payload_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(3),
      Q => rx_b_vpid(11),
      R => \<const0>\
    );
\payload_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(4),
      Q => rx_b_vpid(12),
      R => \<const0>\
    );
\payload_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(5),
      Q => rx_b_vpid(13),
      R => \<const0>\
    );
\payload_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(6),
      Q => rx_b_vpid(14),
      R => \<const0>\
    );
\payload_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(7),
      Q => rx_b_vpid(15),
      R => \<const0>\
    );
\payload_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(0),
      Q => rx_b_vpid(16),
      R => \<const0>\
    );
\payload_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(1),
      Q => rx_b_vpid(17),
      R => \<const0>\
    );
\payload_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(2),
      Q => rx_b_vpid(18),
      R => \<const0>\
    );
\payload_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(3),
      Q => rx_b_vpid(19),
      R => \<const0>\
    );
\payload_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(1),
      Q => rx_b_vpid(1),
      R => \<const0>\
    );
\payload_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(4),
      Q => rx_b_vpid(20),
      R => \<const0>\
    );
\payload_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(5),
      Q => rx_b_vpid(21),
      R => \<const0>\
    );
\payload_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(6),
      Q => rx_b_vpid(22),
      R => \<const0>\
    );
\payload_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte3(7),
      Q => rx_b_vpid(23),
      R => \<const0>\
    );
\payload_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(0),
      Q => rx_b_vpid(24),
      R => \<const0>\
    );
\payload_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(1),
      Q => rx_b_vpid(25),
      R => \<const0>\
    );
\payload_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(2),
      Q => rx_b_vpid(26),
      R => \<const0>\
    );
\payload_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(3),
      Q => rx_b_vpid(27),
      R => \<const0>\
    );
\payload_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(4),
      Q => rx_b_vpid(28),
      R => \<const0>\
    );
\payload_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(5),
      Q => rx_b_vpid(29),
      R => \<const0>\
    );
\payload_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(2),
      Q => rx_b_vpid(2),
      R => \<const0>\
    );
\payload_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(6),
      Q => rx_b_vpid(30),
      R => \<const0>\
    );
\payload_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte4(7),
      Q => rx_b_vpid(31),
      R => \<const0>\
    );
\payload_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(3),
      Q => rx_b_vpid(3),
      R => \<const0>\
    );
\payload_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(4),
      Q => rx_b_vpid(4),
      R => \<const0>\
    );
\payload_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(5),
      Q => rx_b_vpid(5),
      R => \<const0>\
    );
\payload_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(6),
      Q => rx_b_vpid(6),
      R => \<const0>\
    );
\payload_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte1(7),
      Q => rx_b_vpid(7),
      R => \<const0>\
    );
\payload_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(0),
      Q => rx_b_vpid(8),
      R => \<const0>\
    );
\payload_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => packet_rx0_out,
      D => byte2(1),
      Q => rx_b_vpid(9),
      R => \<const0>\
    );
v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I1,
      Q => \^v\,
      R => \<const0>\
    );
\valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => n_0_packet_rx_reg,
      I1 => packet_det(3),
      I2 => packet_det(2),
      I3 => packet_det(0),
      I4 => packet_det(1),
      O => \n_0_valid_i_1__0\
    );
valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \n_0_valid_i_1__0\,
      Q => rx_b_vpid_valid,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_eav_int : out STD_LOGIC;
    tx_sav_int : out STD_LOGIC;
    I20 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I16 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ds1a_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_usrclk : in STD_LOGIC;
    tx_video_a_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_use_dsin : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_insert_vpid : in STD_LOGIC;
    tx_overwrite_vpid : in STD_LOGIC;
    level_reg : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_din_rdy : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_vpid_line_f2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_line_a : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sdi_mode_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_vpid_line_f2_en : in STD_LOGIC;
    tx_video_a_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_vpid_byte4a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal all_ones_in : STD_LOGIC;
  signal all_zeros_in : STD_LOGIC;
  signal anc_next : STD_LOGIC;
  signal byte4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \cs_reg_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ds1a_out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal eav_next : STD_LOGIC;
  signal hanc_start_next : STD_LOGIC;
  signal \line_match_a__0\ : STD_LOGIC;
  signal \line_match_b__0\ : STD_LOGIC;
  signal \n_0_/cs_reg_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_/cs_reg_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_all_ones_pipe[0]_i_2\ : STD_LOGIC;
  signal \n_0_all_ones_pipe_reg[0]\ : STD_LOGIC;
  signal \n_0_all_ones_pipe_reg[1]\ : STD_LOGIC;
  signal \n_0_all_zeros_pipe[0]_i_2\ : STD_LOGIC;
  signal \n_0_all_zeros_pipe_reg[0]\ : STD_LOGIC;
  signal \n_0_all_zeros_pipe_reg[1]\ : STD_LOGIC;
  signal \n_0_cdly4_reg[0]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[1]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[2]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[3]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[4]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[5]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[6]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[7]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[8]_srl5\ : STD_LOGIC;
  signal \n_0_cdly4_reg[9]_srl5\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_4\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_5\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_4\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_5\ : STD_LOGIC;
  signal \n_0_cs_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_cs_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_cs_reg[8]_i_4\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_3__1\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_5\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_3__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_6\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_7\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_8__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_9\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_4\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_7\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_8__1\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_9\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_10__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_11\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_3\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_4\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_5\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_6\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_7\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_8\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_9\ : STD_LOGIC;
  signal \n_0_current_state[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_eav_timing_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_in_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_sav_timing_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_udw_cntr[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_udw_cntr[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[0]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[1]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[2]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[3]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[4]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[5]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[6]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[7]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[8]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[9]\ : STD_LOGIC;
  signal \n_0_vid_reg2_reg[8]_srl3\ : STD_LOGIC;
  signal \n_0_vid_reg2_reg[9]_srl3\ : STD_LOGIC;
  signal n_0_vpid_line_i_1 : STD_LOGIC;
  signal n_0_vpid_line_i_10 : STD_LOGIC;
  signal n_0_vpid_line_i_11 : STD_LOGIC;
  signal n_0_vpid_line_i_4 : STD_LOGIC;
  signal n_0_vpid_line_i_5 : STD_LOGIC;
  signal n_0_vpid_line_i_6 : STD_LOGIC;
  signal n_0_vpid_line_i_7 : STD_LOGIC;
  signal n_0_vpid_line_i_8 : STD_LOGIC;
  signal n_0_vpid_line_i_9 : STD_LOGIC;
  signal \n_0_y_out[0]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[0]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[1]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[1]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[2]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[2]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[3]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[4]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[5]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[6]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_5\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_6\ : STD_LOGIC;
  signal \n_0_y_out[8]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_10\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_11\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_12\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_2\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_3\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_4\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_5\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_6\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_8\ : STD_LOGIC;
  signal \n_1_/cs_reg_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_/cs_reg_reg[7]_i_1\ : STD_LOGIC;
  signal n_1_vpid_line_reg_i_2 : STD_LOGIC;
  signal n_1_vpid_line_reg_i_3 : STD_LOGIC;
  signal \n_2_/cs_reg_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_/cs_reg_reg[7]_i_1\ : STD_LOGIC;
  signal n_2_vpid_line_reg_i_2 : STD_LOGIC;
  signal n_2_vpid_line_reg_i_3 : STD_LOGIC;
  signal \n_3_/cs_reg_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_/cs_reg_reg[7]_i_1\ : STD_LOGIC;
  signal n_3_vpid_line_reg_i_2 : STD_LOGIC;
  signal n_3_vpid_line_reg_i_3 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal out_mux_sel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal parity : STD_LOGIC;
  signal sav_next : STD_LOGIC;
  signal udw_cntr0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \udw_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal vid_reg0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vpid_line : STD_LOGIC;
  signal vpid_pkt : STD_LOGIC;
  signal \NLW_/cs_reg_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_/cs_reg_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_vpid_line_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_vpid_line_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cdly4_reg[0]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name : string;
  attribute srl_name of \cdly4_reg[0]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[0]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[1]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[1]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[1]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[2]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[2]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[2]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[3]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[3]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[3]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[4]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[4]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[4]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[5]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[5]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[5]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[6]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[6]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[6]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[7]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[7]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[7]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[8]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[8]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[8]_srl5 ";
  attribute srl_bus_name of \cdly4_reg[9]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg ";
  attribute srl_name of \cdly4_reg[9]_srl5\ : label is "inst/\VPIDINS/VPIDINS1/cdly4_reg[9]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cs_reg[8]_i_3\ : label is "soft_lutpair201";
  attribute counter : integer;
  attribute counter of \cs_reg_reg[0]\ : label is 26;
  attribute counter of \cs_reg_reg[1]\ : label is 26;
  attribute counter of \cs_reg_reg[2]\ : label is 26;
  attribute counter of \cs_reg_reg[3]\ : label is 26;
  attribute counter of \cs_reg_reg[4]\ : label is 26;
  attribute counter of \cs_reg_reg[5]\ : label is 26;
  attribute counter of \cs_reg_reg[6]\ : label is 26;
  attribute counter of \cs_reg_reg[7]\ : label is 26;
  attribute counter of \cs_reg_reg[8]\ : label is 26;
  attribute SOFT_HLUTNM of \current_state[0]_i_2__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \current_state[0]_i_5\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \current_state[1]_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \current_state[1]_i_7\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \current_state[1]_i_8__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \current_state[1]_i_9\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \current_state[3]_i_5__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \current_state[4]_i_9\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ds1a_reg[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ds1a_reg[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ds1a_reg[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ds1a_reg[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ds1a_reg[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ds1a_reg[5]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ds1a_reg[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \ds1a_reg[7]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ds1a_reg[8]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ds1a_reg[9]_i_1\ : label is "soft_lutpair208";
  attribute srl_bus_name of \eav_timing_reg[3]_srl4\ : label is "inst/\VPIDINS/VPIDINS1/eav_timing_reg ";
  attribute srl_name of \eav_timing_reg[3]_srl4\ : label is "inst/\VPIDINS/VPIDINS1/eav_timing_reg[3]_srl4 ";
  attribute srl_bus_name of \hanc_dly_srl_reg[0]_srl1\ : label is "inst/\VPIDINS/VPIDINS1/hanc_dly_srl_reg ";
  attribute srl_name of \hanc_dly_srl_reg[0]_srl1\ : label is "inst/\VPIDINS/VPIDINS1/hanc_dly_srl_reg[0]_srl1 ";
  attribute SOFT_HLUTNM of \hanc_dly_srl_reg[0]_srl1_i_2\ : label is "soft_lutpair206";
  attribute srl_bus_name of \sav_timing_reg[3]_srl4\ : label is "inst/\VPIDINS/VPIDINS1/sav_timing_reg ";
  attribute srl_name of \sav_timing_reg[3]_srl4\ : label is "inst/\VPIDINS/VPIDINS1/sav_timing_reg[3]_srl4 ";
  attribute SOFT_HLUTNM of \sav_timing_reg[3]_srl4_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \udw_cntr[0]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \udw_cntr[1]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \udw_cntr[3]_i_2__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \udw_cntr[4]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \udw_cntr[7]_i_3__0\ : label is "soft_lutpair207";
  attribute counter of \udw_cntr_reg[0]\ : label is 24;
  attribute counter of \udw_cntr_reg[1]\ : label is 24;
  attribute counter of \udw_cntr_reg[2]\ : label is 24;
  attribute counter of \udw_cntr_reg[3]\ : label is 24;
  attribute counter of \udw_cntr_reg[4]\ : label is 24;
  attribute counter of \udw_cntr_reg[5]\ : label is 24;
  attribute counter of \udw_cntr_reg[6]\ : label is 24;
  attribute counter of \udw_cntr_reg[7]\ : label is 24;
  attribute srl_bus_name of \vid_reg2_reg[8]_srl3\ : label is "inst/\VPIDINS/VPIDINS1/vid_reg2_reg ";
  attribute srl_name of \vid_reg2_reg[8]_srl3\ : label is "inst/\VPIDINS/VPIDINS1/vid_reg2_reg[8]_srl3 ";
  attribute srl_bus_name of \vid_reg2_reg[9]_srl3\ : label is "inst/\VPIDINS/VPIDINS1/vid_reg2_reg ";
  attribute srl_name of \vid_reg2_reg[9]_srl3\ : label is "inst/\VPIDINS/VPIDINS1/vid_reg2_reg[9]_srl3 ";
  attribute SOFT_HLUTNM of \y_out[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \y_out[0]_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \y_out[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_out[1]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \y_out[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \y_out[2]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \y_out[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \y_out[3]_i_4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \y_out[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \y_out[4]_i_4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \y_out[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \y_out[5]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \y_out[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \y_out[6]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \y_out[7]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \y_out[7]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \y_out[7]_i_5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \y_out[7]_i_6\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \y_out[8]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \y_out[8]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \y_out[9]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \y_out[9]_i_3\ : label is "soft_lutpair202";
begin
  E(0) <= \^e\(0);
  O1(7 downto 0) <= \^o1\(7 downto 0);
  O2(7 downto 0) <= \^o2\(7 downto 0);
  O3(7 downto 0) <= \^o3\(7 downto 0);
  ds1a_out(9 downto 0) <= \^ds1a_out\(9 downto 0);
\/cs_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_/cs_reg_reg[3]_i_1\,
      CO(2) => \n_1_/cs_reg_reg[3]_i_1\,
      CO(1) => \n_2_/cs_reg_reg[3]_i_1\,
      CO(0) => \n_3_/cs_reg_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => data1(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \n_0_cs_reg[3]_i_2\,
      S(2) => \n_0_cs_reg[3]_i_3\,
      S(1) => \n_0_cs_reg[3]_i_4\,
      S(0) => \n_0_cs_reg[3]_i_5\
    );
\/cs_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_/cs_reg_reg[3]_i_1\,
      CO(3) => \n_0_/cs_reg_reg[7]_i_1\,
      CO(2) => \n_1_/cs_reg_reg[7]_i_1\,
      CO(1) => \n_2_/cs_reg_reg[7]_i_1\,
      CO(0) => \n_3_/cs_reg_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => data1(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \n_0_cs_reg[7]_i_2\,
      S(2) => \n_0_cs_reg[7]_i_3\,
      S(1) => \n_0_cs_reg[7]_i_4\,
      S(0) => \n_0_cs_reg[7]_i_5\
    );
\/cs_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_/cs_reg_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_/cs_reg_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_/cs_reg_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_cs_reg[8]_i_4\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\all_ones_pipe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_in_reg_reg[2]\,
      I1 => \n_0_in_reg_reg[8]\,
      I2 => \n_0_in_reg_reg[3]\,
      I3 => \n_0_in_reg_reg[1]\,
      I4 => \n_0_all_ones_pipe[0]_i_2\,
      O => all_ones_in
    );
\all_ones_pipe[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_in_reg_reg[9]\,
      I1 => \n_0_in_reg_reg[4]\,
      I2 => \n_0_in_reg_reg[7]\,
      I3 => p_0_in8_in,
      I4 => \n_0_in_reg_reg[5]\,
      I5 => \n_0_in_reg_reg[0]\,
      O => \n_0_all_ones_pipe[0]_i_2\
    );
\all_ones_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => all_ones_in,
      Q => \n_0_all_ones_pipe_reg[0]\,
      R => SR(0)
    );
\all_ones_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_all_ones_pipe_reg[0]\,
      Q => \n_0_all_ones_pipe_reg[1]\,
      R => SR(0)
    );
\all_ones_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_all_ones_pipe_reg[1]\,
      Q => p_0_in7_in,
      R => SR(0)
    );
\all_zeros_pipe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_in_reg_reg[2]\,
      I1 => \n_0_in_reg_reg[8]\,
      I2 => \n_0_in_reg_reg[3]\,
      I3 => \n_0_in_reg_reg[1]\,
      I4 => \n_0_all_zeros_pipe[0]_i_2\,
      O => all_zeros_in
    );
\all_zeros_pipe[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_in_reg_reg[9]\,
      I1 => \n_0_in_reg_reg[4]\,
      I2 => \n_0_in_reg_reg[7]\,
      I3 => p_0_in8_in,
      I4 => \n_0_in_reg_reg[5]\,
      I5 => \n_0_in_reg_reg[0]\,
      O => \n_0_all_zeros_pipe[0]_i_2\
    );
\all_zeros_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => all_zeros_in,
      Q => \n_0_all_zeros_pipe_reg[0]\,
      R => SR(0)
    );
\all_zeros_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_all_zeros_pipe_reg[0]\,
      Q => \n_0_all_zeros_pipe_reg[1]\,
      R => SR(0)
    );
\all_zeros_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_all_zeros_pipe_reg[1]\,
      Q => p_0_in_0,
      R => SR(0)
    );
\byte1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(0),
      Q => \^o2\(0),
      R => \<const0>\
    );
\byte1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(1),
      Q => \^o2\(1),
      R => \<const0>\
    );
\byte1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(2),
      Q => \^o2\(2),
      R => \<const0>\
    );
\byte1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(3),
      Q => \^o2\(3),
      R => \<const0>\
    );
\byte1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(4),
      Q => \^o2\(4),
      R => \<const0>\
    );
\byte1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(5),
      Q => \^o2\(5),
      R => \<const0>\
    );
\byte1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(6),
      Q => \^o2\(6),
      R => \<const0>\
    );
\byte1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte1(7),
      Q => \^o2\(7),
      R => \<const0>\
    );
\byte2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(0),
      Q => \^o3\(0),
      R => \<const0>\
    );
\byte2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(1),
      Q => \^o3\(1),
      R => \<const0>\
    );
\byte2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(2),
      Q => \^o3\(2),
      R => \<const0>\
    );
\byte2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(3),
      Q => \^o3\(3),
      R => \<const0>\
    );
\byte2_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(4),
      Q => \^o3\(4),
      R => \<const0>\
    );
\byte2_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(5),
      Q => \^o3\(5),
      R => \<const0>\
    );
\byte2_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(6),
      Q => \^o3\(6),
      R => \<const0>\
    );
\byte2_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte2(7),
      Q => \^o3\(7),
      R => \<const0>\
    );
\byte3_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(0),
      Q => \^o1\(0),
      R => \<const0>\
    );
\byte3_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(1),
      Q => \^o1\(1),
      R => \<const0>\
    );
\byte3_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(2),
      Q => \^o1\(2),
      R => \<const0>\
    );
\byte3_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(3),
      Q => \^o1\(3),
      R => \<const0>\
    );
\byte3_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(4),
      Q => \^o1\(4),
      R => \<const0>\
    );
\byte3_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(5),
      Q => \^o1\(5),
      R => \<const0>\
    );
\byte3_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(6),
      Q => \^o1\(6),
      R => \<const0>\
    );
\byte3_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte3(7),
      Q => \^o1\(7),
      R => \<const0>\
    );
\byte4_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(0),
      Q => byte4_reg(0),
      R => \<const0>\
    );
\byte4_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(1),
      Q => byte4_reg(1),
      R => \<const0>\
    );
\byte4_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(2),
      Q => byte4_reg(2),
      R => \<const0>\
    );
\byte4_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(3),
      Q => byte4_reg(3),
      R => \<const0>\
    );
\byte4_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(4),
      Q => byte4_reg(4),
      R => \<const0>\
    );
\byte4_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(5),
      Q => byte4_reg(5),
      R => \<const0>\
    );
\byte4_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(6),
      Q => byte4_reg(6),
      R => \<const0>\
    );
\byte4_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_vpid_byte4a(7),
      Q => byte4_reg(7),
      R => \<const0>\
    );
\c_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[0]_srl5\,
      Q => c_out(0),
      R => \<const0>\
    );
\c_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[1]_srl5\,
      Q => c_out(1),
      R => \<const0>\
    );
\c_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[2]_srl5\,
      Q => c_out(2),
      R => \<const0>\
    );
\c_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[3]_srl5\,
      Q => c_out(3),
      R => \<const0>\
    );
\c_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[4]_srl5\,
      Q => c_out(4),
      R => \<const0>\
    );
\c_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[5]_srl5\,
      Q => c_out(5),
      R => \<const0>\
    );
\c_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[6]_srl5\,
      Q => c_out(6),
      R => \<const0>\
    );
\c_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[7]_srl5\,
      Q => c_out(7),
      R => \<const0>\
    );
\c_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[8]_srl5\,
      Q => c_out(8),
      R => \<const0>\
    );
\c_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_cdly4_reg[9]_srl5\,
      Q => c_out(9),
      R => \<const0>\
    );
\cdly4_reg[0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(0),
      Q => \n_0_cdly4_reg[0]_srl5\
    );
\cdly4_reg[1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(1),
      Q => \n_0_cdly4_reg[1]_srl5\
    );
\cdly4_reg[2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(2),
      Q => \n_0_cdly4_reg[2]_srl5\
    );
\cdly4_reg[3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(3),
      Q => \n_0_cdly4_reg[3]_srl5\
    );
\cdly4_reg[4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(4),
      Q => \n_0_cdly4_reg[4]_srl5\
    );
\cdly4_reg[5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(5),
      Q => \n_0_cdly4_reg[5]_srl5\
    );
\cdly4_reg[6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(6),
      Q => \n_0_cdly4_reg[6]_srl5\
    );
\cdly4_reg[7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(7),
      Q => \n_0_cdly4_reg[7]_srl5\
    );
\cdly4_reg[8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(8),
      Q => \n_0_cdly4_reg[8]_srl5\
    );
\cdly4_reg[9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const0>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => tx_video_a_c_in(9),
      Q => \n_0_cdly4_reg[9]_srl5\
    );
\cs_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[3]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[3]_i_2\,
      I3 => data1(3),
      O => \n_0_cs_reg[3]_i_2\
    );
\cs_reg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[2]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[2]_i_2\,
      I3 => data1(2),
      O => \n_0_cs_reg[3]_i_3\
    );
\cs_reg[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[1]_i_2\,
      I3 => data1(1),
      O => \n_0_cs_reg[3]_i_4\
    );
\cs_reg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[0]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[0]_i_2\,
      I3 => data1(0),
      O => \n_0_cs_reg[3]_i_5\
    );
\cs_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[7]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[7]_i_2\,
      I3 => data1(7),
      O => \n_0_cs_reg[7]_i_2\
    );
\cs_reg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[6]_i_2\,
      I3 => data1(6),
      O => \n_0_cs_reg[7]_i_3\
    );
\cs_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[5]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[5]_i_2\,
      I3 => data1(5),
      O => \n_0_cs_reg[7]_i_4\
    );
\cs_reg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[4]_i_2\,
      I3 => data1(4),
      O => \n_0_cs_reg[7]_i_5\
    );
\cs_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000200000002000"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \^e\(0),
      I3 => \n_0_cs_reg[8]_i_3\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_cs_reg[8]_i_1\
    );
\cs_reg[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[5]\,
      O => \n_0_cs_reg[8]_i_3\
    );
\cs_reg[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[8]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[8]_i_2\,
      I3 => \cs_reg_reg__0\(8),
      O => \n_0_cs_reg[8]_i_4\
    );
\cs_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => data1(0),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => data1(1),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(2),
      Q => data1(2),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => data1(3),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => data1(4),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => data1(5),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(6),
      Q => data1(6),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(7),
      Q => data1(7),
      R => \n_0_cs_reg[8]_i_1\
    );
\cs_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in(8),
      Q => \cs_reg_reg__0\(8),
      R => \n_0_cs_reg[8]_i_1\
    );
\current_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[0]_i_2__1\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[0]_i_3__1\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[0]_i_4__0\,
      O => next_state(0)
    );
\current_state[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000B08"
    )
    port map (
      I0 => anc_next,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state[1]_i_6\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[0]_i_2__1\
    );
\current_state[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20220022EFFFFFFF"
    )
    port map (
      I0 => \n_0_current_state[4]_i_5\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[0]_i_3__1\
    );
\current_state[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAFF"
    )
    port map (
      I0 => \n_0_current_state[0]_i_5\,
      I1 => anc_next,
      I2 => \n_0_current_state[1]_i_8__0\,
      I3 => \n_0_current_state[4]_i_9\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[0]_i_4__0\
    );
\current_state[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => hanc_start_next,
      I1 => vpid_line,
      I2 => tx_insert_vpid,
      O => \n_0_current_state[0]_i_5\
    );
\current_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[1]_i_2__0\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[1]_i_3__0\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[1]_i_4\,
      O => next_state(1)
    );
\current_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008030B"
    )
    port map (
      I0 => anc_next,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state[1]_i_6\,
      O => \n_0_current_state[1]_i_2__0\
    );
\current_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BEFFFFB8BE0000"
    )
    port map (
      I0 => \n_0_current_state[4]_i_5\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state[4]_i_9\,
      I5 => \n_0_current_state[1]_i_7\,
      O => \n_0_current_state[1]_i_3__0\
    );
\current_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFF80"
    )
    port map (
      I0 => \n_0_current_state[1]_i_8__0\,
      I1 => anc_next,
      I2 => \n_0_current_state[4]_i_9\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[1]_i_4\
    );
\current_state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_all_ones_pipe_reg[1]\,
      I1 => \n_0_all_ones_pipe_reg[0]\,
      I2 => p_0_in_0,
      O => anc_next
    );
\current_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFFFFFFF"
    )
    port map (
      I0 => \n_0_vid_dly_reg[7]\,
      I1 => \n_0_udw_cntr[7]_i_2__0\,
      I2 => \udw_cntr_reg__0\(7),
      I3 => \n_0_current_state[1]_i_9\,
      I4 => \n_0_udw_cntr[7]_i_4\,
      I5 => \n_0_udw_cntr[5]_i_2__0\,
      O => \n_0_current_state[1]_i_6\
    );
\current_state[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFF00"
    )
    port map (
      I0 => vpid_pkt,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[1]_i_7\
    );
\current_state[1]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => vpid_line,
      I1 => tx_overwrite_vpid,
      I2 => tx_insert_vpid,
      O => \n_0_current_state[1]_i_8__0\
    );
\current_state[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \udw_cntr_reg__0\(4),
      I1 => \n_0_udw_cntr[7]_i_2__0\,
      I2 => \n_0_vid_dly_reg[4]\,
      O => \n_0_current_state[1]_i_9\
    );
\current_state[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
    port map (
      I0 => \n_0_current_state[2]_i_2__0\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state[2]_i_3__0\,
      I3 => \n_0_current_state_reg[4]\,
      I4 => \n_0_current_state_reg[5]\,
      O => next_state(2)
    );
\current_state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45BABABA"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[2]_i_2__0\
    );
\current_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45004540"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state[4]_i_5\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state[2]_i_4\,
      O => \n_0_current_state[2]_i_3__0\
    );
\current_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7588778800007700"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => vpid_pkt,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_current_state[2]_i_4\
    );
\current_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[3]_i_2__1\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[3]_i_3__0\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[3]_i_4__0\,
      O => next_state(3)
    );
\current_state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_all_ones_pipe_reg[1]\,
      I4 => \n_0_all_ones_pipe_reg[0]\,
      I5 => p_0_in_0,
      O => \n_0_current_state[3]_i_2__1\
    );
\current_state[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFFFFFABFF0000"
    )
    port map (
      I0 => \n_0_current_state[4]_i_5\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state[4]_i_9\,
      I5 => \n_0_current_state[3]_i_5__0\,
      O => \n_0_current_state[3]_i_3__0\
    );
\current_state[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FF00000000F000"
    )
    port map (
      I0 => \n_0_current_state[4]_i_7\,
      I1 => vpid_pkt,
      I2 => \n_0_current_state[3]_i_7\,
      I3 => \n_0_current_state[4]_i_9\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[3]_i_4__0\
    );
\current_state[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CCC8CCC"
    )
    port map (
      I0 => vpid_pkt,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[3]_i_5__0\
    );
\current_state[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => vid_reg2(2),
      I1 => vid_reg2(5),
      I2 => vid_reg2(4),
      I3 => vid_reg2(6),
      I4 => \n_0_current_state[3]_i_8__1\,
      I5 => \n_0_current_state[3]_i_9\,
      O => vpid_pkt
    );
\current_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => p_0_in_0,
      I1 => \n_0_all_ones_pipe_reg[0]\,
      I2 => \n_0_all_ones_pipe_reg[1]\,
      I3 => tx_insert_vpid,
      I4 => tx_overwrite_vpid,
      I5 => vpid_line,
      O => \n_0_current_state[3]_i_7\
    );
\current_state[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => vid_reg1(3),
      I1 => vid_reg2(0),
      I2 => vid_reg2(7),
      I3 => vid_reg1(4),
      I4 => vid_reg1(7),
      I5 => vid_reg1(6),
      O => \n_0_current_state[3]_i_8__1\
    );
\current_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => vid_reg1(5),
      I1 => vid_reg1(0),
      I2 => vid_reg1(1),
      I3 => vid_reg2(3),
      I4 => vid_reg2(1),
      I5 => vid_reg1(2),
      O => \n_0_current_state[3]_i_9\
    );
\current_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[4]_i_2\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[4]_i_3\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[4]_i_4\,
      O => next_state(4)
    );
\current_state[4]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => vid_reg2(7),
      I1 => vid_reg2(0),
      I2 => vid_reg2(6),
      I3 => vid_reg2(3),
      I4 => vid_reg2(1),
      O => \n_0_current_state[4]_i_10__0\
    );
\current_state[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => vid_reg0(6),
      I1 => vid_reg0(3),
      I2 => vid_reg0(2),
      I3 => vid_reg0(4),
      I4 => vid_reg0(5),
      I5 => vid_reg0(7),
      O => \n_0_current_state[4]_i_11\
    );
\current_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_all_ones_pipe_reg[1]\,
      I4 => \n_0_all_ones_pipe_reg[0]\,
      I5 => p_0_in_0,
      O => \n_0_current_state[4]_i_2\
    );
\current_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF0F002000000"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state[4]_i_5\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state_reg[3]\,
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state[4]_i_6\,
      O => \n_0_current_state[4]_i_3\
    );
\current_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000CFC0C0C0"
    )
    port map (
      I0 => \n_0_current_state[4]_i_7\,
      I1 => \n_0_current_state[4]_i_8\,
      I2 => \n_0_current_state[4]_i_9\,
      I3 => tx_overwrite_vpid,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[4]_i_4\
    );
\current_state[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => \n_0_current_state[1]_i_6\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[4]_i_5\
    );
\current_state[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF33FF3BFFCBFFF"
    )
    port map (
      I0 => vpid_pkt,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => anc_next,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[4]_i_6\
    );
\current_state[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => vid_reg2(2),
      I1 => vid_reg2(5),
      I2 => vid_reg2(4),
      I3 => \n_0_current_state[4]_i_10__0\,
      I4 => \n_0_current_state[4]_i_11\,
      O => \n_0_current_state[4]_i_7\
    );
\current_state[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022800080"
    )
    port map (
      I0 => tx_insert_vpid,
      I1 => vpid_line,
      I2 => hanc_start_next,
      I3 => anc_next,
      I4 => tx_overwrite_vpid,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[4]_i_8\
    );
\current_state[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      O => \n_0_current_state[4]_i_9\
    );
\current_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
    port map (
      I0 => \^e\(0),
      I1 => p_0_in8_in,
      I2 => p_0_in7_in,
      I3 => \n_0_all_zeros_pipe_reg[0]\,
      I4 => \n_0_all_zeros_pipe_reg[1]\,
      I5 => I5(0),
      O => \n_0_current_state[5]_i_1__0\
    );
\current_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000020002"
    )
    port map (
      I0 => \n_0_current_state_reg[5]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[2]\,
      O => next_state(5)
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => next_state(0),
      Q => \n_0_current_state_reg[0]\,
      R => \n_0_current_state[5]_i_1__0\
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => next_state(1),
      Q => \n_0_current_state_reg[1]\,
      R => \n_0_current_state[5]_i_1__0\
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => next_state(2),
      Q => \n_0_current_state_reg[2]\,
      R => \n_0_current_state[5]_i_1__0\
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => next_state(3),
      Q => \n_0_current_state_reg[3]\,
      R => \n_0_current_state[5]_i_1__0\
    );
\current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => next_state(4),
      Q => \n_0_current_state_reg[4]\,
      R => \n_0_current_state[5]_i_1__0\
    );
\current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => next_state(5),
      Q => \n_0_current_state_reg[5]\,
      R => \n_0_current_state[5]_i_1__0\
    );
\ds1a_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(0),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(0),
      O => I16(0)
    );
\ds1a_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(1),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(1),
      O => I16(1)
    );
\ds1a_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(2),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(2),
      O => I16(2)
    );
\ds1a_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(3),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(3),
      O => I16(3)
    );
\ds1a_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(4),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(4),
      O => I16(4)
    );
\ds1a_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(5),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(5),
      O => I16(5)
    );
\ds1a_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(6),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(6),
      O => I16(6)
    );
\ds1a_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(7),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(7),
      O => I16(7)
    );
\ds1a_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(8),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(8),
      O => I16(8)
    );
\ds1a_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I4(9),
      I1 => tx_use_dsin,
      I2 => \^ds1a_out\(9),
      O => I16(9)
    );
\ds2a_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(0),
      I1 => tx_use_dsin,
      I2 => c_out(0),
      I3 => I2,
      I4 => I3(0),
      O => I20(0)
    );
\ds2a_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(1),
      I1 => tx_use_dsin,
      I2 => c_out(1),
      I3 => I2,
      I4 => I3(1),
      O => I20(1)
    );
\ds2a_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(2),
      I1 => tx_use_dsin,
      I2 => c_out(2),
      I3 => I2,
      I4 => I3(2),
      O => I20(2)
    );
\ds2a_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(3),
      I1 => tx_use_dsin,
      I2 => c_out(3),
      I3 => I2,
      I4 => I3(3),
      O => I20(3)
    );
\ds2a_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(4),
      I1 => tx_use_dsin,
      I2 => c_out(4),
      I3 => I2,
      I4 => I3(4),
      O => I20(4)
    );
\ds2a_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(5),
      I1 => tx_use_dsin,
      I2 => c_out(5),
      I3 => I2,
      I4 => I3(5),
      O => I20(5)
    );
\ds2a_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(6),
      I1 => tx_use_dsin,
      I2 => c_out(6),
      I3 => I2,
      I4 => I3(6),
      O => I20(6)
    );
\ds2a_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(7),
      I1 => tx_use_dsin,
      I2 => c_out(7),
      I3 => I2,
      I4 => I3(7),
      O => I20(7)
    );
\ds2a_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(8),
      I1 => tx_use_dsin,
      I2 => c_out(8),
      I3 => I2,
      I4 => I3(8),
      O => I20(8)
    );
\ds2a_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => Q(9),
      I1 => tx_use_dsin,
      I2 => c_out(9),
      I3 => I2,
      I4 => I3(9),
      O => I20(9)
    );
eav_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_eav_timing_reg[3]_srl4\,
      Q => tx_eav_int,
      R => \<const0>\
    );
\eav_timing_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => eav_next,
      Q => \n_0_eav_timing_reg[3]_srl4\
    );
\hanc_dly_srl_reg[0]_srl1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => I1,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => eav_next,
      Q => hanc_start_next
    );
\hanc_dly_srl_reg[0]_srl1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_din_rdy,
      I1 => tx_ce(0),
      O => \^e\(0)
    );
\hanc_dly_srl_reg[0]_srl1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_0_in7_in,
      I2 => \n_0_all_zeros_pipe_reg[0]\,
      I3 => \n_0_all_zeros_pipe_reg[1]\,
      O => eav_next
    );
\in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(0),
      Q => \n_0_in_reg_reg[0]\,
      R => \<const0>\
    );
\in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(1),
      Q => \n_0_in_reg_reg[1]\,
      R => \<const0>\
    );
\in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(2),
      Q => \n_0_in_reg_reg[2]\,
      R => \<const0>\
    );
\in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(3),
      Q => \n_0_in_reg_reg[3]\,
      R => \<const0>\
    );
\in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(4),
      Q => \n_0_in_reg_reg[4]\,
      R => \<const0>\
    );
\in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(5),
      Q => \n_0_in_reg_reg[5]\,
      R => \<const0>\
    );
\in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(6),
      Q => p_0_in8_in,
      R => \<const0>\
    );
\in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(7),
      Q => \n_0_in_reg_reg[7]\,
      R => \<const0>\
    );
\in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(8),
      Q => \n_0_in_reg_reg[8]\,
      R => \<const0>\
    );
\in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => tx_video_a_y_in(9),
      Q => \n_0_in_reg_reg[9]\,
      R => \<const0>\
    );
sav_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_sav_timing_reg[3]_srl4\,
      Q => tx_sav_int,
      R => \<const0>\
    );
\sav_timing_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => sav_next,
      Q => \n_0_sav_timing_reg[3]_srl4\
    );
\sav_timing_reg[3]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_0_in7_in,
      I2 => \n_0_all_zeros_pipe_reg[0]\,
      I3 => \n_0_all_zeros_pipe_reg[1]\,
      O => sav_next
    );
\tx_ds2a_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(0),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(0),
      O => O4(0)
    );
\tx_ds2a_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(1),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(1),
      O => O4(1)
    );
\tx_ds2a_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(2),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(2),
      O => O4(2)
    );
\tx_ds2a_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(3),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(3),
      O => O4(3)
    );
\tx_ds2a_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(4),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(4),
      O => O4(4)
    );
\tx_ds2a_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(5),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(5),
      O => O4(5)
    );
\tx_ds2a_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(6),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(6),
      O => O4(6)
    );
\tx_ds2a_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(7),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(7),
      O => O4(7)
    );
\tx_ds2a_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(8),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(8),
      O => O4(8)
    );
\tx_ds2a_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => c_out(9),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => I3(9),
      O => O4(9)
    );
\udw_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
    port map (
      I0 => \n_0_vid_dly_reg[0]\,
      I1 => \n_0_udw_cntr[7]_i_2__0\,
      I2 => \udw_cntr_reg__0\(0),
      O => udw_cntr0(0)
    );
\udw_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \udw_cntr_reg__0\(1),
      I2 => \n_0_vid_dly_reg[0]\,
      I3 => \n_0_udw_cntr[7]_i_2__0\,
      I4 => \udw_cntr_reg__0\(0),
      O => udw_cntr0(1)
    );
\udw_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => \n_0_udw_cntr[3]_i_2__0\,
      I1 => \n_0_vid_dly_reg[2]\,
      I2 => \n_0_udw_cntr[7]_i_2__0\,
      I3 => \udw_cntr_reg__0\(2),
      O => udw_cntr0(2)
    );
\udw_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
    port map (
      I0 => \n_0_vid_dly_reg[3]\,
      I1 => \udw_cntr_reg__0\(3),
      I2 => \udw_cntr_reg__0\(2),
      I3 => \n_0_udw_cntr[7]_i_2__0\,
      I4 => \n_0_vid_dly_reg[2]\,
      I5 => \n_0_udw_cntr[3]_i_2__0\,
      O => udw_cntr0(3)
    );
\udw_cntr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \udw_cntr_reg__0\(1),
      I2 => \n_0_vid_dly_reg[0]\,
      I3 => \n_0_udw_cntr[7]_i_2__0\,
      I4 => \udw_cntr_reg__0\(0),
      O => \n_0_udw_cntr[3]_i_2__0\
    );
\udw_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => \n_0_udw_cntr[5]_i_2__0\,
      I1 => \n_0_vid_dly_reg[4]\,
      I2 => \n_0_udw_cntr[7]_i_2__0\,
      I3 => \udw_cntr_reg__0\(4),
      O => udw_cntr0(4)
    );
\udw_cntr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF2E33D1CC1D00"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_udw_cntr[7]_i_2__0\,
      I2 => \udw_cntr_reg__0\(4),
      I3 => \n_0_udw_cntr[5]_i_2__0\,
      I4 => \udw_cntr_reg__0\(5),
      I5 => \n_0_vid_dly_reg[5]\,
      O => udw_cntr0(5)
    );
\udw_cntr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
    port map (
      I0 => \n_0_udw_cntr[3]_i_2__0\,
      I1 => \udw_cntr_reg__0\(2),
      I2 => \n_0_udw_cntr[7]_i_2__0\,
      I3 => \n_0_vid_dly_reg[2]\,
      I4 => \udw_cntr_reg__0\(3),
      I5 => \n_0_vid_dly_reg[3]\,
      O => \n_0_udw_cntr[5]_i_2__0\
    );
\udw_cntr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3AAAACCC3A5A5"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \udw_cntr_reg__0\(6),
      I2 => \n_0_udw_cntr[7]_i_3__0\,
      I3 => \udw_cntr_reg__0\(5),
      I4 => \n_0_udw_cntr[7]_i_2__0\,
      I5 => \n_0_vid_dly_reg[5]\,
      O => udw_cntr0(6)
    );
\udw_cntr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
    port map (
      I0 => \n_0_vid_dly_reg[7]\,
      I1 => \n_0_udw_cntr[7]_i_2__0\,
      I2 => \udw_cntr_reg__0\(7),
      I3 => \n_0_udw_cntr[7]_i_3__0\,
      I4 => \n_0_udw_cntr[7]_i_4\,
      O => udw_cntr0(7)
    );
\udw_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE7F"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[5]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_udw_cntr[7]_i_2__0\
    );
\udw_cntr[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_udw_cntr[7]_i_2__0\,
      I2 => \udw_cntr_reg__0\(4),
      I3 => \n_0_udw_cntr[5]_i_2__0\,
      O => \n_0_udw_cntr[7]_i_3__0\
    );
\udw_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \udw_cntr_reg__0\(6),
      I2 => \n_0_vid_dly_reg[5]\,
      I3 => \n_0_udw_cntr[7]_i_2__0\,
      I4 => \udw_cntr_reg__0\(5),
      O => \n_0_udw_cntr[7]_i_4\
    );
\udw_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(0),
      Q => \udw_cntr_reg__0\(0),
      R => \<const0>\
    );
\udw_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(1),
      Q => \udw_cntr_reg__0\(1),
      R => \<const0>\
    );
\udw_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(2),
      Q => \udw_cntr_reg__0\(2),
      R => \<const0>\
    );
\udw_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(3),
      Q => \udw_cntr_reg__0\(3),
      R => \<const0>\
    );
\udw_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(4),
      Q => \udw_cntr_reg__0\(4),
      R => \<const0>\
    );
\udw_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(5),
      Q => \udw_cntr_reg__0\(5),
      R => \<const0>\
    );
\udw_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(6),
      Q => \udw_cntr_reg__0\(6),
      R => \<const0>\
    );
\udw_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => udw_cntr0(7),
      Q => \udw_cntr_reg__0\(7),
      R => \<const0>\
    );
\vid_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(0),
      Q => \n_0_vid_dly_reg[0]\,
      R => \<const0>\
    );
\vid_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(1),
      Q => \n_0_vid_dly_reg[1]\,
      R => \<const0>\
    );
\vid_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(2),
      Q => \n_0_vid_dly_reg[2]\,
      R => \<const0>\
    );
\vid_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(3),
      Q => \n_0_vid_dly_reg[3]\,
      R => \<const0>\
    );
\vid_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(4),
      Q => \n_0_vid_dly_reg[4]\,
      R => \<const0>\
    );
\vid_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(5),
      Q => \n_0_vid_dly_reg[5]\,
      R => \<const0>\
    );
\vid_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(6),
      Q => \n_0_vid_dly_reg[6]\,
      R => \<const0>\
    );
\vid_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg2(7),
      Q => \n_0_vid_dly_reg[7]\,
      R => \<const0>\
    );
\vid_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_vid_reg2_reg[8]_srl3\,
      Q => \n_0_vid_dly_reg[8]\,
      R => \<const0>\
    );
\vid_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_vid_reg2_reg[9]_srl3\,
      Q => \n_0_vid_dly_reg[9]\,
      R => \<const0>\
    );
\vid_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_in_reg_reg[0]\,
      Q => vid_reg0(0),
      R => \<const0>\
    );
\vid_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_in_reg_reg[1]\,
      Q => vid_reg0(1),
      R => \<const0>\
    );
\vid_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_in_reg_reg[2]\,
      Q => vid_reg0(2),
      R => \<const0>\
    );
\vid_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_in_reg_reg[3]\,
      Q => vid_reg0(3),
      R => \<const0>\
    );
\vid_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_in_reg_reg[4]\,
      Q => vid_reg0(4),
      R => \<const0>\
    );
\vid_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_in_reg_reg[5]\,
      Q => vid_reg0(5),
      R => \<const0>\
    );
\vid_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_0_in8_in,
      Q => vid_reg0(6),
      R => \<const0>\
    );
\vid_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_in_reg_reg[7]\,
      Q => vid_reg0(7),
      R => \<const0>\
    );
\vid_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(0),
      Q => vid_reg1(0),
      R => \<const0>\
    );
\vid_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(1),
      Q => vid_reg1(1),
      R => \<const0>\
    );
\vid_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(2),
      Q => vid_reg1(2),
      R => \<const0>\
    );
\vid_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(3),
      Q => vid_reg1(3),
      R => \<const0>\
    );
\vid_reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(4),
      Q => vid_reg1(4),
      R => \<const0>\
    );
\vid_reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(5),
      Q => vid_reg1(5),
      R => \<const0>\
    );
\vid_reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(6),
      Q => vid_reg1(6),
      R => \<const0>\
    );
\vid_reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg0(7),
      Q => vid_reg1(7),
      R => \<const0>\
    );
\vid_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(0),
      Q => vid_reg2(0),
      R => \<const0>\
    );
\vid_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(1),
      Q => vid_reg2(1),
      R => \<const0>\
    );
\vid_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(2),
      Q => vid_reg2(2),
      R => \<const0>\
    );
\vid_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(3),
      Q => vid_reg2(3),
      R => \<const0>\
    );
\vid_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(4),
      Q => vid_reg2(4),
      R => \<const0>\
    );
\vid_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(5),
      Q => vid_reg2(5),
      R => \<const0>\
    );
\vid_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(6),
      Q => vid_reg2(6),
      R => \<const0>\
    );
\vid_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_reg1(7),
      Q => vid_reg2(7),
      R => \<const0>\
    );
\vid_reg2_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => \n_0_in_reg_reg[8]\,
      Q => \n_0_vid_reg2_reg[8]_srl3\
    );
\vid_reg2_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => \^e\(0),
      CLK => tx_usrclk,
      D => \n_0_in_reg_reg[9]\,
      Q => \n_0_vid_reg2_reg[9]_srl3\
    );
vpid_line_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \line_match_a__0\,
      I1 => \line_match_b__0\,
      I2 => tx_vpid_line_f2_en,
      O => n_0_vpid_line_i_1
    );
vpid_line_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_line_a(3),
      I1 => tx_vpid_line_f2(3),
      I2 => tx_line_a(4),
      I3 => tx_vpid_line_f2(4),
      I4 => tx_vpid_line_f2(5),
      I5 => tx_line_a(5),
      O => n_0_vpid_line_i_10
    );
vpid_line_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f2(2),
      I1 => tx_line_a(2),
      I2 => tx_line_a(0),
      I3 => tx_vpid_line_f2(0),
      I4 => tx_line_a(1),
      I5 => tx_vpid_line_f2(1),
      O => n_0_vpid_line_i_11
    );
vpid_line_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => tx_vpid_line_f1(10),
      I1 => tx_line_a(10),
      I2 => tx_vpid_line_f1(9),
      I3 => tx_line_a(9),
      O => n_0_vpid_line_i_4
    );
vpid_line_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_line_a(6),
      I1 => tx_vpid_line_f1(6),
      I2 => tx_line_a(7),
      I3 => tx_vpid_line_f1(7),
      I4 => tx_vpid_line_f1(8),
      I5 => tx_line_a(8),
      O => n_0_vpid_line_i_5
    );
vpid_line_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f1(4),
      I1 => tx_line_a(4),
      I2 => tx_line_a(5),
      I3 => tx_vpid_line_f1(5),
      I4 => tx_line_a(3),
      I5 => tx_vpid_line_f1(3),
      O => n_0_vpid_line_i_6
    );
vpid_line_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f1(2),
      I1 => tx_line_a(2),
      I2 => tx_line_a(0),
      I3 => tx_vpid_line_f1(0),
      I4 => tx_line_a(1),
      I5 => tx_vpid_line_f1(1),
      O => n_0_vpid_line_i_7
    );
vpid_line_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => tx_vpid_line_f2(10),
      I1 => tx_line_a(10),
      I2 => tx_vpid_line_f2(9),
      I3 => tx_line_a(9),
      O => n_0_vpid_line_i_8
    );
vpid_line_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f2(7),
      I1 => tx_line_a(7),
      I2 => tx_line_a(8),
      I3 => tx_vpid_line_f2(8),
      I4 => tx_line_a(6),
      I5 => tx_vpid_line_f2(6),
      O => n_0_vpid_line_i_9
    );
vpid_line_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => n_0_vpid_line_i_1,
      Q => vpid_line,
      R => \<const0>\
    );
vpid_line_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \line_match_a__0\,
      CO(2) => n_1_vpid_line_reg_i_2,
      CO(1) => n_2_vpid_line_reg_i_2,
      CO(0) => n_3_vpid_line_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_vpid_line_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_vpid_line_i_4,
      S(2) => n_0_vpid_line_i_5,
      S(1) => n_0_vpid_line_i_6,
      S(0) => n_0_vpid_line_i_7
    );
vpid_line_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \line_match_b__0\,
      CO(2) => n_1_vpid_line_reg_i_3,
      CO(1) => n_2_vpid_line_reg_i_3,
      CO(0) => n_3_vpid_line_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_vpid_line_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_vpid_line_i_8,
      S(2) => n_0_vpid_line_i_9,
      S(1) => n_0_vpid_line_i_10,
      S(0) => n_0_vpid_line_i_11
    );
\y_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[0]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[0]_i_2\,
      O => vid_out(0)
    );
\y_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA0F0A"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(0),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => data1(0),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[0]_i_2\
    );
\y_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[0]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(0),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(0),
      O => p_0_out(0)
    );
\y_out[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(0),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(0),
      O => \n_0_y_out[0]_i_4\
    );
\y_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[1]_i_2\,
      O => vid_out(1)
    );
\y_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(1),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => data1(1),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[1]_i_2\
    );
\y_out[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[1]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(1),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(1),
      O => p_0_out(1)
    );
\y_out[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(1),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(1),
      O => \n_0_y_out[1]_i_4\
    );
\y_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[2]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[2]_i_2\,
      O => vid_out(2)
    );
\y_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E05550"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(2),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => data1(2),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[2]_i_2\
    );
\y_out[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[2]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(2),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(2),
      O => p_0_out(2)
    );
\y_out[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(2),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(2),
      O => \n_0_y_out[2]_i_4\
    );
\y_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[3]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[3]_i_2\,
      O => vid_out(3)
    );
\y_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(3),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => data1(3),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[3]_i_2\
    );
\y_out[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[3]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(3),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(3),
      O => p_0_out(3)
    );
\y_out[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(3),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(3),
      O => \n_0_y_out[3]_i_4\
    );
\y_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[4]_i_2\,
      O => vid_out(4)
    );
\y_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(4),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => data1(4),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[4]_i_2\
    );
\y_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[4]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(4),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(4),
      O => p_0_out(4)
    );
\y_out[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(4),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(4),
      O => \n_0_y_out[4]_i_4\
    );
\y_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[5]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[5]_i_2\,
      O => vid_out(5)
    );
\y_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(5),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => data1(5),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[5]_i_2\
    );
\y_out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[5]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(5),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(5),
      O => p_0_out(5)
    );
\y_out[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(5),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(5),
      O => \n_0_y_out[5]_i_4\
    );
\y_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[6]_i_2\,
      O => vid_out(6)
    );
\y_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00F0A"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(6),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => data1(6),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[6]_i_2\
    );
\y_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[6]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(6),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(6),
      O => p_0_out(6)
    );
\y_out[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(6),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(6),
      O => \n_0_y_out[6]_i_4\
    );
\y_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[7]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[7]_i_2\,
      O => vid_out(7)
    );
\y_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E505E500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => p_0_out(7),
      I2 => \n_0_y_out[9]_i_8\,
      I3 => out_mux_sel(0),
      I4 => data1(7),
      O => \n_0_y_out[7]_i_2\
    );
\y_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[7]_i_4\,
      I1 => \n_0_y_out[7]_i_5\,
      I2 => \^o1\(7),
      I3 => \n_0_y_out[7]_i_6\,
      I4 => \^o2\(7),
      O => p_0_out(7)
    );
\y_out[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => byte4_reg(7),
      I1 => \n_0_current_state_reg[1]\,
      I2 => \^o3\(7),
      O => \n_0_y_out[7]_i_4\
    );
\y_out[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[5]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      O => \n_0_y_out[7]_i_5\
    );
\y_out[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[5]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      O => \n_0_y_out[7]_i_6\
    );
\y_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[8]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[8]_i_2\,
      O => vid_out(8)
    );
\y_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF55EF50"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => parity,
      I2 => \n_0_y_out[9]_i_8\,
      I3 => out_mux_sel(0),
      I4 => \cs_reg_reg__0\(8),
      O => \n_0_y_out[8]_i_2\
    );
\y_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[9]\,
      I1 => \n_0_y_out[9]_i_2\,
      I2 => \n_0_y_out[9]_i_3\,
      O => vid_out(9)
    );
\y_out[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCC0FFFFCF37F"
    )
    port map (
      I0 => level_reg,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[3]\,
      I4 => \n_0_current_state_reg[5]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_y_out[9]_i_10\
    );
\y_out[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_out(6),
      I1 => p_0_out(7),
      I2 => p_0_out(1),
      I3 => p_0_out(0),
      I4 => p_0_out(3),
      I5 => p_0_out(2),
      O => \n_0_y_out[9]_i_11\
    );
\y_out[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \n_0_current_state_reg[5]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => level_reg,
      O => \n_0_y_out[9]_i_12\
    );
\y_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54550000"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[5]\,
      I4 => \n_0_y_out[9]_i_4\,
      I5 => \n_0_y_out[9]_i_5\,
      O => \n_0_y_out[9]_i_2\
    );
\y_out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B00AB00F"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6\,
      I1 => parity,
      I2 => \n_0_y_out[9]_i_8\,
      I3 => out_mux_sel(0),
      I4 => \cs_reg_reg__0\(8),
      O => \n_0_y_out[9]_i_3\
    );
\y_out[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
    port map (
      I0 => level_reg,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[1]\,
      O => \n_0_y_out[9]_i_4\
    );
\y_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFF00F322F311"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state_reg[5]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_y_out[9]_i_5\
    );
\y_out[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8BBBBBBBBB"
    )
    port map (
      I0 => \n_0_y_out[9]_i_10\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[5]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_y_out[9]_i_6\
    );
\y_out[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => p_0_out(4),
      I1 => p_0_out(5),
      I2 => \n_0_y_out[9]_i_11\,
      O => parity
    );
\y_out[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFD7DBFFF"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[4]\,
      I5 => \n_0_current_state_reg[5]\,
      O => \n_0_y_out[9]_i_8\
    );
\y_out[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000888020A0A000"
    )
    port map (
      I0 => \n_0_y_out[9]_i_12\,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state_reg[2]\,
      O => out_mux_sel(0)
    );
\y_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(0),
      Q => \^ds1a_out\(0),
      R => \<const0>\
    );
\y_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(1),
      Q => \^ds1a_out\(1),
      R => \<const0>\
    );
\y_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(2),
      Q => \^ds1a_out\(2),
      R => \<const0>\
    );
\y_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(3),
      Q => \^ds1a_out\(3),
      R => \<const0>\
    );
\y_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(4),
      Q => \^ds1a_out\(4),
      R => \<const0>\
    );
\y_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(5),
      Q => \^ds1a_out\(5),
      R => \<const0>\
    );
\y_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(6),
      Q => \^ds1a_out\(6),
      R => \<const0>\
    );
\y_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(7),
      Q => \^ds1a_out\(7),
      R => \<const0>\
    );
\y_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(8),
      Q => \^ds1a_out\(8),
      R => \<const0>\
    );
\y_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => vid_out(9),
      Q => \^ds1a_out\(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O1 : out STD_LOGIC;
    I19 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ds1b_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I18 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC;
    tx_video_b_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_use_dsin : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_insert_vpid : in STD_LOGIC;
    tx_overwrite_vpid : in STD_LOGIC;
    tx_line_b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_line_a : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    level_reg : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdi_mode_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    O3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_video_b_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_a_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_vpid_line_f2_en : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_vpid_byte4b : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert_5 : entity is "v_smpte_sdi_v3_0_SMPTE352_vpid_insert";
end smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert_5;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal anc_next : STD_LOGIC;
  signal \cs_reg_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^ds1b_out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ds2_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal eav_next : STD_LOGIC;
  signal hanc_start_next : STD_LOGIC;
  signal \line_match_a__0\ : STD_LOGIC;
  signal \line_match_b__0\ : STD_LOGIC;
  signal \n_0_/cs_reg_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_/cs_reg_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_all_ones_pipe[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_all_ones_pipe[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_all_ones_pipe_reg[0]\ : STD_LOGIC;
  signal \n_0_all_ones_pipe_reg[1]\ : STD_LOGIC;
  signal \n_0_all_zeros_pipe[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_all_zeros_pipe[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_all_zeros_pipe_reg[0]\ : STD_LOGIC;
  signal \n_0_all_zeros_pipe_reg[1]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_byte4_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[0]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[1]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[2]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[3]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[4]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[5]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[6]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[7]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[8]\ : STD_LOGIC;
  signal \n_0_cdly0_reg[9]\ : STD_LOGIC;
  signal \n_0_cdly4_reg[0]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[1]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[2]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[3]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[4]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[5]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[6]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[7]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[8]_srl4\ : STD_LOGIC;
  signal \n_0_cdly4_reg[9]_srl4\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_cs_reg[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_3__0\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_cs_reg[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_cs_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_cs_reg[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_cs_reg[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_3__3\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_4__1\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_2__3\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_3__3\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_5__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_7__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_8\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_10\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_3__1\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_4__1\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_5__1\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_8\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_9__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_10\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_11__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_6__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_7__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_8__0\ : STD_LOGIC;
  signal \n_0_current_state[4]_i_9__0\ : STD_LOGIC;
  signal \n_0_current_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_udw_cntr[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_udw_cntr[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_3__1\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[0]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[1]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[2]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[3]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[4]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[5]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[6]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[7]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[8]\ : STD_LOGIC;
  signal \n_0_vid_dly_reg[9]\ : STD_LOGIC;
  signal \n_0_vid_reg2_reg[8]_srl3\ : STD_LOGIC;
  signal \n_0_vid_reg2_reg[9]_srl3\ : STD_LOGIC;
  signal \n_0_vpid_line_i_10__0\ : STD_LOGIC;
  signal \n_0_vpid_line_i_11__0\ : STD_LOGIC;
  signal n_0_vpid_line_i_12 : STD_LOGIC;
  signal n_0_vpid_line_i_13 : STD_LOGIC;
  signal n_0_vpid_line_i_14 : STD_LOGIC;
  signal n_0_vpid_line_i_15 : STD_LOGIC;
  signal n_0_vpid_line_i_16 : STD_LOGIC;
  signal n_0_vpid_line_i_17 : STD_LOGIC;
  signal n_0_vpid_line_i_18 : STD_LOGIC;
  signal n_0_vpid_line_i_19 : STD_LOGIC;
  signal \n_0_vpid_line_i_1__0\ : STD_LOGIC;
  signal n_0_vpid_line_i_20 : STD_LOGIC;
  signal n_0_vpid_line_i_21 : STD_LOGIC;
  signal \n_0_vpid_line_i_4__0\ : STD_LOGIC;
  signal \n_0_vpid_line_i_5__0\ : STD_LOGIC;
  signal \n_0_vpid_line_i_6__0\ : STD_LOGIC;
  signal \n_0_vpid_line_i_7__0\ : STD_LOGIC;
  signal \n_0_vpid_line_i_8__0\ : STD_LOGIC;
  signal \n_0_vpid_line_i_9__0\ : STD_LOGIC;
  signal \n_0_y_out[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[1]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[5]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_5__0\ : STD_LOGIC;
  signal \n_0_y_out[7]_i_6__0\ : STD_LOGIC;
  signal \n_0_y_out[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_10__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_11__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_12__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_3__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_4__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_5__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_6__0\ : STD_LOGIC;
  signal \n_0_y_out[9]_i_8__0\ : STD_LOGIC;
  signal \n_1_/cs_reg_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_1_/cs_reg_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_1_vpid_line_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_vpid_line_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_/cs_reg_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_2_/cs_reg_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_2_vpid_line_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_vpid_line_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_/cs_reg_reg[3]_i_1__0\ : STD_LOGIC;
  signal \n_3_/cs_reg_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_3_vpid_line_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_vpid_line_reg_i_3__0\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal out_mux_sel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal parity : STD_LOGIC;
  signal \udw_cntr0__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \udw_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal vid_reg0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vid_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vpid_line : STD_LOGIC;
  signal vpid_pkt : STD_LOGIC;
  signal \NLW_/cs_reg_reg[8]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_/cs_reg_reg[8]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vpid_line_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vpid_line_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cdly4_reg[0]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name : string;
  attribute srl_name of \cdly4_reg[0]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[0]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[1]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[1]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[1]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[2]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[2]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[2]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[3]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[3]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[3]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[4]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[4]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[4]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[5]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[5]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[5]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[6]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[6]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[6]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[7]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[7]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[7]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[8]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[8]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[8]_srl4 ";
  attribute srl_bus_name of \cdly4_reg[9]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg ";
  attribute srl_name of \cdly4_reg[9]_srl4\ : label is "inst/\VPIDINS/VPIDINS2/cdly4_reg[9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cs_reg[8]_i_3__0\ : label is "soft_lutpair226";
  attribute counter : integer;
  attribute counter of \cs_reg_reg[0]\ : label is 27;
  attribute counter of \cs_reg_reg[1]\ : label is 27;
  attribute counter of \cs_reg_reg[2]\ : label is 27;
  attribute counter of \cs_reg_reg[3]\ : label is 27;
  attribute counter of \cs_reg_reg[4]\ : label is 27;
  attribute counter of \cs_reg_reg[5]\ : label is 27;
  attribute counter of \cs_reg_reg[6]\ : label is 27;
  attribute counter of \cs_reg_reg[7]\ : label is 27;
  attribute counter of \cs_reg_reg[8]\ : label is 27;
  attribute SOFT_HLUTNM of \current_state[0]_i_5__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \current_state[1]_i_7__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \current_state[1]_i_8\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \current_state[3]_i_5__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \current_state[3]_i_6__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \current_state[4]_i_5__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \current_state[4]_i_9__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ds1b_reg[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ds1b_reg[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ds1b_reg[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ds1b_reg[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \ds1b_reg[4]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ds1b_reg[5]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ds1b_reg[6]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ds1b_reg[7]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ds1b_reg[8]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ds1b_reg[9]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ds2b_reg[0]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ds2b_reg[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ds2b_reg[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ds2b_reg[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \ds2b_reg[4]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ds2b_reg[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \ds2b_reg[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ds2b_reg[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ds2b_reg[8]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ds2b_reg[9]_i_1\ : label is "soft_lutpair235";
  attribute srl_bus_name of \hanc_dly_srl_reg[0]_srl1\ : label is "inst/\VPIDINS/VPIDINS2/hanc_dly_srl_reg ";
  attribute srl_name of \hanc_dly_srl_reg[0]_srl1\ : label is "inst/\VPIDINS/VPIDINS2/hanc_dly_srl_reg[0]_srl1 ";
  attribute SOFT_HLUTNM of \hanc_dly_srl_reg[0]_srl1_i_3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mode_reg[1]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \udw_cntr[0]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \udw_cntr[1]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \udw_cntr[3]_i_2__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \udw_cntr[4]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \udw_cntr[7]_i_3__1\ : label is "soft_lutpair232";
  attribute counter of \udw_cntr_reg[0]\ : label is 25;
  attribute counter of \udw_cntr_reg[1]\ : label is 25;
  attribute counter of \udw_cntr_reg[2]\ : label is 25;
  attribute counter of \udw_cntr_reg[3]\ : label is 25;
  attribute counter of \udw_cntr_reg[4]\ : label is 25;
  attribute counter of \udw_cntr_reg[5]\ : label is 25;
  attribute counter of \udw_cntr_reg[6]\ : label is 25;
  attribute counter of \udw_cntr_reg[7]\ : label is 25;
  attribute srl_bus_name of \vid_reg2_reg[8]_srl3\ : label is "inst/\VPIDINS/VPIDINS2/vid_reg2_reg ";
  attribute srl_name of \vid_reg2_reg[8]_srl3\ : label is "inst/\VPIDINS/VPIDINS2/vid_reg2_reg[8]_srl3 ";
  attribute srl_bus_name of \vid_reg2_reg[9]_srl3\ : label is "inst/\VPIDINS/VPIDINS2/vid_reg2_reg ";
  attribute srl_name of \vid_reg2_reg[9]_srl3\ : label is "inst/\VPIDINS/VPIDINS2/vid_reg2_reg[9]_srl3 ";
  attribute SOFT_HLUTNM of vpid_line_i_19 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of vpid_line_i_20 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \y_out[0]_i_1__0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \y_out[0]_i_4__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \y_out[1]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \y_out[1]_i_4__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \y_out[2]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \y_out[2]_i_4__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \y_out[3]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \y_out[3]_i_4__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \y_out[4]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \y_out[4]_i_4__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \y_out[5]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \y_out[5]_i_4__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \y_out[6]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \y_out[6]_i_4__0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \y_out[7]_i_4__0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \y_out[7]_i_5__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \y_out[7]_i_6__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \y_out[8]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \y_out[8]_i_2__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \y_out[9]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \y_out[9]_i_3__0\ : label is "soft_lutpair229";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
  O1 <= \^o1\;
  O2(0) <= \^o2\(0);
  ds1b_out(9 downto 0) <= \^ds1b_out\(9 downto 0);
\/cs_reg_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_/cs_reg_reg[3]_i_1__0\,
      CO(2) => \n_1_/cs_reg_reg[3]_i_1__0\,
      CO(1) => \n_2_/cs_reg_reg[3]_i_1__0\,
      CO(0) => \n_3_/cs_reg_reg[3]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \cs_reg_reg__0\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(3 downto 0),
      S(3) => \n_0_cs_reg[3]_i_2__0\,
      S(2) => \n_0_cs_reg[3]_i_3__0\,
      S(1) => \n_0_cs_reg[3]_i_4__0\,
      S(0) => \n_0_cs_reg[3]_i_5__0\
    );
\/cs_reg_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_/cs_reg_reg[3]_i_1__0\,
      CO(3) => \n_0_/cs_reg_reg[7]_i_1__0\,
      CO(2) => \n_1_/cs_reg_reg[7]_i_1__0\,
      CO(1) => \n_2_/cs_reg_reg[7]_i_1__0\,
      CO(0) => \n_3_/cs_reg_reg[7]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \cs_reg_reg__0\(7 downto 4),
      O(3 downto 0) => \p_0_in__0\(7 downto 4),
      S(3) => \n_0_cs_reg[7]_i_2__0\,
      S(2) => \n_0_cs_reg[7]_i_3__0\,
      S(1) => \n_0_cs_reg[7]_i_4__0\,
      S(0) => \n_0_cs_reg[7]_i_5__0\
    );
\/cs_reg_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_/cs_reg_reg[7]_i_1__0\,
      CO(3 downto 0) => \NLW_/cs_reg_reg[8]_i_2__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_/cs_reg_reg[8]_i_2__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__0\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_cs_reg[8]_i_4__0\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\all_ones_pipe[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_in_reg_reg[2]\,
      I1 => \n_0_in_reg_reg[8]\,
      I2 => \n_0_in_reg_reg[3]\,
      I3 => \n_0_in_reg_reg[1]\,
      I4 => \n_0_all_ones_pipe[0]_i_2__0\,
      O => \n_0_all_ones_pipe[0]_i_1__0\
    );
\all_ones_pipe[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_in_reg_reg[9]\,
      I1 => \n_0_in_reg_reg[4]\,
      I2 => \n_0_in_reg_reg[7]\,
      I3 => p_0_in8_in,
      I4 => \n_0_in_reg_reg[5]\,
      I5 => \n_0_in_reg_reg[0]\,
      O => \n_0_all_ones_pipe[0]_i_2__0\
    );
\all_ones_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_all_ones_pipe[0]_i_1__0\,
      Q => \n_0_all_ones_pipe_reg[0]\,
      R => I6(0)
    );
\all_ones_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_all_ones_pipe_reg[0]\,
      Q => \n_0_all_ones_pipe_reg[1]\,
      R => I6(0)
    );
\all_ones_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_all_ones_pipe_reg[1]\,
      Q => p_0_in7_in,
      R => I6(0)
    );
\all_zeros_pipe[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_in_reg_reg[2]\,
      I1 => \n_0_in_reg_reg[8]\,
      I2 => \n_0_in_reg_reg[3]\,
      I3 => \n_0_in_reg_reg[1]\,
      I4 => \n_0_all_zeros_pipe[0]_i_2__0\,
      O => \n_0_all_zeros_pipe[0]_i_1__0\
    );
\all_zeros_pipe[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_in_reg_reg[9]\,
      I1 => \n_0_in_reg_reg[4]\,
      I2 => \n_0_in_reg_reg[7]\,
      I3 => p_0_in8_in,
      I4 => \n_0_in_reg_reg[5]\,
      I5 => \n_0_in_reg_reg[0]\,
      O => \n_0_all_zeros_pipe[0]_i_2__0\
    );
\all_zeros_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_all_zeros_pipe[0]_i_1__0\,
      Q => \n_0_all_zeros_pipe_reg[0]\,
      R => I6(0)
    );
\all_zeros_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_all_zeros_pipe_reg[0]\,
      Q => \n_0_all_zeros_pipe_reg[1]\,
      R => I6(0)
    );
\all_zeros_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_all_zeros_pipe_reg[1]\,
      Q => p_0_in,
      R => I6(0)
    );
\byte4_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(0),
      Q => \n_0_byte4_reg_reg[0]\,
      R => \<const0>\
    );
\byte4_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(1),
      Q => \n_0_byte4_reg_reg[1]\,
      R => \<const0>\
    );
\byte4_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(2),
      Q => \n_0_byte4_reg_reg[2]\,
      R => \<const0>\
    );
\byte4_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(3),
      Q => \n_0_byte4_reg_reg[3]\,
      R => \<const0>\
    );
\byte4_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(4),
      Q => \n_0_byte4_reg_reg[4]\,
      R => \<const0>\
    );
\byte4_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(5),
      Q => \n_0_byte4_reg_reg[5]\,
      R => \<const0>\
    );
\byte4_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(6),
      Q => \n_0_byte4_reg_reg[6]\,
      R => \<const0>\
    );
\byte4_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_vpid_byte4b(7),
      Q => \n_0_byte4_reg_reg[7]\,
      R => \<const0>\
    );
\c_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[0]_srl4\,
      Q => \^d\(0),
      R => \<const0>\
    );
\c_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[1]_srl4\,
      Q => \^d\(1),
      R => \<const0>\
    );
\c_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[2]_srl4\,
      Q => \^d\(2),
      R => \<const0>\
    );
\c_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[3]_srl4\,
      Q => \^d\(3),
      R => \<const0>\
    );
\c_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[4]_srl4\,
      Q => \^d\(4),
      R => \<const0>\
    );
\c_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[5]_srl4\,
      Q => \^d\(5),
      R => \<const0>\
    );
\c_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[6]_srl4\,
      Q => \^d\(6),
      R => \<const0>\
    );
\c_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[7]_srl4\,
      Q => \^d\(7),
      R => \<const0>\
    );
\c_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[8]_srl4\,
      Q => \^d\(8),
      R => \<const0>\
    );
\c_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_cdly4_reg[9]_srl4\,
      Q => \^d\(9),
      R => \<const0>\
    );
\cdly0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(0),
      Q => \n_0_cdly0_reg[0]\,
      R => \<const0>\
    );
\cdly0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(1),
      Q => \n_0_cdly0_reg[1]\,
      R => \<const0>\
    );
\cdly0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(2),
      Q => \n_0_cdly0_reg[2]\,
      R => \<const0>\
    );
\cdly0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(3),
      Q => \n_0_cdly0_reg[3]\,
      R => \<const0>\
    );
\cdly0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(4),
      Q => \n_0_cdly0_reg[4]\,
      R => \<const0>\
    );
\cdly0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(5),
      Q => \n_0_cdly0_reg[5]\,
      R => \<const0>\
    );
\cdly0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(6),
      Q => \n_0_cdly0_reg[6]\,
      R => \<const0>\
    );
\cdly0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(7),
      Q => \n_0_cdly0_reg[7]\,
      R => \<const0>\
    );
\cdly0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(8),
      Q => \n_0_cdly0_reg[8]\,
      R => \<const0>\
    );
\cdly0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => tx_video_b_c_in(9),
      Q => \n_0_cdly0_reg[9]\,
      R => \<const0>\
    );
\cdly4_reg[0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[0]\,
      Q => \n_0_cdly4_reg[0]_srl4\
    );
\cdly4_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[1]\,
      Q => \n_0_cdly4_reg[1]_srl4\
    );
\cdly4_reg[2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[2]\,
      Q => \n_0_cdly4_reg[2]_srl4\
    );
\cdly4_reg[3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[3]\,
      Q => \n_0_cdly4_reg[3]_srl4\
    );
\cdly4_reg[4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[4]\,
      Q => \n_0_cdly4_reg[4]_srl4\
    );
\cdly4_reg[5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[5]\,
      Q => \n_0_cdly4_reg[5]_srl4\
    );
\cdly4_reg[6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[6]\,
      Q => \n_0_cdly4_reg[6]_srl4\
    );
\cdly4_reg[7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[7]\,
      Q => \n_0_cdly4_reg[7]_srl4\
    );
\cdly4_reg[8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[8]\,
      Q => \n_0_cdly4_reg[8]_srl4\
    );
\cdly4_reg[9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_cdly0_reg[9]\,
      Q => \n_0_cdly4_reg[9]_srl4\
    );
\cs_reg[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[3]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[3]_i_2__0\,
      I3 => \cs_reg_reg__0\(3),
      O => \n_0_cs_reg[3]_i_2__0\
    );
\cs_reg[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[2]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[2]_i_2__0\,
      I3 => \cs_reg_reg__0\(2),
      O => \n_0_cs_reg[3]_i_3__0\
    );
\cs_reg[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[1]_i_2__0\,
      I3 => \cs_reg_reg__0\(1),
      O => \n_0_cs_reg[3]_i_4__0\
    );
\cs_reg[3]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[0]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[0]_i_2__0\,
      I3 => \cs_reg_reg__0\(0),
      O => \n_0_cs_reg[3]_i_5__0\
    );
\cs_reg[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[7]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[7]_i_2__0\,
      I3 => \cs_reg_reg__0\(7),
      O => \n_0_cs_reg[7]_i_2__0\
    );
\cs_reg[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[6]_i_2__0\,
      I3 => \cs_reg_reg__0\(6),
      O => \n_0_cs_reg[7]_i_3__0\
    );
\cs_reg[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[5]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[5]_i_2__0\,
      I3 => \cs_reg_reg__0\(5),
      O => \n_0_cs_reg[7]_i_4__0\
    );
\cs_reg[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[4]_i_2__0\,
      I3 => \cs_reg_reg__0\(4),
      O => \n_0_cs_reg[7]_i_5__0\
    );
\cs_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42000000"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_cs_reg[8]_i_3__0\,
      I4 => E(0),
      O => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[5]\,
      O => \n_0_cs_reg[8]_i_3__0\
    );
\cs_reg[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[8]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[8]_i_2__0\,
      I3 => \cs_reg_reg__0\(8),
      O => \n_0_cs_reg[8]_i_4__0\
    );
\cs_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(0),
      Q => \cs_reg_reg__0\(0),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(1),
      Q => \cs_reg_reg__0\(1),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(2),
      Q => \cs_reg_reg__0\(2),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(3),
      Q => \cs_reg_reg__0\(3),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(4),
      Q => \cs_reg_reg__0\(4),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(5),
      Q => \cs_reg_reg__0\(5),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(6),
      Q => \cs_reg_reg__0\(6),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(7),
      Q => \cs_reg_reg__0\(7),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\cs_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \p_0_in__0\(8),
      Q => \cs_reg_reg__0\(8),
      R => \n_0_cs_reg[8]_i_1__0\
    );
\current_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[0]_i_2__2\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[0]_i_3__3\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[0]_i_4__1\,
      O => next_state(0)
    );
\current_state[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000B08"
    )
    port map (
      I0 => anc_next,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state[3]_i_5__1\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[0]_i_2__2\
    );
\current_state[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F8B0F0F0F0F0F"
    )
    port map (
      I0 => \n_0_current_state[3]_i_5__1\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[4]\,
      I5 => \n_0_current_state_reg[3]\,
      O => \n_0_current_state[0]_i_3__3\
    );
\current_state[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAFF"
    )
    port map (
      I0 => \n_0_current_state[0]_i_5__0\,
      I1 => anc_next,
      I2 => \n_0_current_state[1]_i_8\,
      I3 => \n_0_current_state[4]_i_9__0\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[0]_i_4__1\
    );
\current_state[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => hanc_start_next,
      I1 => vpid_line,
      I2 => tx_insert_vpid,
      O => \n_0_current_state[0]_i_5__0\
    );
\current_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[1]_i_2__3\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[1]_i_3__3\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[1]_i_4__0\,
      O => next_state(1)
    );
\current_state[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000220000F022"
    )
    port map (
      I0 => \n_0_udw_cntr[5]_i_2__1\,
      I1 => \n_0_current_state[1]_i_5__0\,
      I2 => anc_next,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[1]_i_2__3\
    );
\current_state[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BF0FFFF8BF00000"
    )
    port map (
      I0 => \n_0_current_state[3]_i_5__1\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state[4]_i_9__0\,
      I5 => \n_0_current_state[1]_i_7__0\,
      O => \n_0_current_state[1]_i_3__3\
    );
\current_state[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFFF80"
    )
    port map (
      I0 => \n_0_current_state[1]_i_8\,
      I1 => anc_next,
      I2 => \n_0_current_state[4]_i_9__0\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[1]_i_4__0\
    );
\current_state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
    port map (
      I0 => \n_0_udw_cntr[7]_i_4__0\,
      I1 => \udw_cntr_reg__0\(4),
      I2 => \n_0_udw_cntr[7]_i_2__1\,
      I3 => \n_0_vid_dly_reg[4]\,
      I4 => \udw_cntr_reg__0\(7),
      I5 => \n_0_vid_dly_reg[7]\,
      O => \n_0_current_state[1]_i_5__0\
    );
\current_state[1]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_all_ones_pipe_reg[1]\,
      I1 => \n_0_all_ones_pipe_reg[0]\,
      I2 => p_0_in,
      O => anc_next
    );
\current_state[1]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BFFF00"
    )
    port map (
      I0 => vpid_pkt,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[1]_i_7__0\
    );
\current_state[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => vpid_line,
      I1 => tx_overwrite_vpid,
      I2 => tx_insert_vpid,
      O => \n_0_current_state[1]_i_8\
    );
\current_state[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0E2"
    )
    port map (
      I0 => \n_0_current_state[2]_i_2__1\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state[2]_i_3__1\,
      I3 => \n_0_current_state_reg[4]\,
      I4 => \n_0_current_state_reg[5]\,
      O => next_state(2)
    );
\current_state[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45BABABA"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[2]_i_2__1\
    );
\current_state[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABBBAAABABB"
    )
    port map (
      I0 => \n_0_current_state[2]_i_4__0\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state[4]_i_5__0\,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[2]_i_3__1\
    );
\current_state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7588778800007700"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => vpid_pkt,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_current_state[2]_i_4__0\
    );
\current_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => vid_reg2(2),
      I1 => vid_reg1(5),
      I2 => vid_reg1(0),
      I3 => vid_reg1(6),
      I4 => vid_reg1(1),
      I5 => vid_reg1(2),
      O => \n_0_current_state[3]_i_10\
    );
\current_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[3]_i_2__2\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[3]_i_3__1\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[3]_i_4__1\,
      O => next_state(3)
    );
\current_state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_all_ones_pipe_reg[1]\,
      I4 => \n_0_all_ones_pipe_reg[0]\,
      I5 => p_0_in,
      O => \n_0_current_state[3]_i_2__2\
    );
\current_state[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BFFFFFF8BFF0000"
    )
    port map (
      I0 => \n_0_current_state[3]_i_5__1\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state[4]_i_9__0\,
      I5 => \n_0_current_state[3]_i_6__0\,
      O => \n_0_current_state[3]_i_3__1\
    );
\current_state[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FF00000000F000"
    )
    port map (
      I0 => \n_0_current_state[4]_i_7__0\,
      I1 => vpid_pkt,
      I2 => \n_0_current_state[3]_i_8\,
      I3 => \n_0_current_state[4]_i_9__0\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[3]_i_4__1\
    );
\current_state[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_current_state[1]_i_5__0\,
      I1 => \n_0_udw_cntr[5]_i_2__1\,
      O => \n_0_current_state[3]_i_5__1\
    );
\current_state[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CCC8CCC"
    )
    port map (
      I0 => vpid_pkt,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[3]_i_6__0\
    );
\current_state[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => vid_reg2(4),
      I1 => vid_reg2(5),
      I2 => vid_reg1(4),
      I3 => vid_reg2(7),
      I4 => \n_0_current_state[3]_i_9__0\,
      I5 => \n_0_current_state[3]_i_10\,
      O => vpid_pkt
    );
\current_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_all_ones_pipe_reg[0]\,
      I2 => \n_0_all_ones_pipe_reg[1]\,
      I3 => tx_insert_vpid,
      I4 => tx_overwrite_vpid,
      I5 => vpid_line,
      O => \n_0_current_state[3]_i_8\
    );
\current_state[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => vid_reg1(7),
      I1 => vid_reg2(1),
      I2 => vid_reg2(6),
      I3 => vid_reg2(0),
      I4 => vid_reg2(3),
      I5 => vid_reg1(3),
      O => \n_0_current_state[3]_i_9__0\
    );
\current_state[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => vid_reg0(6),
      I1 => vid_reg0(3),
      I2 => vid_reg0(2),
      I3 => vid_reg0(4),
      I4 => vid_reg0(5),
      I5 => vid_reg0(7),
      O => \n_0_current_state[4]_i_10\
    );
\current_state[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => vid_reg2(2),
      I1 => vid_reg2(7),
      I2 => vid_reg2(6),
      I3 => vid_reg2(0),
      I4 => vid_reg2(1),
      I5 => vid_reg2(3),
      O => \n_0_current_state[4]_i_11__0\
    );
\current_state[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33003B0B33003808"
    )
    port map (
      I0 => \n_0_current_state[4]_i_2__0\,
      I1 => \n_0_current_state_reg[5]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state[4]_i_3__0\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[4]_i_4__0\,
      O => next_state(4)
    );
\current_state[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_all_ones_pipe_reg[1]\,
      I4 => \n_0_all_ones_pipe_reg[0]\,
      I5 => p_0_in,
      O => \n_0_current_state[4]_i_2__0\
    );
\current_state[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF0F008000000"
    )
    port map (
      I0 => \n_0_current_state[4]_i_5__0\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state_reg[3]\,
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state[4]_i_6__0\,
      O => \n_0_current_state[4]_i_3__0\
    );
\current_state[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A00000CFC0C0C0"
    )
    port map (
      I0 => \n_0_current_state[4]_i_7__0\,
      I1 => \n_0_current_state[4]_i_8__0\,
      I2 => \n_0_current_state[4]_i_9__0\,
      I3 => tx_overwrite_vpid,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[4]_i_4__0\
    );
\current_state[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2FFF2F"
    )
    port map (
      I0 => \n_0_udw_cntr[5]_i_2__1\,
      I1 => \n_0_current_state[1]_i_5__0\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[4]_i_5__0\
    );
\current_state[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF33FF3BFFCBFFF"
    )
    port map (
      I0 => vpid_pkt,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => anc_next,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[4]_i_6__0\
    );
\current_state[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \n_0_current_state[4]_i_10\,
      I1 => vid_reg2(4),
      I2 => vid_reg2(5),
      I3 => \n_0_current_state[4]_i_11__0\,
      O => \n_0_current_state[4]_i_7__0\
    );
\current_state[4]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022800080"
    )
    port map (
      I0 => tx_insert_vpid,
      I1 => vpid_line,
      I2 => hanc_start_next,
      I3 => anc_next,
      I4 => tx_overwrite_vpid,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[4]_i_8__0\
    );
\current_state[4]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      O => \n_0_current_state[4]_i_9__0\
    );
\current_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A0A0A0A0A0A0A0"
    )
    port map (
      I0 => I5(0),
      I1 => p_0_in8_in,
      I2 => E(0),
      I3 => \n_0_all_zeros_pipe_reg[1]\,
      I4 => \n_0_all_zeros_pipe_reg[0]\,
      I5 => p_0_in7_in,
      O => \n_0_current_state[5]_i_1\
    );
\current_state[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000020002"
    )
    port map (
      I0 => \n_0_current_state_reg[5]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[2]\,
      O => next_state(5)
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => next_state(0),
      Q => \n_0_current_state_reg[0]\,
      R => \n_0_current_state[5]_i_1\
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => next_state(1),
      Q => \n_0_current_state_reg[1]\,
      R => \n_0_current_state[5]_i_1\
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => next_state(2),
      Q => \n_0_current_state_reg[2]\,
      R => \n_0_current_state[5]_i_1\
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => next_state(3),
      Q => \n_0_current_state_reg[3]\,
      R => \n_0_current_state[5]_i_1\
    );
\current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => next_state(4),
      Q => \n_0_current_state_reg[4]\,
      R => \n_0_current_state[5]_i_1\
    );
\current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => next_state(5),
      Q => \n_0_current_state_reg[5]\,
      R => \n_0_current_state[5]_i_1\
    );
\ds1b_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(0),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(0),
      O => I19(0)
    );
\ds1b_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(1),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(1),
      O => I19(1)
    );
\ds1b_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(2),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(2),
      O => I19(2)
    );
\ds1b_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(3),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(3),
      O => I19(3)
    );
\ds1b_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(4),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(4),
      O => I19(4)
    );
\ds1b_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(5),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(5),
      O => I19(5)
    );
\ds1b_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(6),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(6),
      O => I19(6)
    );
\ds1b_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(7),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(7),
      O => I19(7)
    );
\ds1b_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(8),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(8),
      O => I19(8)
    );
\ds1b_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I2(9),
      I1 => tx_use_dsin,
      I2 => \^ds1b_out\(9),
      O => I19(9)
    );
\ds2b_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(0),
      I1 => tx_use_dsin,
      I2 => \^d\(0),
      O => I18(0)
    );
\ds2b_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(1),
      I1 => tx_use_dsin,
      I2 => \^d\(1),
      O => I18(1)
    );
\ds2b_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(2),
      I1 => tx_use_dsin,
      I2 => \^d\(2),
      O => I18(2)
    );
\ds2b_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(3),
      I1 => tx_use_dsin,
      I2 => \^d\(3),
      O => I18(3)
    );
\ds2b_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(4),
      I1 => tx_use_dsin,
      I2 => \^d\(4),
      O => I18(4)
    );
\ds2b_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(5),
      I1 => tx_use_dsin,
      I2 => \^d\(5),
      O => I18(5)
    );
\ds2b_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(6),
      I1 => tx_use_dsin,
      I2 => \^d\(6),
      O => I18(6)
    );
\ds2b_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(7),
      I1 => tx_use_dsin,
      I2 => \^d\(7),
      O => I18(7)
    );
\ds2b_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(8),
      I1 => tx_use_dsin,
      I2 => \^d\(8),
      O => I18(8)
    );
\ds2b_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I3(9),
      I1 => tx_use_dsin,
      I2 => \^d\(9),
      O => I18(9)
    );
\hanc_dly_srl_reg[0]_srl1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const1>\,
      A1 => \<const1>\,
      A2 => \^o1\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => eav_next,
      Q => hanc_start_next
    );
\hanc_dly_srl_reg[0]_srl1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_0_in8_in,
      I1 => p_0_in7_in,
      I2 => \n_0_all_zeros_pipe_reg[0]\,
      I3 => \n_0_all_zeros_pipe_reg[1]\,
      O => eav_next
    );
\hanc_dly_srl_reg[0]_srl1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => sdi_mode_reg(1),
      I1 => sdi_mode_reg(0),
      O => \^o1\
    );
\in_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(0),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(0),
      O => ds2_in(0)
    );
\in_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(1),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(1),
      O => ds2_in(1)
    );
\in_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(2),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(2),
      O => ds2_in(2)
    );
\in_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(3),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(3),
      O => ds2_in(3)
    );
\in_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(4),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(4),
      O => ds2_in(4)
    );
\in_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(5),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(5),
      O => ds2_in(5)
    );
\in_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(6),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(6),
      O => ds2_in(6)
    );
\in_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(7),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(7),
      O => ds2_in(7)
    );
\in_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(8),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(8),
      O => ds2_in(8)
    );
\in_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
    port map (
      I0 => tx_video_b_y_in(9),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_video_a_c_in(9),
      O => ds2_in(9)
    );
\in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(0),
      Q => \n_0_in_reg_reg[0]\,
      R => \<const0>\
    );
\in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(1),
      Q => \n_0_in_reg_reg[1]\,
      R => \<const0>\
    );
\in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(2),
      Q => \n_0_in_reg_reg[2]\,
      R => \<const0>\
    );
\in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(3),
      Q => \n_0_in_reg_reg[3]\,
      R => \<const0>\
    );
\in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(4),
      Q => \n_0_in_reg_reg[4]\,
      R => \<const0>\
    );
\in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(5),
      Q => \n_0_in_reg_reg[5]\,
      R => \<const0>\
    );
\in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(6),
      Q => p_0_in8_in,
      R => \<const0>\
    );
\in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(7),
      Q => \n_0_in_reg_reg[7]\,
      R => \<const0>\
    );
\in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(8),
      Q => \n_0_in_reg_reg[8]\,
      R => \<const0>\
    );
\in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => ds2_in(9),
      Q => \n_0_in_reg_reg[9]\,
      R => \<const0>\
    );
\mode_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => level_reg,
      I1 => sdi_mode_reg(1),
      I2 => sdi_mode_reg(0),
      O => \^o2\(0)
    );
\udw_cntr[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
    port map (
      I0 => \n_0_vid_dly_reg[0]\,
      I1 => \n_0_udw_cntr[7]_i_2__1\,
      I2 => \udw_cntr_reg__0\(0),
      O => \udw_cntr0__0\(0)
    );
\udw_cntr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \udw_cntr_reg__0\(1),
      I2 => \n_0_vid_dly_reg[0]\,
      I3 => \n_0_udw_cntr[7]_i_2__1\,
      I4 => \udw_cntr_reg__0\(0),
      O => \udw_cntr0__0\(1)
    );
\udw_cntr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => \n_0_udw_cntr[3]_i_2__1\,
      I1 => \n_0_vid_dly_reg[2]\,
      I2 => \n_0_udw_cntr[7]_i_2__1\,
      I3 => \udw_cntr_reg__0\(2),
      O => \udw_cntr0__0\(2)
    );
\udw_cntr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
    port map (
      I0 => \n_0_vid_dly_reg[3]\,
      I1 => \udw_cntr_reg__0\(3),
      I2 => \udw_cntr_reg__0\(2),
      I3 => \n_0_udw_cntr[7]_i_2__1\,
      I4 => \n_0_vid_dly_reg[2]\,
      I5 => \n_0_udw_cntr[3]_i_2__1\,
      O => \udw_cntr0__0\(3)
    );
\udw_cntr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \udw_cntr_reg__0\(1),
      I2 => \n_0_vid_dly_reg[0]\,
      I3 => \n_0_udw_cntr[7]_i_2__1\,
      I4 => \udw_cntr_reg__0\(0),
      O => \n_0_udw_cntr[3]_i_2__1\
    );
\udw_cntr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
    port map (
      I0 => \n_0_udw_cntr[5]_i_2__1\,
      I1 => \n_0_vid_dly_reg[4]\,
      I2 => \n_0_udw_cntr[7]_i_2__1\,
      I3 => \udw_cntr_reg__0\(4),
      O => \udw_cntr0__0\(4)
    );
\udw_cntr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FF2E33D1CC1D00"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_udw_cntr[7]_i_2__1\,
      I2 => \udw_cntr_reg__0\(4),
      I3 => \n_0_udw_cntr[5]_i_2__1\,
      I4 => \udw_cntr_reg__0\(5),
      I5 => \n_0_vid_dly_reg[5]\,
      O => \udw_cntr0__0\(5)
    );
\udw_cntr[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
    port map (
      I0 => \n_0_udw_cntr[3]_i_2__1\,
      I1 => \udw_cntr_reg__0\(2),
      I2 => \n_0_udw_cntr[7]_i_2__1\,
      I3 => \n_0_vid_dly_reg[2]\,
      I4 => \udw_cntr_reg__0\(3),
      I5 => \n_0_vid_dly_reg[3]\,
      O => \n_0_udw_cntr[5]_i_2__1\
    );
\udw_cntr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC3AAAACCC3A5A5"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \udw_cntr_reg__0\(6),
      I2 => \n_0_udw_cntr[7]_i_3__1\,
      I3 => \udw_cntr_reg__0\(5),
      I4 => \n_0_udw_cntr[7]_i_2__1\,
      I5 => \n_0_vid_dly_reg[5]\,
      O => \udw_cntr0__0\(6)
    );
\udw_cntr[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E21D"
    )
    port map (
      I0 => \n_0_vid_dly_reg[7]\,
      I1 => \n_0_udw_cntr[7]_i_2__1\,
      I2 => \udw_cntr_reg__0\(7),
      I3 => \n_0_udw_cntr[7]_i_3__1\,
      I4 => \n_0_udw_cntr[7]_i_4__0\,
      O => \udw_cntr0__0\(7)
    );
\udw_cntr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE7F"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[5]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_udw_cntr[7]_i_2__1\
    );
\udw_cntr[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_udw_cntr[7]_i_2__1\,
      I2 => \udw_cntr_reg__0\(4),
      I3 => \n_0_udw_cntr[5]_i_2__1\,
      O => \n_0_udw_cntr[7]_i_3__1\
    );
\udw_cntr[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \udw_cntr_reg__0\(6),
      I2 => \n_0_vid_dly_reg[5]\,
      I3 => \n_0_udw_cntr[7]_i_2__1\,
      I4 => \udw_cntr_reg__0\(5),
      O => \n_0_udw_cntr[7]_i_4__0\
    );
\udw_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(0),
      Q => \udw_cntr_reg__0\(0),
      R => \<const0>\
    );
\udw_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(1),
      Q => \udw_cntr_reg__0\(1),
      R => \<const0>\
    );
\udw_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(2),
      Q => \udw_cntr_reg__0\(2),
      R => \<const0>\
    );
\udw_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(3),
      Q => \udw_cntr_reg__0\(3),
      R => \<const0>\
    );
\udw_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(4),
      Q => \udw_cntr_reg__0\(4),
      R => \<const0>\
    );
\udw_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(5),
      Q => \udw_cntr_reg__0\(5),
      R => \<const0>\
    );
\udw_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(6),
      Q => \udw_cntr_reg__0\(6),
      R => \<const0>\
    );
\udw_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \udw_cntr0__0\(7),
      Q => \udw_cntr_reg__0\(7),
      R => \<const0>\
    );
\vid_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(0),
      Q => \n_0_vid_dly_reg[0]\,
      R => \<const0>\
    );
\vid_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(1),
      Q => \n_0_vid_dly_reg[1]\,
      R => \<const0>\
    );
\vid_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(2),
      Q => \n_0_vid_dly_reg[2]\,
      R => \<const0>\
    );
\vid_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(3),
      Q => \n_0_vid_dly_reg[3]\,
      R => \<const0>\
    );
\vid_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(4),
      Q => \n_0_vid_dly_reg[4]\,
      R => \<const0>\
    );
\vid_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(5),
      Q => \n_0_vid_dly_reg[5]\,
      R => \<const0>\
    );
\vid_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(6),
      Q => \n_0_vid_dly_reg[6]\,
      R => \<const0>\
    );
\vid_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg2(7),
      Q => \n_0_vid_dly_reg[7]\,
      R => \<const0>\
    );
\vid_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_vid_reg2_reg[8]_srl3\,
      Q => \n_0_vid_dly_reg[8]\,
      R => \<const0>\
    );
\vid_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_vid_reg2_reg[9]_srl3\,
      Q => \n_0_vid_dly_reg[9]\,
      R => \<const0>\
    );
\vid_reg0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_in_reg_reg[0]\,
      Q => vid_reg0(0),
      R => \<const0>\
    );
\vid_reg0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_in_reg_reg[1]\,
      Q => vid_reg0(1),
      R => \<const0>\
    );
\vid_reg0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_in_reg_reg[2]\,
      Q => vid_reg0(2),
      R => \<const0>\
    );
\vid_reg0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_in_reg_reg[3]\,
      Q => vid_reg0(3),
      R => \<const0>\
    );
\vid_reg0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_in_reg_reg[4]\,
      Q => vid_reg0(4),
      R => \<const0>\
    );
\vid_reg0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_in_reg_reg[5]\,
      Q => vid_reg0(5),
      R => \<const0>\
    );
\vid_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => p_0_in8_in,
      Q => vid_reg0(6),
      R => \<const0>\
    );
\vid_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_in_reg_reg[7]\,
      Q => vid_reg0(7),
      R => \<const0>\
    );
\vid_reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(0),
      Q => vid_reg1(0),
      R => \<const0>\
    );
\vid_reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(1),
      Q => vid_reg1(1),
      R => \<const0>\
    );
\vid_reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(2),
      Q => vid_reg1(2),
      R => \<const0>\
    );
\vid_reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(3),
      Q => vid_reg1(3),
      R => \<const0>\
    );
\vid_reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(4),
      Q => vid_reg1(4),
      R => \<const0>\
    );
\vid_reg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(5),
      Q => vid_reg1(5),
      R => \<const0>\
    );
\vid_reg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(6),
      Q => vid_reg1(6),
      R => \<const0>\
    );
\vid_reg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg0(7),
      Q => vid_reg1(7),
      R => \<const0>\
    );
\vid_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(0),
      Q => vid_reg2(0),
      R => \<const0>\
    );
\vid_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(1),
      Q => vid_reg2(1),
      R => \<const0>\
    );
\vid_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(2),
      Q => vid_reg2(2),
      R => \<const0>\
    );
\vid_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(3),
      Q => vid_reg2(3),
      R => \<const0>\
    );
\vid_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(4),
      Q => vid_reg2(4),
      R => \<const0>\
    );
\vid_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(5),
      Q => vid_reg2(5),
      R => \<const0>\
    );
\vid_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(6),
      Q => vid_reg2(6),
      R => \<const0>\
    );
\vid_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_reg1(7),
      Q => vid_reg2(7),
      R => \<const0>\
    );
\vid_reg2_reg[8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_in_reg_reg[8]\,
      Q => \n_0_vid_reg2_reg[8]_srl3\
    );
\vid_reg2_reg[9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => E(0),
      CLK => tx_usrclk,
      D => \n_0_in_reg_reg[9]\,
      Q => \n_0_vid_reg2_reg[9]_srl3\
    );
\vpid_line_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f2(5),
      I1 => n_0_vpid_line_i_17,
      I2 => tx_vpid_line_f2(3),
      I3 => n_0_vpid_line_i_18,
      I4 => n_0_vpid_line_i_16,
      I5 => tx_vpid_line_f2(4),
      O => \n_0_vpid_line_i_10__0\
    );
\vpid_line_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f2(2),
      I1 => n_0_vpid_line_i_19,
      I2 => tx_vpid_line_f2(0),
      I3 => n_0_vpid_line_i_20,
      I4 => n_0_vpid_line_i_21,
      I5 => tx_vpid_line_f2(1),
      O => \n_0_vpid_line_i_11__0\
    );
vpid_line_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(10),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(10),
      O => n_0_vpid_line_i_12
    );
vpid_line_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(8),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(8),
      O => n_0_vpid_line_i_13
    );
vpid_line_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(6),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(6),
      O => n_0_vpid_line_i_14
    );
vpid_line_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(7),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(7),
      O => n_0_vpid_line_i_15
    );
vpid_line_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(4),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(4),
      O => n_0_vpid_line_i_16
    );
vpid_line_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(5),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(5),
      O => n_0_vpid_line_i_17
    );
vpid_line_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(3),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(3),
      O => n_0_vpid_line_i_18
    );
vpid_line_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(2),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(2),
      O => n_0_vpid_line_i_19
    );
\vpid_line_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \line_match_a__0\,
      I1 => \line_match_b__0\,
      I2 => tx_vpid_line_f2_en,
      O => \n_0_vpid_line_i_1__0\
    );
vpid_line_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(0),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(0),
      O => n_0_vpid_line_i_20
    );
vpid_line_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => tx_line_b(1),
      I1 => level_reg,
      I2 => sdi_mode_reg(1),
      I3 => sdi_mode_reg(0),
      I4 => tx_line_a(1),
      O => n_0_vpid_line_i_21
    );
\vpid_line_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
    port map (
      I0 => tx_line_b(9),
      I1 => \^o2\(0),
      I2 => tx_line_a(9),
      I3 => tx_vpid_line_f1(9),
      I4 => n_0_vpid_line_i_12,
      I5 => tx_vpid_line_f1(10),
      O => \n_0_vpid_line_i_4__0\
    );
\vpid_line_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f1(8),
      I1 => n_0_vpid_line_i_13,
      I2 => tx_vpid_line_f1(6),
      I3 => n_0_vpid_line_i_14,
      I4 => n_0_vpid_line_i_15,
      I5 => tx_vpid_line_f1(7),
      O => \n_0_vpid_line_i_5__0\
    );
\vpid_line_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => n_0_vpid_line_i_16,
      I1 => tx_vpid_line_f1(4),
      I2 => tx_vpid_line_f1(5),
      I3 => n_0_vpid_line_i_17,
      I4 => tx_vpid_line_f1(3),
      I5 => n_0_vpid_line_i_18,
      O => \n_0_vpid_line_i_6__0\
    );
\vpid_line_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => tx_vpid_line_f1(2),
      I1 => n_0_vpid_line_i_19,
      I2 => tx_vpid_line_f1(0),
      I3 => n_0_vpid_line_i_20,
      I4 => n_0_vpid_line_i_21,
      I5 => tx_vpid_line_f1(1),
      O => \n_0_vpid_line_i_7__0\
    );
\vpid_line_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
    port map (
      I0 => tx_line_b(9),
      I1 => \^o2\(0),
      I2 => tx_line_a(9),
      I3 => tx_vpid_line_f2(9),
      I4 => n_0_vpid_line_i_12,
      I5 => tx_vpid_line_f2(10),
      O => \n_0_vpid_line_i_8__0\
    );
\vpid_line_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => n_0_vpid_line_i_15,
      I1 => tx_vpid_line_f2(7),
      I2 => tx_vpid_line_f2(8),
      I3 => n_0_vpid_line_i_13,
      I4 => tx_vpid_line_f2(6),
      I5 => n_0_vpid_line_i_14,
      O => \n_0_vpid_line_i_9__0\
    );
vpid_line_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => \n_0_vpid_line_i_1__0\,
      Q => vpid_line,
      R => \<const0>\
    );
\vpid_line_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \line_match_a__0\,
      CO(2) => \n_1_vpid_line_reg_i_2__0\,
      CO(1) => \n_2_vpid_line_reg_i_2__0\,
      CO(0) => \n_3_vpid_line_reg_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_vpid_line_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_vpid_line_i_4__0\,
      S(2) => \n_0_vpid_line_i_5__0\,
      S(1) => \n_0_vpid_line_i_6__0\,
      S(0) => \n_0_vpid_line_i_7__0\
    );
\vpid_line_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \line_match_b__0\,
      CO(2) => \n_1_vpid_line_reg_i_3__0\,
      CO(1) => \n_2_vpid_line_reg_i_3__0\,
      CO(0) => \n_3_vpid_line_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_vpid_line_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_vpid_line_i_8__0\,
      S(2) => \n_0_vpid_line_i_9__0\,
      S(1) => \n_0_vpid_line_i_10__0\,
      S(0) => \n_0_vpid_line_i_11__0\
    );
\y_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[0]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[0]_i_2__0\,
      O => vid_out(0)
    );
\y_out[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA0F0A"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(0),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => \cs_reg_reg__0\(0),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[0]_i_2__0\
    );
\y_out[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[0]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(0),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(0),
      O => p_0_out(0)
    );
\y_out[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[0]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(0),
      O => \n_0_y_out[0]_i_4__0\
    );
\y_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[1]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[1]_i_2__0\,
      O => vid_out(1)
    );
\y_out[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(1),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => \cs_reg_reg__0\(1),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[1]_i_2__0\
    );
\y_out[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[1]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(1),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(1),
      O => p_0_out(1)
    );
\y_out[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[1]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(1),
      O => \n_0_y_out[1]_i_4__0\
    );
\y_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[2]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[2]_i_2__0\,
      O => vid_out(2)
    );
\y_out[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E05550"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(2),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => \cs_reg_reg__0\(2),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[2]_i_2__0\
    );
\y_out[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[2]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(2),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(2),
      O => p_0_out(2)
    );
\y_out[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[2]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(2),
      O => \n_0_y_out[2]_i_4__0\
    );
\y_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[3]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[3]_i_2__0\,
      O => vid_out(3)
    );
\y_out[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(3),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => \cs_reg_reg__0\(3),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[3]_i_2__0\
    );
\y_out[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[3]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(3),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(3),
      O => p_0_out(3)
    );
\y_out[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[3]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(3),
      O => \n_0_y_out[3]_i_4__0\
    );
\y_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[4]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[4]_i_2__0\,
      O => vid_out(4)
    );
\y_out[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(4),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => \cs_reg_reg__0\(4),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[4]_i_2__0\
    );
\y_out[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[4]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(4),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(4),
      O => p_0_out(4)
    );
\y_out[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[4]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(4),
      O => \n_0_y_out[4]_i_4__0\
    );
\y_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[5]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[5]_i_2__0\,
      O => vid_out(5)
    );
\y_out[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(5),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => \cs_reg_reg__0\(5),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[5]_i_2__0\
    );
\y_out[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[5]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(5),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(5),
      O => p_0_out(5)
    );
\y_out[5]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[5]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(5),
      O => \n_0_y_out[5]_i_4__0\
    );
\y_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[6]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[6]_i_2__0\,
      O => vid_out(6)
    );
\y_out[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00F0A"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(6),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => \cs_reg_reg__0\(6),
      I4 => out_mux_sel(0),
      O => \n_0_y_out[6]_i_2__0\
    );
\y_out[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[6]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(6),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(6),
      O => p_0_out(6)
    );
\y_out[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[6]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(6),
      O => \n_0_y_out[6]_i_4__0\
    );
\y_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[7]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[7]_i_2__0\,
      O => vid_out(7)
    );
\y_out[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E505E500"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => p_0_out(7),
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => out_mux_sel(0),
      I4 => \cs_reg_reg__0\(7),
      O => \n_0_y_out[7]_i_2__0\
    );
\y_out[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_y_out[7]_i_4__0\,
      I1 => \n_0_y_out[7]_i_5__0\,
      I2 => I1(7),
      I3 => \n_0_y_out[7]_i_6__0\,
      I4 => I4(7),
      O => p_0_out(7)
    );
\y_out[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_byte4_reg_reg[7]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => O3(7),
      O => \n_0_y_out[7]_i_4__0\
    );
\y_out[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[5]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      O => \n_0_y_out[7]_i_5__0\
    );
\y_out[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => \n_0_current_state_reg[5]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      O => \n_0_y_out[7]_i_6__0\
    );
\y_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[8]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[8]_i_2__0\,
      O => vid_out(8)
    );
\y_out[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF55EF50"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => parity,
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => out_mux_sel(0),
      I4 => \cs_reg_reg__0\(8),
      O => \n_0_y_out[8]_i_2__0\
    );
\y_out[9]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCC0FFFFCF37F"
    )
    port map (
      I0 => level_reg,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[3]\,
      I4 => \n_0_current_state_reg[5]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_y_out[9]_i_10__0\
    );
\y_out[9]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => p_0_out(0),
      I1 => p_0_out(1),
      I2 => p_0_out(5),
      I3 => p_0_out(4),
      I4 => p_0_out(7),
      I5 => p_0_out(6),
      O => \n_0_y_out[9]_i_11__0\
    );
\y_out[9]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
    port map (
      I0 => \n_0_current_state_reg[5]\,
      I1 => \n_0_current_state_reg[4]\,
      I2 => level_reg,
      O => \n_0_y_out[9]_i_12__0\
    );
\y_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_dly_reg[9]\,
      I1 => \n_0_y_out[9]_i_2__0\,
      I2 => \n_0_y_out[9]_i_3__0\,
      O => vid_out(9)
    );
\y_out[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54550000"
    )
    port map (
      I0 => \n_0_current_state_reg[4]\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[5]\,
      I4 => \n_0_y_out[9]_i_4__0\,
      I5 => \n_0_y_out[9]_i_5__0\,
      O => \n_0_y_out[9]_i_2__0\
    );
\y_out[9]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B00AB00F"
    )
    port map (
      I0 => \n_0_y_out[9]_i_6__0\,
      I1 => parity,
      I2 => \n_0_y_out[9]_i_8__0\,
      I3 => out_mux_sel(0),
      I4 => \cs_reg_reg__0\(8),
      O => \n_0_y_out[9]_i_3__0\
    );
\y_out[9]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
    port map (
      I0 => level_reg,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[1]\,
      O => \n_0_y_out[9]_i_4__0\
    );
\y_out[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFF00F322F311"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state_reg[5]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_y_out[9]_i_5__0\
    );
\y_out[9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB8BBBBBBBBB"
    )
    port map (
      I0 => \n_0_y_out[9]_i_10__0\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[5]\,
      I5 => \n_0_current_state_reg[4]\,
      O => \n_0_y_out[9]_i_6__0\
    );
\y_out[9]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => p_0_out(2),
      I1 => p_0_out(3),
      I2 => \n_0_y_out[9]_i_11__0\,
      O => parity
    );
\y_out[9]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFD7DBFFF"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[4]\,
      I5 => \n_0_current_state_reg[5]\,
      O => \n_0_y_out[9]_i_8__0\
    );
\y_out[9]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000888020A0A000"
    )
    port map (
      I0 => \n_0_y_out[9]_i_12__0\,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[4]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state_reg[2]\,
      O => out_mux_sel(0)
    );
\y_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(0),
      Q => \^ds1b_out\(0),
      R => \<const0>\
    );
\y_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(1),
      Q => \^ds1b_out\(1),
      R => \<const0>\
    );
\y_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(2),
      Q => \^ds1b_out\(2),
      R => \<const0>\
    );
\y_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(3),
      Q => \^ds1b_out\(3),
      R => \<const0>\
    );
\y_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(4),
      Q => \^ds1b_out\(4),
      R => \<const0>\
    );
\y_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(5),
      Q => \^ds1b_out\(5),
      R => \<const0>\
    );
\y_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(6),
      Q => \^ds1b_out\(6),
      R => \<const0>\
    );
\y_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(7),
      Q => \^ds1b_out\(7),
      R => \<const0>\
    );
\y_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(8),
      Q => \^ds1b_out\(8),
      R => \<const0>\
    );
\y_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => vid_out(9),
      Q => \^ds1b_out\(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_SMPTE425_B_demux2 is
  port (
    level_b : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O5 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O9 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_0_in : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    trs_rise0 : in STD_LOGIC;
    all_ones : in STD_LOGIC;
    lvlb_drdy2 : in STD_LOGIC;
    I1 : in STD_LOGIC;
    framer_ds1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    framer_trs : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_rst_int : in STD_LOGIC;
    lvlb_drdy : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_SMPTE425_B_demux2;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_SMPTE425_B_demux2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal c0_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal c1_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^level_b\ : STD_LOGIC;
  signal lvlb_a_c : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal n_0_autodetect_trs_err_i_5 : STD_LOGIC;
  signal n_0_autodetect_trs_err_i_6 : STD_LOGIC;
  signal n_0_autodetect_trs_err_i_8 : STD_LOGIC;
  signal \n_0_c0[9]_i_1\ : STD_LOGIC;
  signal \n_0_c0_int[9]_i_1\ : STD_LOGIC;
  signal n_0_level_b_detect_i_1 : STD_LOGIC;
  signal n_0_level_b_detect_i_2 : STD_LOGIC;
  signal n_0_level_b_detect_reg : STD_LOGIC;
  signal n_0_level_b_i_1 : STD_LOGIC;
  signal \n_0_ones_reg[2]_srl3\ : STD_LOGIC;
  signal \n_0_trs_dly[4]_i_1\ : STD_LOGIC;
  signal \n_0_trs_dly[4]_i_2\ : STD_LOGIC;
  signal \n_0_trs_dly_reg[4]\ : STD_LOGIC;
  signal \n_0_y0_int_reg[0]\ : STD_LOGIC;
  signal \n_0_y0_int_reg[5]\ : STD_LOGIC;
  signal \n_0_y0_int_reg[6]\ : STD_LOGIC;
  signal ones : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal trs_rise : STD_LOGIC;
  signal trs_rise_dly : STD_LOGIC;
  signal zeros : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_rdy_3G_ff[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ds1a_int[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ds1a_int[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ds1a_int[2]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ds1a_int[3]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ds1a_int[4]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ds1a_int[5]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \ds1a_int[6]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ds1a_int[7]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ds1a_int[8]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ds1a_int[9]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ds2a_int[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \ds2a_int[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \ds2a_int[2]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \ds2a_int[3]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ds2a_int[4]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \ds2a_int[5]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ds2a_int[6]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \ds2a_int[7]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \ds2a_int[8]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \ds2a_int[9]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of lvlb_drdy_i_1 : label is "soft_lutpair403";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ones_reg[2]_srl3\ : label is "inst/\SDIRXTOP/BDMUX/ones_reg ";
  attribute srl_name : string;
  attribute srl_name of \ones_reg[2]_srl3\ : label is "inst/\SDIRXTOP/BDMUX/ones_reg[2]_srl3 ";
begin
  O4 <= \^o4\;
  level_b <= \^level_b\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
autodetect_trs_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28828228AAAAAAAA"
    )
    port map (
      I0 => n_0_autodetect_trs_err_i_5,
      I1 => p_1_in,
      I2 => p_3_in,
      I3 => \n_0_y0_int_reg[5]\,
      I4 => \n_0_y0_int_reg[6]\,
      I5 => n_0_autodetect_trs_err_i_6,
      O => O6
    );
autodetect_trs_err_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_y0_int_reg[6]\,
      I1 => p_0_in_0(1),
      I2 => \n_0_trs_dly_reg[4]\,
      O => n_0_autodetect_trs_err_i_5
    );
autodetect_trs_err_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4128284100000000"
    )
    port map (
      I0 => \n_0_y0_int_reg[5]\,
      I1 => p_1_in,
      I2 => p_4_in,
      I3 => p_5_in,
      I4 => \n_0_y0_int_reg[6]\,
      I5 => n_0_autodetect_trs_err_i_8,
      O => n_0_autodetect_trs_err_i_6
    );
autodetect_trs_err_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040004000004"
    )
    port map (
      I0 => \n_0_y0_int_reg[0]\,
      I1 => p_6_in,
      I2 => p_7_in,
      I3 => p_2_in,
      I4 => p_3_in,
      I5 => \n_0_y0_int_reg[5]\,
      O => n_0_autodetect_trs_err_i_8
    );
\c0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in,
      I1 => lvlb_drdy,
      O => \n_0_c0[9]_i_1\
    );
\c0_int[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_0_in,
      I1 => lvlb_drdy,
      O => \n_0_c0_int[9]_i_1\
    );
\c0_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(0),
      Q => c0_int(0),
      R => \<const0>\
    );
\c0_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(1),
      Q => c0_int(1),
      R => \<const0>\
    );
\c0_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(2),
      Q => c0_int(2),
      R => \<const0>\
    );
\c0_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(3),
      Q => c0_int(3),
      R => \<const0>\
    );
\c0_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(4),
      Q => c0_int(4),
      R => \<const0>\
    );
\c0_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(5),
      Q => c0_int(5),
      R => \<const0>\
    );
\c0_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(6),
      Q => c0_int(6),
      R => \<const0>\
    );
\c0_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(7),
      Q => c0_int(7),
      R => \<const0>\
    );
\c0_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(8),
      Q => c0_int(8),
      R => \<const0>\
    );
\c0_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => framer_ds1(9),
      Q => c0_int(9),
      R => \<const0>\
    );
\c0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(0),
      Q => lvlb_a_c(0),
      R => \<const0>\
    );
\c0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(1),
      Q => lvlb_a_c(1),
      R => \<const0>\
    );
\c0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(2),
      Q => lvlb_a_c(2),
      R => \<const0>\
    );
\c0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(3),
      Q => lvlb_a_c(3),
      R => \<const0>\
    );
\c0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(4),
      Q => lvlb_a_c(4),
      R => \<const0>\
    );
\c0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(5),
      Q => lvlb_a_c(5),
      R => \<const0>\
    );
\c0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(6),
      Q => lvlb_a_c(6),
      R => \<const0>\
    );
\c0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(7),
      Q => lvlb_a_c(7),
      R => \<const0>\
    );
\c0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(8),
      Q => lvlb_a_c(8),
      R => \<const0>\
    );
\c0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c0_int(9),
      Q => lvlb_a_c(9),
      R => \<const0>\
    );
\c1_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(0),
      Q => c1_int(0),
      R => \<const0>\
    );
\c1_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(1),
      Q => c1_int(1),
      R => \<const0>\
    );
\c1_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(2),
      Q => c1_int(2),
      R => \<const0>\
    );
\c1_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(3),
      Q => c1_int(3),
      R => \<const0>\
    );
\c1_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(4),
      Q => c1_int(4),
      R => \<const0>\
    );
\c1_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(5),
      Q => c1_int(5),
      R => \<const0>\
    );
\c1_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(6),
      Q => c1_int(6),
      R => \<const0>\
    );
\c1_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(7),
      Q => c1_int(7),
      R => \<const0>\
    );
\c1_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(8),
      Q => c1_int(8),
      R => \<const0>\
    );
\c1_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0_int[9]_i_1\,
      D => I2(9),
      Q => c1_int(9),
      R => \<const0>\
    );
\c1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(0),
      Q => Q(0),
      R => \<const0>\
    );
\c1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(1),
      Q => Q(1),
      R => \<const0>\
    );
\c1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(2),
      Q => Q(2),
      R => \<const0>\
    );
\c1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(3),
      Q => Q(3),
      R => \<const0>\
    );
\c1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(4),
      Q => Q(4),
      R => \<const0>\
    );
\c1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(5),
      Q => Q(5),
      R => \<const0>\
    );
\c1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(6),
      Q => Q(6),
      R => \<const0>\
    );
\c1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(7),
      Q => Q(7),
      R => \<const0>\
    );
\c1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(8),
      Q => Q(8),
      R => \<const0>\
    );
\c1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => c1_int(9),
      Q => Q(9),
      R => \<const0>\
    );
\dout_rdy_3G_ff[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => trs_rise_dly,
      I2 => trs_rise,
      I3 => lvlb_drdy2,
      O => O7
    );
\ds1a_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_y0_int_reg[0]\,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(0),
      O => D(0)
    );
\ds1a_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_7_in,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(1),
      O => D(1)
    );
\ds1a_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_4_in,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(2),
      O => D(2)
    );
\ds1a_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_3_in,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(3),
      O => D(3)
    );
\ds1a_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_2_in,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(4),
      O => D(4)
    );
\ds1a_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_y0_int_reg[5]\,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(5),
      O => D(5)
    );
\ds1a_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_y0_int_reg[6]\,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(6),
      O => D(6)
    );
\ds1a_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_5_in,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(7),
      O => D(7)
    );
\ds1a_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_1_in,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(8),
      O => D(8)
    );
\ds1a_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_6_in,
      I1 => lvlb_drdy2,
      I2 => framer_ds1(9),
      O => D(9)
    );
\ds2a_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(0),
      I1 => lvlb_drdy2,
      I2 => I2(0),
      O => O5(0)
    );
\ds2a_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(1),
      I1 => lvlb_drdy2,
      I2 => I2(1),
      O => O5(1)
    );
\ds2a_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(2),
      I1 => lvlb_drdy2,
      I2 => I2(2),
      O => O5(2)
    );
\ds2a_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(3),
      I1 => lvlb_drdy2,
      I2 => I2(3),
      O => O5(3)
    );
\ds2a_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(4),
      I1 => lvlb_drdy2,
      I2 => I2(4),
      O => O5(4)
    );
\ds2a_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(5),
      I1 => lvlb_drdy2,
      I2 => I2(5),
      O => O5(5)
    );
\ds2a_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(6),
      I1 => lvlb_drdy2,
      I2 => I2(6),
      O => O5(6)
    );
\ds2a_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(7),
      I1 => lvlb_drdy2,
      I2 => I2(7),
      O => O5(7)
    );
\ds2a_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(8),
      I1 => lvlb_drdy2,
      I2 => I2(8),
      O => O5(8)
    );
\ds2a_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => lvlb_a_c(9),
      I1 => lvlb_drdy2,
      I2 => I2(9),
      O => O5(9)
    );
eav_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080008000800"
    )
    port map (
      I0 => \n_0_y0_int_reg[6]\,
      I1 => p_0_in_0(1),
      I2 => \n_0_trs_dly_reg[4]\,
      I3 => lvlb_drdy2,
      I4 => I1,
      I5 => framer_ds1(6),
      O => O1
    );
level_b_detect_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
    port map (
      I0 => I3(0),
      I1 => n_0_level_b_detect_i_2,
      I2 => p_0_in,
      I3 => lvlb_drdy,
      I4 => n_0_level_b_detect_reg,
      O => n_0_level_b_detect_i_1
    );
level_b_detect_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => ones(4),
      I1 => zeros(2),
      I2 => zeros(1),
      I3 => ones(3),
      I4 => zeros(0),
      O => n_0_level_b_detect_i_2
    );
level_b_detect_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_level_b_detect_i_1,
      Q => n_0_level_b_detect_reg,
      R => \<const0>\
    );
level_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
    port map (
      I0 => n_0_level_b_detect_reg,
      I1 => lvlb_drdy,
      I2 => p_0_in,
      I3 => p_0_in_0(0),
      I4 => p_0_in2_in,
      I5 => \^level_b\,
      O => n_0_level_b_i_1
    );
level_b_reg: unisim.vcomponents.FDRE
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_level_b_i_1,
      Q => \^level_b\,
      R => \<const0>\
    );
lvlb_drdy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => trs_rise_dly,
      I2 => trs_rise,
      I3 => lvlb_drdy2,
      O => O8
    );
\ones_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const0>\,
      A3 => \<const0>\,
      CE => p_0_in,
      CLK => rx_usrclk,
      D => all_ones,
      Q => \n_0_ones_reg[2]_srl3\
    );
\ones_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_ones_reg[2]_srl3\,
      Q => ones(3),
      R => \<const0>\
    );
\ones_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => ones(3),
      Q => ones(4),
      R => \<const0>\
    );
sav_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
    port map (
      I0 => \n_0_y0_int_reg[6]\,
      I1 => p_0_in_0(1),
      I2 => \n_0_trs_dly_reg[4]\,
      I3 => lvlb_drdy2,
      I4 => I1,
      I5 => framer_ds1(6),
      O => O2
    );
\trs_dly[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in,
      I1 => rx_rst_int,
      O => \n_0_trs_dly[4]_i_1\
    );
\trs_dly[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
    port map (
      I0 => rx_rst_int,
      I1 => lvlb_drdy,
      I2 => p_0_in,
      O => \n_0_trs_dly[4]_i_2\
    );
\trs_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_trs_dly[4]_i_2\,
      D => framer_trs,
      Q => \^o4\,
      R => \n_0_trs_dly[4]_i_1\
    );
\trs_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_trs_dly[4]_i_2\,
      D => \^o4\,
      Q => p_0_in2_in,
      R => \n_0_trs_dly[4]_i_1\
    );
\trs_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_trs_dly[4]_i_2\,
      D => p_0_in2_in,
      Q => p_0_in_0(0),
      R => \n_0_trs_dly[4]_i_1\
    );
\trs_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_trs_dly[4]_i_2\,
      D => p_0_in_0(0),
      Q => p_0_in_0(1),
      R => \n_0_trs_dly[4]_i_1\
    );
\trs_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_trs_dly[4]_i_2\,
      D => p_0_in_0(1),
      Q => \n_0_trs_dly_reg[4]\,
      R => \n_0_trs_dly[4]_i_1\
    );
trs_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
    port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in2_in,
      I2 => \^o4\,
      I3 => lvlb_drdy2,
      I4 => framer_trs,
      O => O3
    );
trs_rise_dly_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => trs_rise,
      Q => trs_rise_dly,
      R => \<const0>\
    );
trs_rise_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => trs_rise0,
      Q => trs_rise,
      R => \<const0>\
    );
\y0_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(0),
      Q => \n_0_y0_int_reg[0]\,
      R => \<const0>\
    );
\y0_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(1),
      Q => p_7_in,
      R => \<const0>\
    );
\y0_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(2),
      Q => p_4_in,
      R => \<const0>\
    );
\y0_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(3),
      Q => p_3_in,
      R => \<const0>\
    );
\y0_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(4),
      Q => p_2_in,
      R => \<const0>\
    );
\y0_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(5),
      Q => \n_0_y0_int_reg[5]\,
      R => \<const0>\
    );
\y0_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(6),
      Q => \n_0_y0_int_reg[6]\,
      R => \<const0>\
    );
\y0_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(7),
      Q => p_5_in,
      R => \<const0>\
    );
\y0_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(8),
      Q => p_1_in,
      R => \<const0>\
    );
\y0_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => framer_ds1(9),
      Q => p_6_in,
      R => \<const0>\
    );
\y1_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(0),
      Q => O9(0),
      R => \<const0>\
    );
\y1_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(1),
      Q => O9(1),
      R => \<const0>\
    );
\y1_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(2),
      Q => O9(2),
      R => \<const0>\
    );
\y1_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(3),
      Q => O9(3),
      R => \<const0>\
    );
\y1_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(4),
      Q => O9(4),
      R => \<const0>\
    );
\y1_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(5),
      Q => O9(5),
      R => \<const0>\
    );
\y1_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(6),
      Q => O9(6),
      R => \<const0>\
    );
\y1_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(7),
      Q => O9(7),
      R => \<const0>\
    );
\y1_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(8),
      Q => O9(8),
      R => \<const0>\
    );
\y1_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_c0[9]_i_1\,
      D => I2(9),
      Q => O9(9),
      R => \<const0>\
    );
\zeros_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(0),
      Q => zeros(0),
      R => \<const0>\
    );
\zeros_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => zeros(0),
      Q => zeros(1),
      R => \<const0>\
    );
\zeros_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => zeros(1),
      Q => zeros(2),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_anc_rx is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    anc_edh_local : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_edh_packet : in STD_LOGIC;
    I1 : in STD_LOGIC;
    dec_vid : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_rst_int : in STD_LOGIC;
    dec_edh_next : in STD_LOGIC;
    dec_anc_next : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    dec_locked : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_anc_rx;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_anc_rx is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^anc_edh_local\ : STD_LOGIC;
  signal anc_edh_local0_out : STD_LOGIC;
  signal checksum_err23_in : STD_LOGIC;
  signal \checksum_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal n_0_anc_edh_local_i_1 : STD_LOGIC;
  signal n_0_anc_edh_local_i_10 : STD_LOGIC;
  signal n_0_anc_edh_local_i_3 : STD_LOGIC;
  signal n_0_anc_edh_local_i_4 : STD_LOGIC;
  signal n_0_anc_edh_local_i_5 : STD_LOGIC;
  signal n_0_anc_edh_local_i_6 : STD_LOGIC;
  signal n_0_anc_edh_local_i_9 : STD_LOGIC;
  signal \n_0_checksum[3]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_3\ : STD_LOGIC;
  signal \n_0_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_3\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_5\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_6\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_current_state_reg[3]\ : STD_LOGIC;
  signal n_0_enable_i_1 : STD_LOGIC;
  signal n_0_enable_reg : STD_LOGIC;
  signal \n_0_udw_cntr[2]_i_2\ : STD_LOGIC;
  signal \n_0_udw_cntr[3]_i_2\ : STD_LOGIC;
  signal \n_0_udw_cntr[4]_i_2\ : STD_LOGIC;
  signal \n_0_udw_cntr[5]_i_2\ : STD_LOGIC;
  signal \n_0_udw_cntr[6]_i_2\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_2\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_1_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal n_2_anc_edh_local_reg_i_7 : STD_LOGIC;
  signal \n_2_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal n_3_anc_edh_local_reg_i_7 : STD_LOGIC;
  signal \n_3_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal udw_cntr0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \udw_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_anc_edh_local_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_anc_edh_local_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of anc_edh_local_i_2 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of anc_edh_local_i_3 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of anc_edh_local_i_4 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of anc_edh_local_i_6 : label is "soft_lutpair299";
  attribute counter : integer;
  attribute counter of \checksum_reg[0]\ : label is 21;
  attribute counter of \checksum_reg[1]\ : label is 21;
  attribute counter of \checksum_reg[2]\ : label is 21;
  attribute counter of \checksum_reg[3]\ : label is 21;
  attribute counter of \checksum_reg[4]\ : label is 21;
  attribute counter of \checksum_reg[5]\ : label is 21;
  attribute counter of \checksum_reg[6]\ : label is 21;
  attribute counter of \checksum_reg[7]\ : label is 21;
  attribute counter of \checksum_reg[8]\ : label is 21;
  attribute SOFT_HLUTNM of \current_state[3]_i_5\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \udw_cntr[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \udw_cntr[3]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \udw_cntr[7]_i_3\ : label is "soft_lutpair298";
  attribute counter of \udw_cntr_reg[0]\ : label is 20;
  attribute counter of \udw_cntr_reg[1]\ : label is 20;
  attribute counter of \udw_cntr_reg[2]\ : label is 20;
  attribute counter of \udw_cntr_reg[3]\ : label is 20;
  attribute counter of \udw_cntr_reg[4]\ : label is 20;
  attribute counter of \udw_cntr_reg[5]\ : label is 20;
  attribute counter of \udw_cntr_reg[6]\ : label is 20;
  attribute counter of \udw_cntr_reg[7]\ : label is 20;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  anc_edh_local <= \^anc_edh_local\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
anc_edh_local_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0EEEEEEEEE"
    )
    port map (
      I0 => \^anc_edh_local\,
      I1 => anc_edh_local0_out,
      I2 => rx_rst_int,
      I3 => n_0_anc_edh_local_i_3,
      I4 => n_0_anc_edh_local_i_4,
      I5 => \out\(0),
      O => n_0_anc_edh_local_i_1
    );
anc_edh_local_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \checksum_reg__0\(2),
      I1 => dec_vid(2),
      I2 => dec_vid(0),
      I3 => \checksum_reg__0\(0),
      I4 => dec_vid(1),
      I5 => \checksum_reg__0\(1),
      O => n_0_anc_edh_local_i_10
    );
anc_edh_local_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
    port map (
      I0 => \out\(0),
      I1 => n_0_anc_edh_local_i_5,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => n_0_anc_edh_local_i_6,
      O => anc_edh_local0_out
    );
anc_edh_local_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[3]\,
      O => n_0_anc_edh_local_i_3
    );
anc_edh_local_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state_reg[0]\,
      O => n_0_anc_edh_local_i_4
    );
anc_edh_local_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000009F"
    )
    port map (
      I0 => dec_vid(9),
      I1 => \^q\(2),
      I2 => checksum_err23_in,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => n_0_anc_edh_local_i_3,
      O => n_0_anc_edh_local_i_5
    );
anc_edh_local_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => I2,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      O => n_0_anc_edh_local_i_6
    );
anc_edh_local_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \checksum_reg__0\(3),
      I1 => dec_vid(3),
      I2 => dec_vid(4),
      I3 => \checksum_reg__0\(4),
      I4 => dec_vid(5),
      I5 => \checksum_reg__0\(5),
      O => n_0_anc_edh_local_i_9
    );
anc_edh_local_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_anc_edh_local_i_1,
      Q => \^anc_edh_local\,
      R => \<const0>\
    );
anc_edh_local_reg_i_7: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => NLW_anc_edh_local_reg_i_7_CO_UNCONNECTED(3),
      CO(2) => checksum_err23_in,
      CO(1) => n_2_anc_edh_local_reg_i_7,
      CO(0) => n_3_anc_edh_local_reg_i_7,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_anc_edh_local_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => S(0),
      S(1) => n_0_anc_edh_local_i_9,
      S(0) => n_0_anc_edh_local_i_10
    );
\checksum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(3),
      I1 => dec_vid(3),
      O => \n_0_checksum[3]_i_2\
    );
\checksum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(2),
      I1 => dec_vid(2),
      O => \n_0_checksum[3]_i_3\
    );
\checksum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(1),
      I1 => dec_vid(1),
      O => \n_0_checksum[3]_i_4\
    );
\checksum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(0),
      I1 => dec_vid(0),
      O => \n_0_checksum[3]_i_5\
    );
\checksum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(1),
      I1 => dec_vid(7),
      O => \n_0_checksum[7]_i_2\
    );
\checksum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => dec_vid(6),
      O => \n_0_checksum[7]_i_3\
    );
\checksum[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(5),
      I1 => dec_vid(5),
      O => \n_0_checksum[7]_i_4\
    );
\checksum[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(4),
      I1 => dec_vid(4),
      O => \n_0_checksum[7]_i_5\
    );
\checksum[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000080"
    )
    port map (
      I0 => \out\(0),
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => rx_rst_int,
      O => \n_0_checksum[8]_i_1__2\
    );
\checksum[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(2),
      I1 => dec_vid(8),
      O => \n_0_checksum[8]_i_3\
    );
\checksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(0),
      Q => \checksum_reg__0\(0),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(1),
      Q => \checksum_reg__0\(1),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(2),
      Q => \checksum_reg__0\(2),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(3),
      Q => \checksum_reg__0\(3),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_checksum_reg[3]_i_1\,
      CO(2) => \n_1_checksum_reg[3]_i_1\,
      CO(1) => \n_2_checksum_reg[3]_i_1\,
      CO(0) => \n_3_checksum_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \checksum_reg__0\(3 downto 0),
      O(3 downto 0) => \p_0_in__1\(3 downto 0),
      S(3) => \n_0_checksum[3]_i_2\,
      S(2) => \n_0_checksum[3]_i_3\,
      S(1) => \n_0_checksum[3]_i_4\,
      S(0) => \n_0_checksum[3]_i_5\
    );
\checksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(4),
      Q => \checksum_reg__0\(4),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(5),
      Q => \checksum_reg__0\(5),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(6),
      Q => \^q\(0),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(7),
      Q => \^q\(1),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[3]_i_1\,
      CO(3) => \n_0_checksum_reg[7]_i_1\,
      CO(2) => \n_1_checksum_reg[7]_i_1\,
      CO(1) => \n_2_checksum_reg[7]_i_1\,
      CO(0) => \n_3_checksum_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 2) => \^q\(1 downto 0),
      DI(1 downto 0) => \checksum_reg__0\(5 downto 4),
      O(3 downto 0) => \p_0_in__1\(7 downto 4),
      S(3) => \n_0_checksum[7]_i_2\,
      S(2) => \n_0_checksum[7]_i_3\,
      S(1) => \n_0_checksum[7]_i_4\,
      S(0) => \n_0_checksum[7]_i_5\
    );
\checksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__1\(8),
      Q => \^q\(2),
      R => \n_0_checksum[8]_i_1__2\
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__1\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_checksum[8]_i_3\
    );
\current_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
    port map (
      I0 => tx_edh_packet,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[0]_i_2__0\,
      O => next_state(0)
    );
\current_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80CFFFFA80C0000"
    )
    port map (
      I0 => \n_0_current_state[3]_i_6\,
      I1 => I2,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state[0]_i_3__0\,
      O => \n_0_current_state[0]_i_2__0\
    );
\current_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEAAAA"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => tx_edh_packet,
      I2 => dec_edh_next,
      I3 => dec_anc_next,
      I4 => n_0_enable_reg,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[0]_i_3__0\
    );
\current_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300030BB30FF3000"
    )
    port map (
      I0 => tx_edh_packet,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state[1]_i_2\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state_reg[0]\,
      O => next_state(1)
    );
\current_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA08200C300000"
    )
    port map (
      I0 => \n_0_current_state[3]_i_6\,
      I1 => I1,
      I2 => dec_vid(9),
      I3 => dec_vid(8),
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[1]_i_2\
    );
\current_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100054445000"
    )
    port map (
      I0 => \n_0_current_state_reg[3]\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => I2,
      I5 => \n_0_current_state[3]_i_3\,
      O => next_state(2)
    );
\current_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000A800"
    )
    port map (
      I0 => \n_0_current_state[3]_i_3\,
      I1 => I2,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[3]_i_5\,
      O => next_state(3)
    );
\current_state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state[3]_i_6\,
      O => \n_0_current_state[3]_i_3\
    );
\current_state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006F0060"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state[3]_i_8__0\,
      O => \n_0_current_state[3]_i_5\
    );
\current_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAAFFFFFFFF"
    )
    port map (
      I0 => \udw_cntr_reg__0\(7),
      I1 => dec_vid(7),
      I2 => dec_vid(6),
      I3 => \n_0_udw_cntr[7]_i_3\,
      I4 => \udw_cntr_reg__0\(6),
      I5 => \n_0_udw_cntr[7]_i_2\,
      O => \n_0_current_state[3]_i_6\
    );
\current_state[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040004040"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => n_0_enable_reg,
      I2 => tx_edh_packet,
      I3 => dec_edh_next,
      I4 => dec_anc_next,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[3]_i_8__0\
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => next_state(0),
      Q => \n_0_current_state_reg[0]\,
      R => I10(0)
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => next_state(1),
      Q => \n_0_current_state_reg[1]\,
      R => I10(0)
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => next_state(2),
      Q => \n_0_current_state_reg[2]\,
      R => I10(0)
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => next_state(3),
      Q => \n_0_current_state_reg[3]\,
      R => I10(0)
    );
enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AEA"
    )
    port map (
      I0 => n_0_enable_reg,
      I1 => dec_locked,
      I2 => \out\(0),
      I3 => rx_rst_int,
      O => n_0_enable_i_1
    );
enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_enable_i_1,
      Q => n_0_enable_reg,
      R => \<const0>\
    );
\udw_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555557555"
    )
    port map (
      I0 => \udw_cntr_reg__0\(0),
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => dec_vid(0),
      O => udw_cntr0(0)
    );
\udw_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
    port map (
      I0 => \udw_cntr_reg__0\(1),
      I1 => dec_vid(1),
      I2 => \udw_cntr_reg__0\(0),
      I3 => \n_0_udw_cntr[7]_i_3\,
      I4 => dec_vid(0),
      O => udw_cntr0(1)
    );
\udw_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA051111FA05"
    )
    port map (
      I0 => \n_0_udw_cntr[2]_i_2\,
      I1 => dec_vid(1),
      I2 => \udw_cntr_reg__0\(1),
      I3 => \udw_cntr_reg__0\(2),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(2),
      O => udw_cntr0(2)
    );
\udw_cntr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
    port map (
      I0 => dec_vid(0),
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \udw_cntr_reg__0\(0),
      O => \n_0_udw_cntr[2]_i_2\
    );
\udw_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(2),
      I1 => \udw_cntr_reg__0\(2),
      I2 => \n_0_udw_cntr[3]_i_2\,
      I3 => \udw_cntr_reg__0\(3),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(3),
      O => udw_cntr0(3)
    );
\udw_cntr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
    port map (
      I0 => \udw_cntr_reg__0\(1),
      I1 => dec_vid(1),
      I2 => \udw_cntr_reg__0\(0),
      I3 => \n_0_udw_cntr[7]_i_3\,
      I4 => dec_vid(0),
      O => \n_0_udw_cntr[3]_i_2\
    );
\udw_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(3),
      I1 => \udw_cntr_reg__0\(3),
      I2 => \n_0_udw_cntr[4]_i_2\,
      I3 => \udw_cntr_reg__0\(4),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(4),
      O => udw_cntr0(4)
    );
\udw_cntr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
    port map (
      I0 => \n_0_udw_cntr[2]_i_2\,
      I1 => dec_vid(1),
      I2 => \udw_cntr_reg__0\(1),
      I3 => \udw_cntr_reg__0\(2),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(2),
      O => \n_0_udw_cntr[4]_i_2\
    );
\udw_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(4),
      I1 => \udw_cntr_reg__0\(4),
      I2 => \n_0_udw_cntr[5]_i_2\,
      I3 => \udw_cntr_reg__0\(5),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(5),
      O => udw_cntr0(5)
    );
\udw_cntr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
    port map (
      I0 => dec_vid(2),
      I1 => \udw_cntr_reg__0\(2),
      I2 => \n_0_udw_cntr[3]_i_2\,
      I3 => \udw_cntr_reg__0\(3),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(3),
      O => \n_0_udw_cntr[5]_i_2\
    );
\udw_cntr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(5),
      I1 => \udw_cntr_reg__0\(5),
      I2 => \n_0_udw_cntr[6]_i_2\,
      I3 => \udw_cntr_reg__0\(6),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(6),
      O => udw_cntr0(6)
    );
\udw_cntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
    port map (
      I0 => dec_vid(3),
      I1 => \udw_cntr_reg__0\(3),
      I2 => \n_0_udw_cntr[4]_i_2\,
      I3 => \udw_cntr_reg__0\(4),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(4),
      O => \n_0_udw_cntr[6]_i_2\
    );
\udw_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(6),
      I1 => \udw_cntr_reg__0\(6),
      I2 => \n_0_udw_cntr[7]_i_2\,
      I3 => \udw_cntr_reg__0\(7),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(7),
      O => udw_cntr0(7)
    );
\udw_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
    port map (
      I0 => dec_vid(4),
      I1 => \udw_cntr_reg__0\(4),
      I2 => \n_0_udw_cntr[5]_i_2\,
      I3 => \udw_cntr_reg__0\(5),
      I4 => \n_0_udw_cntr[7]_i_3\,
      I5 => dec_vid(5),
      O => \n_0_udw_cntr[7]_i_2\
    );
\udw_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_current_state_reg[3]\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[0]\,
      O => \n_0_udw_cntr[7]_i_3\
    );
\udw_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(0),
      Q => \udw_cntr_reg__0\(0),
      R => I10(0)
    );
\udw_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(1),
      Q => \udw_cntr_reg__0\(1),
      R => I10(0)
    );
\udw_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(2),
      Q => \udw_cntr_reg__0\(2),
      R => I10(0)
    );
\udw_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(3),
      Q => \udw_cntr_reg__0\(3),
      R => I10(0)
    );
\udw_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(4),
      Q => \udw_cntr_reg__0\(4),
      R => I10(0)
    );
\udw_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(5),
      Q => \udw_cntr_reg__0\(5),
      R => I10(0)
    );
\udw_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(6),
      Q => \udw_cntr_reg__0\(6),
      R => I10(0)
    );
\udw_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => udw_cntr0(7),
      Q => \udw_cntr_reg__0\(7),
      R => I10(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_anc_rx_13 is
  port (
    anc_edh_local : out STD_LOGIC;
    tx_edh_packet : in STD_LOGIC;
    I1 : in STD_LOGIC;
    dec_vid : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_edh_next : in STD_LOGIC;
    dec_anc_next : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC;
    dec_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_anc_rx_13 : entity is "v_smpte_sdi_v3_0_anc_rx";
end smpte_sdiv_smpte_sdi_v3_0_anc_rx_13;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_anc_rx_13 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^anc_edh_local\ : STD_LOGIC;
  signal anc_edh_local0_out : STD_LOGIC;
  signal checksum_err23_in : STD_LOGIC;
  signal checksum_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \n_0_anc_edh_local_i_10__0\ : STD_LOGIC;
  signal \n_0_anc_edh_local_i_1__0\ : STD_LOGIC;
  signal \n_0_anc_edh_local_i_3__0\ : STD_LOGIC;
  signal \n_0_anc_edh_local_i_4__0\ : STD_LOGIC;
  signal \n_0_anc_edh_local_i_5__0\ : STD_LOGIC;
  signal \n_0_anc_edh_local_i_6__0\ : STD_LOGIC;
  signal \n_0_anc_edh_local_i_8__0\ : STD_LOGIC;
  signal \n_0_anc_edh_local_i_9__0\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_3\ : STD_LOGIC;
  signal \n_0_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_2__3\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_3__2\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_3__2\ : STD_LOGIC;
  signal \n_0_current_state[3]_i_4__2\ : STD_LOGIC;
  signal \n_0_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_enable_i_1__0\ : STD_LOGIC;
  signal n_0_enable_reg : STD_LOGIC;
  signal \n_0_udw_cntr[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_udw_cntr[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_udw_cntr[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_udw_cntr[5]_i_2__2\ : STD_LOGIC;
  signal \n_0_udw_cntr[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_udw_cntr[7]_i_3__2\ : STD_LOGIC;
  signal \n_1_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_anc_edh_local_reg_i_7__0\ : STD_LOGIC;
  signal \n_2_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_anc_edh_local_reg_i_7__0\ : STD_LOGIC;
  signal \n_3_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal udw_cntr0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal udw_cntr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_anc_edh_local_reg_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_anc_edh_local_reg_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \anc_edh_local_i_2__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \anc_edh_local_i_3__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \anc_edh_local_i_4__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \anc_edh_local_i_6__0\ : label is "soft_lutpair77";
  attribute counter : integer;
  attribute counter of \checksum_reg[0]\ : label is 32;
  attribute counter of \checksum_reg[1]\ : label is 32;
  attribute counter of \checksum_reg[2]\ : label is 32;
  attribute counter of \checksum_reg[3]\ : label is 32;
  attribute counter of \checksum_reg[4]\ : label is 32;
  attribute counter of \checksum_reg[5]\ : label is 32;
  attribute counter of \checksum_reg[6]\ : label is 32;
  attribute counter of \checksum_reg[7]\ : label is 32;
  attribute counter of \checksum_reg[8]\ : label is 32;
  attribute SOFT_HLUTNM of \current_state[3]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \udw_cntr[1]_i_1__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \udw_cntr[3]_i_2__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \udw_cntr[7]_i_3__2\ : label is "soft_lutpair76";
  attribute counter of \udw_cntr_reg[0]\ : label is 31;
  attribute counter of \udw_cntr_reg[1]\ : label is 31;
  attribute counter of \udw_cntr_reg[2]\ : label is 31;
  attribute counter of \udw_cntr_reg[3]\ : label is 31;
  attribute counter of \udw_cntr_reg[4]\ : label is 31;
  attribute counter of \udw_cntr_reg[5]\ : label is 31;
  attribute counter of \udw_cntr_reg[6]\ : label is 31;
  attribute counter of \udw_cntr_reg[7]\ : label is 31;
begin
  anc_edh_local <= \^anc_edh_local\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\anc_edh_local_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => checksum_reg(1),
      I1 => dec_vid(1),
      I2 => dec_vid(2),
      I3 => checksum_reg(2),
      I4 => dec_vid(0),
      I5 => checksum_reg(0),
      O => \n_0_anc_edh_local_i_10__0\
    );
\anc_edh_local_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E0EEEEEEEEE"
    )
    port map (
      I0 => \^anc_edh_local\,
      I1 => anc_edh_local0_out,
      I2 => I20(0),
      I3 => \n_0_anc_edh_local_i_3__0\,
      I4 => \n_0_anc_edh_local_i_4__0\,
      I5 => tx_ce(0),
      O => \n_0_anc_edh_local_i_1__0\
    );
\anc_edh_local_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A888888"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \n_0_anc_edh_local_i_5__0\,
      I2 => \n_0_current_state_reg[3]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_anc_edh_local_i_6__0\,
      O => anc_edh_local0_out
    );
\anc_edh_local_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[3]\,
      O => \n_0_anc_edh_local_i_3__0\
    );
\anc_edh_local_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state_reg[0]\,
      O => \n_0_anc_edh_local_i_4__0\
    );
\anc_edh_local_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000009F"
    )
    port map (
      I0 => dec_vid(9),
      I1 => checksum_reg(8),
      I2 => checksum_err23_in,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_anc_edh_local_i_3__0\,
      O => \n_0_anc_edh_local_i_5__0\
    );
\anc_edh_local_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => I2,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      O => \n_0_anc_edh_local_i_6__0\
    );
\anc_edh_local_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => checksum_reg(8),
      I1 => dec_vid(8),
      I2 => dec_vid(6),
      I3 => checksum_reg(6),
      I4 => dec_vid(7),
      I5 => checksum_reg(7),
      O => \n_0_anc_edh_local_i_8__0\
    );
\anc_edh_local_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => checksum_reg(5),
      I1 => dec_vid(5),
      I2 => dec_vid(3),
      I3 => checksum_reg(3),
      I4 => dec_vid(4),
      I5 => checksum_reg(4),
      O => \n_0_anc_edh_local_i_9__0\
    );
anc_edh_local_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_anc_edh_local_i_1__0\,
      Q => \^anc_edh_local\,
      R => \<const0>\
    );
\anc_edh_local_reg_i_7__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_anc_edh_local_reg_i_7__0_CO_UNCONNECTED\(3),
      CO(2) => checksum_err23_in,
      CO(1) => \n_2_anc_edh_local_reg_i_7__0\,
      CO(0) => \n_3_anc_edh_local_reg_i_7__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_anc_edh_local_reg_i_7__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_anc_edh_local_i_8__0\,
      S(1) => \n_0_anc_edh_local_i_9__0\,
      S(0) => \n_0_anc_edh_local_i_10__0\
    );
\checksum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(3),
      I1 => dec_vid(3),
      O => \n_0_checksum[3]_i_2\
    );
\checksum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(2),
      I1 => dec_vid(2),
      O => \n_0_checksum[3]_i_3\
    );
\checksum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(1),
      I1 => dec_vid(1),
      O => \n_0_checksum[3]_i_4\
    );
\checksum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(0),
      I1 => dec_vid(0),
      O => \n_0_checksum[3]_i_5\
    );
\checksum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(7),
      I1 => dec_vid(7),
      O => \n_0_checksum[7]_i_2\
    );
\checksum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(6),
      I1 => dec_vid(6),
      O => \n_0_checksum[7]_i_3\
    );
\checksum[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(5),
      I1 => dec_vid(5),
      O => \n_0_checksum[7]_i_4\
    );
\checksum[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(4),
      I1 => dec_vid(4),
      O => \n_0_checksum[7]_i_5\
    );
\checksum[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000080"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => I20(0),
      O => \n_0_checksum[8]_i_1__5\
    );
\checksum[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => checksum_reg(8),
      I1 => dec_vid(8),
      O => \n_0_checksum[8]_i_3\
    );
\checksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(0),
      Q => checksum_reg(0),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(1),
      Q => checksum_reg(1),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(2),
      Q => checksum_reg(2),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(3),
      Q => checksum_reg(3),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_checksum_reg[3]_i_1\,
      CO(2) => \n_1_checksum_reg[3]_i_1\,
      CO(1) => \n_2_checksum_reg[3]_i_1\,
      CO(0) => \n_3_checksum_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => checksum_reg(3 downto 0),
      O(3 downto 0) => \p_0_in__4\(3 downto 0),
      S(3) => \n_0_checksum[3]_i_2\,
      S(2) => \n_0_checksum[3]_i_3\,
      S(1) => \n_0_checksum[3]_i_4\,
      S(0) => \n_0_checksum[3]_i_5\
    );
\checksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(4),
      Q => checksum_reg(4),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(5),
      Q => checksum_reg(5),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(6),
      Q => checksum_reg(6),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(7),
      Q => checksum_reg(7),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[3]_i_1\,
      CO(3) => \n_0_checksum_reg[7]_i_1\,
      CO(2) => \n_1_checksum_reg[7]_i_1\,
      CO(1) => \n_2_checksum_reg[7]_i_1\,
      CO(0) => \n_3_checksum_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => checksum_reg(7 downto 4),
      O(3 downto 0) => \p_0_in__4\(7 downto 4),
      S(3) => \n_0_checksum[7]_i_2\,
      S(2) => \n_0_checksum[7]_i_3\,
      S(1) => \n_0_checksum[7]_i_4\,
      S(0) => \n_0_checksum[7]_i_5\
    );
\checksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__4\(8),
      Q => checksum_reg(8),
      R => \n_0_checksum[8]_i_1__5\
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__4\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_checksum[8]_i_3\
    );
\current_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
    port map (
      I0 => tx_edh_packet,
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => \n_0_current_state[0]_i_2__3\,
      O => next_state(0)
    );
\current_state[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80CFFFFA80C0000"
    )
    port map (
      I0 => \n_0_current_state[2]_i_2__2\,
      I1 => I2,
      I2 => \n_0_current_state_reg[0]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state[0]_i_3__2\,
      O => \n_0_current_state[0]_i_2__3\
    );
\current_state[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEAAAA"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => tx_edh_packet,
      I2 => dec_edh_next,
      I3 => dec_anc_next,
      I4 => n_0_enable_reg,
      I5 => \n_0_current_state_reg[0]\,
      O => \n_0_current_state[0]_i_3__2\
    );
\current_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300030BB30FF3000"
    )
    port map (
      I0 => tx_edh_packet,
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state[1]_i_2__1\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[1]\,
      I5 => \n_0_current_state_reg[0]\,
      O => next_state(1)
    );
\current_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA08200C300000"
    )
    port map (
      I0 => \n_0_current_state[2]_i_2__2\,
      I1 => I1,
      I2 => dec_vid(9),
      I3 => dec_vid(8),
      I4 => \n_0_current_state_reg[0]\,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[1]_i_2__1\
    );
\current_state[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D800AA00D00000"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state[2]_i_2__2\,
      I2 => I2,
      I3 => \n_0_current_state_reg[3]\,
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state_reg[0]\,
      O => next_state(2)
    );
\current_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAAFFFFFFFF"
    )
    port map (
      I0 => udw_cntr_reg(7),
      I1 => dec_vid(7),
      I2 => dec_vid(6),
      I3 => \n_0_udw_cntr[7]_i_3__2\,
      I4 => udw_cntr_reg(6),
      I5 => \n_0_udw_cntr[7]_i_2__2\,
      O => \n_0_current_state[2]_i_2__2\
    );
\current_state[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06FF0600"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[3]\,
      I4 => \n_0_current_state[3]_i_3__2\,
      O => next_state(3)
    );
\current_state[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220FFFF22200000"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state[2]_i_2__2\,
      I2 => I2,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state[3]_i_4__2\,
      O => \n_0_current_state[3]_i_3__2\
    );
\current_state[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040004040"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => n_0_enable_reg,
      I2 => tx_edh_packet,
      I3 => dec_edh_next,
      I4 => dec_anc_next,
      I5 => \n_0_current_state_reg[1]\,
      O => \n_0_current_state[3]_i_4__2\
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => next_state(0),
      Q => \n_0_current_state_reg[0]\,
      R => I27(0)
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => next_state(1),
      Q => \n_0_current_state_reg[1]\,
      R => I27(0)
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => next_state(2),
      Q => \n_0_current_state_reg[2]\,
      R => I27(0)
    );
\current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => next_state(3),
      Q => \n_0_current_state_reg[3]\,
      R => I27(0)
    );
\enable_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AEA"
    )
    port map (
      I0 => n_0_enable_reg,
      I1 => dec_locked,
      I2 => tx_ce(0),
      I3 => I20(0),
      O => \n_0_enable_i_1__0\
    );
enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_enable_i_1__0\,
      Q => n_0_enable_reg,
      R => \<const0>\
    );
\udw_cntr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFDFFF"
    )
    port map (
      I0 => dec_vid(0),
      I1 => \n_0_current_state_reg[0]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      I4 => \n_0_current_state_reg[3]\,
      I5 => udw_cntr_reg(0),
      O => udw_cntr0(0)
    );
\udw_cntr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A5CCA533"
    )
    port map (
      I0 => dec_vid(1),
      I1 => udw_cntr_reg(1),
      I2 => dec_vid(0),
      I3 => \n_0_udw_cntr[7]_i_3__2\,
      I4 => udw_cntr_reg(0),
      O => udw_cntr0(1)
    );
\udw_cntr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAEE110505EE11"
    )
    port map (
      I0 => \n_0_udw_cntr[2]_i_2__0\,
      I1 => udw_cntr_reg(1),
      I2 => dec_vid(1),
      I3 => udw_cntr_reg(2),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(2),
      O => udw_cntr0(2)
    );
\udw_cntr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAA8AAA"
    )
    port map (
      I0 => udw_cntr_reg(0),
      I1 => \n_0_current_state_reg[3]\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => \n_0_current_state_reg[0]\,
      I5 => dec_vid(0),
      O => \n_0_udw_cntr[2]_i_2__0\
    );
\udw_cntr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(2),
      I1 => udw_cntr_reg(2),
      I2 => \n_0_udw_cntr[3]_i_2__2\,
      I3 => udw_cntr_reg(3),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(3),
      O => udw_cntr0(3)
    );
\udw_cntr[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05000533"
    )
    port map (
      I0 => dec_vid(1),
      I1 => udw_cntr_reg(1),
      I2 => dec_vid(0),
      I3 => \n_0_udw_cntr[7]_i_3__2\,
      I4 => udw_cntr_reg(0),
      O => \n_0_udw_cntr[3]_i_2__2\
    );
\udw_cntr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(3),
      I1 => udw_cntr_reg(3),
      I2 => \n_0_udw_cntr[4]_i_2__0\,
      I3 => udw_cntr_reg(4),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(4),
      O => udw_cntr0(4)
    );
\udw_cntr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001105050011"
    )
    port map (
      I0 => \n_0_udw_cntr[2]_i_2__0\,
      I1 => udw_cntr_reg(1),
      I2 => dec_vid(1),
      I3 => udw_cntr_reg(2),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(2),
      O => \n_0_udw_cntr[4]_i_2__0\
    );
\udw_cntr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(4),
      I1 => udw_cntr_reg(4),
      I2 => \n_0_udw_cntr[5]_i_2__2\,
      I3 => udw_cntr_reg(5),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(5),
      O => udw_cntr0(5)
    );
\udw_cntr[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
    port map (
      I0 => dec_vid(2),
      I1 => udw_cntr_reg(2),
      I2 => \n_0_udw_cntr[3]_i_2__2\,
      I3 => udw_cntr_reg(3),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(3),
      O => \n_0_udw_cntr[5]_i_2__2\
    );
\udw_cntr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(5),
      I1 => udw_cntr_reg(5),
      I2 => \n_0_udw_cntr[6]_i_2__0\,
      I3 => udw_cntr_reg(6),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(6),
      O => udw_cntr0(6)
    );
\udw_cntr[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
    port map (
      I0 => dec_vid(3),
      I1 => udw_cntr_reg(3),
      I2 => \n_0_udw_cntr[4]_i_2__0\,
      I3 => udw_cntr_reg(4),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(4),
      O => \n_0_udw_cntr[6]_i_2__0\
    );
\udw_cntr[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCF305050CF30"
    )
    port map (
      I0 => dec_vid(6),
      I1 => udw_cntr_reg(6),
      I2 => \n_0_udw_cntr[7]_i_2__2\,
      I3 => udw_cntr_reg(7),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(7),
      O => udw_cntr0(7)
    );
\udw_cntr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
    port map (
      I0 => dec_vid(4),
      I1 => udw_cntr_reg(4),
      I2 => \n_0_udw_cntr[5]_i_2__2\,
      I3 => udw_cntr_reg(5),
      I4 => \n_0_udw_cntr[7]_i_3__2\,
      I5 => dec_vid(5),
      O => \n_0_udw_cntr[7]_i_2__2\
    );
\udw_cntr[7]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_current_state_reg[3]\,
      I1 => \n_0_current_state_reg[2]\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[0]\,
      O => \n_0_udw_cntr[7]_i_3__2\
    );
\udw_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(0),
      Q => udw_cntr_reg(0),
      R => I27(0)
    );
\udw_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(1),
      Q => udw_cntr_reg(1),
      R => I27(0)
    );
\udw_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(2),
      Q => udw_cntr_reg(2),
      R => I27(0)
    );
\udw_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(3),
      Q => udw_cntr_reg(3),
      R => I27(0)
    );
\udw_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(4),
      Q => udw_cntr_reg(4),
      R => I27(0)
    );
\udw_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(5),
      Q => udw_cntr_reg(5),
      R => I27(0)
    );
\udw_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(6),
      Q => udw_cntr_reg(6),
      R => I27(0)
    );
\udw_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => udw_cntr0(7),
      Q => udw_cntr_reg(7),
      R => I27(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_autodetect is
  port (
    s4444 : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    dec_std : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_std_locked : out STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    td_trs : in STD_LOGIC;
    td_xyz : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ad_xyz_err : in STD_LOGIC;
    I4 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_autodetect;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_autodetect is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dec_std\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dec_std_locked\ : STD_LOGIC;
  signal \errcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hcnt_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \match__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_17__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_18__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_19__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_23__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_31\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_33\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_34\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_35\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_36\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_37\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_38\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_7__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[15]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_10\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_4\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_6\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_7\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_8\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_9\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_10\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_4__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_5__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_7\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_8\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_9\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_3\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_4\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal n_0_locked_i_1 : STD_LOGIC;
  signal \n_0_locked_i_2__0\ : STD_LOGIC;
  signal \n_0_loops[0]_i_1\ : STD_LOGIC;
  signal \n_0_loops[1]_i_1\ : STD_LOGIC;
  signal \n_0_loops[2]_i_1\ : STD_LOGIC;
  signal \n_0_loops[2]_i_2\ : STD_LOGIC;
  signal \n_0_loops[2]_i_3\ : STD_LOGIC;
  signal \n_0_loops[2]_i_4\ : STD_LOGIC;
  signal \n_0_loops[2]_i_5__0\ : STD_LOGIC;
  signal \n_0_loops_reg[0]\ : STD_LOGIC;
  signal \n_0_loops_reg[1]\ : STD_LOGIC;
  signal \n_0_loops_reg[2]\ : STD_LOGIC;
  signal n_0_s4444_i_1 : STD_LOGIC;
  signal n_0_s4444_i_2 : STD_LOGIC;
  signal n_0_s4444_i_3 : STD_LOGIC;
  signal \n_0_s4444_i_4__0\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_1\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_2\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_3\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_4\ : STD_LOGIC;
  signal \n_0_std[0]_i_1\ : STD_LOGIC;
  signal \n_0_std[1]_i_1\ : STD_LOGIC;
  signal \n_0_std[2]_i_2\ : STD_LOGIC;
  signal \n_0_std[2]_i_3\ : STD_LOGIC;
  signal \n_0_std[2]_i_4\ : STD_LOGIC;
  signal \n_0_std[2]_i_5\ : STD_LOGIC;
  signal \n_0_std_reg[2]\ : STD_LOGIC;
  signal \n_0_vid_std[0]_i_1\ : STD_LOGIC;
  signal \n_0_vid_std[1]_i_1\ : STD_LOGIC;
  signal \n_0_vid_std[2]_i_1\ : STD_LOGIC;
  signal \n_0_vid_std[2]_i_2\ : STD_LOGIC;
  signal \n_1_FSM_onehot_current_state_reg[7]_i_9\ : STD_LOGIC;
  signal \n_1_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_hcnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_FSM_onehot_current_state_reg[7]_i_9\ : STD_LOGIC;
  signal \n_2_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_hcnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_FSM_onehot_current_state_reg[7]_i_9\ : STD_LOGIC;
  signal \n_3_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_hcnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_hcnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_hcnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_hcnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_hcnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_hcnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_hcnt_reg[8]_i_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s4444\ : STD_LOGIC;
  signal samples_adr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal saved_hcnt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[7]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hcnt_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_1__5\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_2__0\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_11\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_12\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_20\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_23__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_2__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_5\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_8\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_1__2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_3__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1__2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_1__8\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_1__4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_3\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_16\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_20\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_21\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_26\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_28\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_32\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_36\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_5__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_7__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_8__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_11\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_13\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_14\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_2__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_4__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_6\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_1__8\ : label is "soft_lutpair358";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \errcnt[0]_i_1__0\ : label is true;
  attribute SOFT_HLUTNM of \errcnt[0]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \errcnt[1]_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \errcnt[2]_i_1__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \errcnt[3]_i_10\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \errcnt[3]_i_3__0\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \errcnt[3]_i_4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \errcnt[3]_i_8\ : label is "soft_lutpair340";
  attribute counter : integer;
  attribute counter of \errcnt_reg[0]\ : label is 18;
  attribute counter of \errcnt_reg[1]\ : label is 18;
  attribute counter of \errcnt_reg[2]\ : label is 18;
  attribute counter of \errcnt_reg[3]\ : label is 18;
  attribute SOFT_HLUTNM of \hcnt[0]_i_10\ : label is "soft_lutpair336";
  attribute counter of \hcnt_reg[0]\ : label is 17;
  attribute counter of \hcnt_reg[10]\ : label is 17;
  attribute counter of \hcnt_reg[11]\ : label is 17;
  attribute counter of \hcnt_reg[1]\ : label is 17;
  attribute counter of \hcnt_reg[2]\ : label is 17;
  attribute counter of \hcnt_reg[3]\ : label is 17;
  attribute counter of \hcnt_reg[4]\ : label is 17;
  attribute counter of \hcnt_reg[5]\ : label is 17;
  attribute counter of \hcnt_reg[6]\ : label is 17;
  attribute counter of \hcnt_reg[7]\ : label is 17;
  attribute counter of \hcnt_reg[8]\ : label is 17;
  attribute counter of \hcnt_reg[9]\ : label is 17;
  attribute SOFT_HLUTNM of \locked_i_2__0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \loops[1]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \loops[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \loops[2]_i_3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \loops[2]_i_5__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \s4444_i_4__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \saved_hcnt[11]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \saved_hcnt[11]_i_3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \saved_hcnt[11]_i_4\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \std[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \std[2]_i_2\ : label is "soft_lutpair355";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  dec_std(2 downto 0) <= \^dec_std\(2 downto 0);
  dec_std_locked <= \^dec_std_locked\;
  s4444 <= \^s4444\;
\FSM_onehot_current_state[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A20000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__7\
    );
\FSM_onehot_current_state[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I4 => \n_0_FSM_onehot_current_state[10]_i_2__1\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_3\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__0\
    );
\FSM_onehot_current_state[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_3__1\,
      I1 => \n_0_FSM_onehot_current_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_2__1\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[6]_i_4\,
      I5 => \n_0_FSM_onehot_current_state[6]_i_3\,
      O => \n_0_FSM_onehot_current_state[10]_i_2__1\
    );
\FSM_onehot_current_state[11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F034F00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I5 => \n_0_FSM_onehot_current_state[11]_i_2\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__7\
    );
\FSM_onehot_current_state[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000510000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[6]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[6]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[11]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_3__1\,
      O => \n_0_FSM_onehot_current_state[11]_i_2\
    );
\FSM_onehot_current_state[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_9\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_2__1\,
      I5 => \n_0_FSM_onehot_current_state[2]_i_2\,
      O => \n_0_FSM_onehot_current_state[11]_i_3\
    );
\FSM_onehot_current_state[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[13]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[12]_i_1__5\
    );
\FSM_onehot_current_state[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_5\,
      O => \n_0_FSM_onehot_current_state[13]_i_1__5\
    );
\FSM_onehot_current_state[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_10\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_9\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_6\,
      O => \n_0_FSM_onehot_current_state[13]_i_2__0\
    );
\FSM_onehot_current_state[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF10FFFFFF10"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_16\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_17__0\,
      I4 => \match__0\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_18__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_10\
    );
\FSM_onehot_current_state[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[14]_i_11\
    );
\FSM_onehot_current_state[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[14]_i_12\
    );
\FSM_onehot_current_state[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7F3FF00020300"
    )
    port map (
      I0 => \match__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I2 => \^q\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_19__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_13\
    );
\FSM_onehot_current_state[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000200020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \^q\(0),
      I2 => \^o2\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I4 => I2,
      I5 => td_xyz,
      O => \n_0_FSM_onehot_current_state[14]_i_14\
    );
\FSM_onehot_current_state[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00030310"
    )
    port map (
      I0 => \match__0\,
      I1 => \^q\(0),
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \^q\(1),
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => I4,
      O => \n_0_FSM_onehot_current_state[14]_i_16\
    );
\FSM_onehot_current_state[14]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \n_0_FSM_onehot_current_state[14]_i_23__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_17__0\
    );
\FSM_onehot_current_state[14]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \^q\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \^q\(1),
      I5 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[14]_i_18__0\
    );
\FSM_onehot_current_state[14]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I1 => \^q\(0),
      I2 => I3(1),
      I3 => td_xyz,
      I4 => \^o2\,
      I5 => ad_xyz_err,
      O => \n_0_FSM_onehot_current_state[14]_i_19__0\
    );
\FSM_onehot_current_state[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_6\,
      O => \n_0_FSM_onehot_current_state[14]_i_1__0\
    );
\FSM_onehot_current_state[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \^o2\
    );
\FSM_onehot_current_state[14]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_loops_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[14]_i_23__0\
    );
\FSM_onehot_current_state[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[2]_i_2\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state[6]_i_4\,
      O => \n_0_FSM_onehot_current_state[14]_i_2__0\
    );
\FSM_onehot_current_state[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_3\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[14]_i_3\
    );
\FSM_onehot_current_state[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_9\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_10\,
      O => \n_0_FSM_onehot_current_state[14]_i_4\
    );
\FSM_onehot_current_state[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__1\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_3__1\,
      O => \n_0_FSM_onehot_current_state[14]_i_5\
    );
\FSM_onehot_current_state[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_11\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[14]_i_6\
    );
\FSM_onehot_current_state[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDDFB"
    )
    port map (
      I0 => \match__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_12\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state[6]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_13\,
      O => \n_0_FSM_onehot_current_state[14]_i_7\
    );
\FSM_onehot_current_state[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[14]_i_8\
    );
\FSM_onehot_current_state[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222220"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_14\,
      I1 => I1,
      I2 => \n_0_loops_reg[1]\,
      I3 => \n_0_loops_reg[2]\,
      I4 => \n_0_loops_reg[0]\,
      I5 => \^q\(1),
      O => \n_0_FSM_onehot_current_state[14]_i_9\
    );
\FSM_onehot_current_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000D00"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_3\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__2\
    );
\FSM_onehot_current_state[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I3 => \n_0_FSM_onehot_current_state[2]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[2]_i_3__1\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__8\
    );
\FSM_onehot_current_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_11\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \^q\(1),
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[2]_i_2\
    );
\FSM_onehot_current_state[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[6]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[6]_i_4\,
      O => \n_0_FSM_onehot_current_state[2]_i_3__1\
    );
\FSM_onehot_current_state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000D"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_3\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__2\
    );
\FSM_onehot_current_state[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_4\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__8\
    );
\FSM_onehot_current_state[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_4\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__4\
    );
\FSM_onehot_current_state[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[6]_i_2__2\,
      I2 => \n_0_FSM_onehot_current_state[6]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[6]_i_4\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__2\
    );
\FSM_onehot_current_state[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5557"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3__1\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_2__1\,
      I4 => \n_0_FSM_onehot_current_state[2]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_6\,
      O => \n_0_FSM_onehot_current_state[6]_i_2__2\
    );
\FSM_onehot_current_state[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_7\,
      O => \n_0_FSM_onehot_current_state[6]_i_3\
    );
\FSM_onehot_current_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[6]_i_5\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => td_trs,
      I4 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I5 => \n_0_FSM_onehot_current_state[6]_i_6\,
      O => \n_0_FSM_onehot_current_state[6]_i_4\
    );
\FSM_onehot_current_state[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[6]_i_5\
    );
\FSM_onehot_current_state[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008AA8AAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_14\,
      I1 => I1,
      I2 => \n_0_loops_reg[2]\,
      I3 => \n_0_loops_reg[1]\,
      I4 => \n_0_loops_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[6]_i_6\
    );
\FSM_onehot_current_state[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
    port map (
      I0 => \errcnt_reg__0\(2),
      I1 => \errcnt_reg__0\(3),
      I2 => \errcnt_reg__0\(0),
      I3 => \errcnt_reg__0\(1),
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[7]_i_10\
    );
\FSM_onehot_current_state[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008B747B7B"
    )
    port map (
      I0 => saved_hcnt(11),
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_16\,
      I3 => hcnt_reg(11),
      I4 => \n_0_std[2]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_17\,
      O => \n_0_FSM_onehot_current_state[7]_i_11\
    );
\FSM_onehot_current_state[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B847B7B7"
    )
    port map (
      I0 => saved_hcnt(8),
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_18\,
      I3 => hcnt_reg(8),
      I4 => \n_0_std[2]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_19\,
      O => \n_0_FSM_onehot_current_state[7]_i_12\
    );
\FSM_onehot_current_state[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000774788B8"
    )
    port map (
      I0 => saved_hcnt(5),
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_20\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_21\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_22\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_23\,
      O => \n_0_FSM_onehot_current_state[7]_i_13\
    );
\FSM_onehot_current_state[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B847B7B7"
    )
    port map (
      I0 => saved_hcnt(2),
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_24\,
      I3 => hcnt_reg(2),
      I4 => \n_0_std[2]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_25\,
      O => \n_0_FSM_onehot_current_state[7]_i_14\
    );
\FSM_onehot_current_state[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_26\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[7]_i_15\
    );
\FSM_onehot_current_state[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_27\,
      O => \n_0_FSM_onehot_current_state[7]_i_16\
    );
\FSM_onehot_current_state[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47B84848"
    )
    port map (
      I0 => saved_hcnt(9),
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_28\,
      I3 => hcnt_reg(9),
      I4 => \n_0_std[2]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_29\,
      O => \n_0_FSM_onehot_current_state[7]_i_17\
    );
\FSM_onehot_current_state[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00FA000000FA00"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_21\,
      I1 => \n_0_loops_reg[0]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I5 => \n_0_loops_reg[1]\,
      O => \n_0_FSM_onehot_current_state[7]_i_18\
    );
\FSM_onehot_current_state[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47B84848"
    )
    port map (
      I0 => saved_hcnt(6),
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_30\,
      I3 => hcnt_reg(6),
      I4 => \n_0_std[2]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_31\,
      O => \n_0_FSM_onehot_current_state[7]_i_19\
    );
\FSM_onehot_current_state[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__1\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_3__1\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[13]_i_2__0\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_5__1\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__8\
    );
\FSM_onehot_current_state[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88AFFFAF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I4 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[7]_i_20\
    );
\FSM_onehot_current_state[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_std_reg[2]\,
      O => \n_0_FSM_onehot_current_state[7]_i_21\
    );
\FSM_onehot_current_state[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEA00FF00FF00FF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_21\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_16\,
      I2 => samples_adr(0),
      I3 => hcnt_reg(5),
      I4 => \n_0_saved_hcnt[11]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_33\,
      O => \n_0_FSM_onehot_current_state[7]_i_22\
    );
\FSM_onehot_current_state[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47B84848"
    )
    port map (
      I0 => saved_hcnt(3),
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_34\,
      I3 => hcnt_reg(3),
      I4 => \n_0_std[2]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_35\,
      O => \n_0_FSM_onehot_current_state[7]_i_23\
    );
\FSM_onehot_current_state[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000070505"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_21\,
      I3 => \n_0_loops_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I5 => \^o1\,
      O => \n_0_FSM_onehot_current_state[7]_i_24\
    );
\FSM_onehot_current_state[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF0A0FC6CF0A0"
    )
    port map (
      I0 => saved_hcnt(0),
      I1 => hcnt_reg(0),
      I2 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I3 => saved_hcnt(1),
      I4 => \n_0_std[2]_i_3\,
      I5 => hcnt_reg(1),
      O => \n_0_FSM_onehot_current_state[7]_i_25\
    );
\FSM_onehot_current_state[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[7]_i_26\
    );
\FSM_onehot_current_state[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_26\,
      I1 => \n_0_errcnt[3]_i_10\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \^o3\,
      I5 => \n_0_errcnt[3]_i_7\,
      O => \n_0_FSM_onehot_current_state[7]_i_27\
    );
\FSM_onehot_current_state[7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00057705"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I4 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[7]_i_28\
    );
\FSM_onehot_current_state[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2728D828"
    )
    port map (
      I0 => \n_0_std[2]_i_3\,
      I1 => hcnt_reg(10),
      I2 => \n_0_FSM_onehot_current_state[7]_i_36\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I4 => saved_hcnt(10),
      O => \n_0_FSM_onehot_current_state[7]_i_29\
    );
\FSM_onehot_current_state[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_6\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[7]_i_2__1\
    );
\FSM_onehot_current_state[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A058A708A758A"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_21\,
      I4 => \^o1\,
      I5 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[7]_i_30\
    );
\FSM_onehot_current_state[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2728D828"
    )
    port map (
      I0 => \n_0_std[2]_i_3\,
      I1 => hcnt_reg(7),
      I2 => \n_0_FSM_onehot_current_state[7]_i_37\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I4 => saved_hcnt(7),
      O => \n_0_FSM_onehot_current_state[7]_i_31\
    );
\FSM_onehot_current_state[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I2 => \^o1\,
      O => samples_adr(0)
    );
\FSM_onehot_current_state[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_hcnt[0]_i_10\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_std[2]_i_4\,
      O => \n_0_FSM_onehot_current_state[7]_i_33\
    );
\FSM_onehot_current_state[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000300000003000"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \n_0_std_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I3 => samples_adr(0),
      I4 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I5 => \n_0_loops_reg[1]\,
      O => \n_0_FSM_onehot_current_state[7]_i_34\
    );
\FSM_onehot_current_state[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AAA9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_38\,
      I1 => \n_0_std_reg[2]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I4 => saved_hcnt(4),
      O => \n_0_FSM_onehot_current_state[7]_i_35\
    );
\FSM_onehot_current_state[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A857A75"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I3 => \^o1\,
      I4 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[7]_i_36\
    );
\FSM_onehot_current_state[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807FC0C0807F3F3F"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_27\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_21\,
      I3 => \n_0_loops_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I5 => \^o1\,
      O => \n_0_FSM_onehot_current_state[7]_i_37\
    );
\FSM_onehot_current_state[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888BBB8B"
    )
    port map (
      I0 => hcnt_reg(4),
      I1 => \n_0_std[2]_i_3\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_15\,
      I4 => \n_0_loops_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_21\,
      O => \n_0_FSM_onehot_current_state[7]_i_38\
    );
\FSM_onehot_current_state[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0A00AAAAAAAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_6__1\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_7__1\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state[7]_i_8__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_3__1\
    );
\FSM_onehot_current_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \n_0_FSM_onehot_current_state[7]_i_8__0\,
      I5 => \match__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_4\
    );
\FSM_onehot_current_state[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state[6]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[2]_i_2\,
      O => \n_0_FSM_onehot_current_state[7]_i_5__1\
    );
\FSM_onehot_current_state[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \n_0_FSM_onehot_current_state[7]_i_8__0\,
      I5 => \match__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_6__1\
    );
\FSM_onehot_current_state[7]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCA8A0"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_10\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[7]_i_7__1\
    );
\FSM_onehot_current_state[7]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[7]_i_8__0\
    );
\FSM_onehot_current_state[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[8]_i_10\
    );
\FSM_onehot_current_state[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[8]_i_11\
    );
\FSM_onehot_current_state[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => td_xyz,
      I4 => \n_0_FSM_onehot_current_state[8]_i_11\,
      I5 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[8]_i_12\
    );
\FSM_onehot_current_state[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CBFBFBFB"
    )
    port map (
      I0 => td_trs,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => td_xyz,
      I4 => \n_0_FSM_onehot_current_state[8]_i_14\,
      O => \n_0_FSM_onehot_current_state[8]_i_13\
    );
\FSM_onehot_current_state[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_loops_reg[2]\,
      I3 => I3(1),
      I4 => I3(2),
      O => \n_0_FSM_onehot_current_state[8]_i_14\
    );
\FSM_onehot_current_state[8]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[8]_i_4__1\,
      O => \n_0_FSM_onehot_current_state[8]_i_1__8\
    );
\FSM_onehot_current_state[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_3__1\,
      I1 => \n_0_FSM_onehot_current_state[7]_i_2__1\,
      I2 => \n_0_FSM_onehot_current_state[8]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_4\,
      O => \n_0_FSM_onehot_current_state[8]_i_2__2\
    );
\FSM_onehot_current_state[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAE00AEAE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_6\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[8]_i_8\,
      I3 => \n_0_FSM_onehot_current_state[8]_i_9\,
      I4 => \n_0_FSM_onehot_current_state[8]_i_10\,
      I5 => \n_0_FSM_onehot_current_state[8]_i_11\,
      O => \n_0_FSM_onehot_current_state[8]_i_3\
    );
\FSM_onehot_current_state[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state[6]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[2]_i_2\,
      O => \n_0_FSM_onehot_current_state[8]_i_4__1\
    );
\FSM_onehot_current_state[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[8]_i_5\
    );
\FSM_onehot_current_state[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_FSM_onehot_current_state[8]_i_6\
    );
\FSM_onehot_current_state[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33303103"
    )
    port map (
      I0 => \match__0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state[8]_i_12\,
      O => \n_0_FSM_onehot_current_state[8]_i_7__0\
    );
\FSM_onehot_current_state[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000002003C"
    )
    port map (
      I0 => td_trs,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \^q\(0),
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state[8]_i_11\,
      O => \n_0_FSM_onehot_current_state[8]_i_8\
    );
\FSM_onehot_current_state[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCEEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_13\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_FSM_onehot_current_state[8]_i_9\
    );
\FSM_onehot_current_state[9]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_5\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__8\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => SS(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[12]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[13]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[14]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[14]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[15]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => SS(0)
    );
\FSM_onehot_current_state_reg[7]_i_9\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \match__0\,
      CO(2) => \n_1_FSM_onehot_current_state_reg[7]_i_9\,
      CO(1) => \n_2_FSM_onehot_current_state_reg[7]_i_9\,
      CO(0) => \n_3_FSM_onehot_current_state_reg[7]_i_9\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[7]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_current_state[7]_i_11\,
      S(2) => \n_0_FSM_onehot_current_state[7]_i_12\,
      S(1) => \n_0_FSM_onehot_current_state[7]_i_13\,
      S(0) => \n_0_FSM_onehot_current_state[7]_i_14\
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__8\,
      Q => \^q\(0),
      R => SS(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__8\,
      Q => \^q\(1),
      R => SS(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\errcnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \errcnt_reg__0\(0),
      O => p_0_in(0)
    );
\errcnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \errcnt_reg__0\(0),
      I1 => \errcnt_reg__0\(1),
      O => p_0_in(1)
    );
\errcnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \errcnt_reg__0\(2),
      I1 => \errcnt_reg__0\(1),
      I2 => \errcnt_reg__0\(0),
      O => p_0_in(2)
    );
\errcnt[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_errcnt[3]_i_10\
    );
\errcnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08800000"
    )
    port map (
      I0 => \out\(0),
      I1 => \n_0_errcnt[3]_i_4\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_errcnt[3]_i_5__0\,
      I5 => rx_rst_int,
      O => \n_0_errcnt[3]_i_1__0\
    );
\errcnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_6\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \n_0_errcnt[3]_i_7\,
      O => \n_0_errcnt[3]_i_2__0\
    );
\errcnt[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \errcnt_reg__0\(3),
      I1 => \errcnt_reg__0\(0),
      I2 => \errcnt_reg__0\(1),
      I3 => \errcnt_reg__0\(2),
      O => p_0_in(3)
    );
\errcnt[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_errcnt[3]_i_4\
    );
\errcnt[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I1 => \n_0_errcnt[3]_i_8\,
      I2 => \n_0_hcnt[0]_i_10\,
      I3 => \n_0_FSM_onehot_current_state[8]_i_10\,
      I4 => \n_0_errcnt[3]_i_9\,
      I5 => \n_0_errcnt[3]_i_10\,
      O => \n_0_errcnt[3]_i_5__0\
    );
\errcnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \out\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_errcnt[3]_i_6\
    );
\errcnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_std[2]_i_4\,
      O => \n_0_errcnt[3]_i_7\
    );
\errcnt[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_errcnt[3]_i_8\
    );
\errcnt[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_errcnt[3]_i_9\
    );
\errcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2__0\,
      D => p_0_in(0),
      Q => \errcnt_reg__0\(0),
      R => \n_0_errcnt[3]_i_1__0\
    );
\errcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2__0\,
      D => p_0_in(1),
      Q => \errcnt_reg__0\(1),
      R => \n_0_errcnt[3]_i_1__0\
    );
\errcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2__0\,
      D => p_0_in(2),
      Q => \errcnt_reg__0\(2),
      R => \n_0_errcnt[3]_i_1__0\
    );
\errcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2__0\,
      D => p_0_in(3),
      Q => \errcnt_reg__0\(3),
      R => \n_0_errcnt[3]_i_1__0\
    );
\hcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
    port map (
      I0 => \out\(0),
      I1 => rx_rst_int,
      I2 => \n_0_hcnt[0]_i_3__0\,
      I3 => \n_0_hcnt[0]_i_4__0\,
      I4 => \n_0_hcnt[0]_i_5__0\,
      O => \n_0_hcnt[0]_i_1\
    );
\hcnt[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_hcnt[0]_i_10\
    );
\hcnt[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000017"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state[8]_i_11\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_hcnt[0]_i_3__0\
    );
\hcnt[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_hcnt[0]_i_10\,
      I3 => \out\(0),
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state[8]_i_10\,
      O => \n_0_hcnt[0]_i_4__0\
    );
\hcnt[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001EEEFEFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \^q\(1),
      I5 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_hcnt[0]_i_5__0\
    );
\hcnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(3),
      O => \n_0_hcnt[0]_i_6\
    );
\hcnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(2),
      O => \n_0_hcnt[0]_i_7\
    );
\hcnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(1),
      O => \n_0_hcnt[0]_i_8\
    );
\hcnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => hcnt_reg(0),
      O => \n_0_hcnt[0]_i_9\
    );
\hcnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(7),
      O => \n_0_hcnt[4]_i_2\
    );
\hcnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(6),
      O => \n_0_hcnt[4]_i_3\
    );
\hcnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(5),
      O => \n_0_hcnt[4]_i_4\
    );
\hcnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(4),
      O => \n_0_hcnt[4]_i_5\
    );
\hcnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(11),
      O => \n_0_hcnt[8]_i_2\
    );
\hcnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(10),
      O => \n_0_hcnt[8]_i_3\
    );
\hcnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(9),
      O => \n_0_hcnt[8]_i_4\
    );
\hcnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(8),
      O => \n_0_hcnt[8]_i_5\
    );
\hcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_7_hcnt_reg[0]_i_2\,
      Q => hcnt_reg(0),
      S => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_hcnt_reg[0]_i_2\,
      CO(2) => \n_1_hcnt_reg[0]_i_2\,
      CO(1) => \n_2_hcnt_reg[0]_i_2\,
      CO(0) => \n_3_hcnt_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_hcnt_reg[0]_i_2\,
      O(2) => \n_5_hcnt_reg[0]_i_2\,
      O(1) => \n_6_hcnt_reg[0]_i_2\,
      O(0) => \n_7_hcnt_reg[0]_i_2\,
      S(3) => \n_0_hcnt[0]_i_6\,
      S(2) => \n_0_hcnt[0]_i_7\,
      S(1) => \n_0_hcnt[0]_i_8\,
      S(0) => \n_0_hcnt[0]_i_9\
    );
\hcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_5_hcnt_reg[8]_i_1\,
      Q => hcnt_reg(10),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_4_hcnt_reg[8]_i_1\,
      Q => hcnt_reg(11),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_6_hcnt_reg[0]_i_2\,
      Q => hcnt_reg(1),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_5_hcnt_reg[0]_i_2\,
      Q => hcnt_reg(2),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_4_hcnt_reg[0]_i_2\,
      Q => hcnt_reg(3),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_7_hcnt_reg[4]_i_1\,
      Q => hcnt_reg(4),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcnt_reg[0]_i_2\,
      CO(3) => \n_0_hcnt_reg[4]_i_1\,
      CO(2) => \n_1_hcnt_reg[4]_i_1\,
      CO(1) => \n_2_hcnt_reg[4]_i_1\,
      CO(0) => \n_3_hcnt_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_hcnt_reg[4]_i_1\,
      O(2) => \n_5_hcnt_reg[4]_i_1\,
      O(1) => \n_6_hcnt_reg[4]_i_1\,
      O(0) => \n_7_hcnt_reg[4]_i_1\,
      S(3) => \n_0_hcnt[4]_i_2\,
      S(2) => \n_0_hcnt[4]_i_3\,
      S(1) => \n_0_hcnt[4]_i_4\,
      S(0) => \n_0_hcnt[4]_i_5\
    );
\hcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_6_hcnt_reg[4]_i_1\,
      Q => hcnt_reg(5),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_5_hcnt_reg[4]_i_1\,
      Q => hcnt_reg(6),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_4_hcnt_reg[4]_i_1\,
      Q => hcnt_reg(7),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_7_hcnt_reg[8]_i_1\,
      Q => hcnt_reg(8),
      R => \n_0_hcnt[0]_i_1\
    );
\hcnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcnt_reg[4]_i_1\,
      CO(3) => \NLW_hcnt_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \n_1_hcnt_reg[8]_i_1\,
      CO(1) => \n_2_hcnt_reg[8]_i_1\,
      CO(0) => \n_3_hcnt_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_hcnt_reg[8]_i_1\,
      O(2) => \n_5_hcnt_reg[8]_i_1\,
      O(1) => \n_6_hcnt_reg[8]_i_1\,
      O(0) => \n_7_hcnt_reg[8]_i_1\,
      S(3) => \n_0_hcnt[8]_i_2\,
      S(2) => \n_0_hcnt[8]_i_3\,
      S(1) => \n_0_hcnt[8]_i_4\,
      S(0) => \n_0_hcnt[8]_i_5\
    );
\hcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_6_hcnt_reg[8]_i_1\,
      Q => hcnt_reg(9),
      R => \n_0_hcnt[0]_i_1\
    );
locked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000BA00BA00BA"
    )
    port map (
      I0 => \^dec_std_locked\,
      I1 => \n_0_vid_std[2]_i_2\,
      I2 => \n_0_saved_hcnt[11]_i_2\,
      I3 => \n_0_locked_i_2__0\,
      I4 => rx_rst_int,
      I5 => \out\(0),
      O => n_0_locked_i_1
    );
\locked_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2\,
      I1 => \out\(0),
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_errcnt[3]_i_7\,
      O => \n_0_locked_i_2__0\
    );
locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_locked_i_1,
      Q => \^dec_std_locked\,
      R => \<const0>\
    );
\loops[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \n_0_loops[2]_i_2\,
      I2 => \n_0_loops[2]_i_3\,
      O => \n_0_loops[0]_i_1\
    );
\loops[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \n_0_loops[2]_i_2\,
      I2 => \n_0_loops_reg[0]\,
      I3 => \n_0_loops[2]_i_3\,
      O => \n_0_loops[1]_i_1\
    );
\loops[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \n_0_loops[2]_i_2\,
      I2 => \n_0_loops_reg[1]\,
      I3 => \n_0_loops_reg[0]\,
      I4 => \n_0_loops[2]_i_3\,
      O => \n_0_loops[2]_i_1\
    );
\loops[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_loops[2]_i_4\,
      O => \n_0_loops[2]_i_2\
    );
\loops[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA00AA00"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_errcnt[3]_i_7\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \out\(0),
      I4 => \n_0_saved_hcnt[11]_i_2\,
      O => \n_0_loops[2]_i_3\
    );
\loops[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \n_0_loops[2]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_errcnt[3]_i_9\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state[8]_i_6\,
      I5 => \out\(0),
      O => \n_0_loops[2]_i_4\
    );
\loops[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \n_0_loops[2]_i_5__0\
    );
\loops_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_loops[0]_i_1\,
      Q => \n_0_loops_reg[0]\,
      R => \<const0>\
    );
\loops_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_loops[1]_i_1\,
      Q => \n_0_loops_reg[1]\,
      R => \<const0>\
    );
\loops_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_loops[2]_i_1\,
      Q => \n_0_loops_reg[2]\,
      R => \<const0>\
    );
s4444_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2AEA2AEA2A"
    )
    port map (
      I0 => \^s4444\,
      I1 => n_0_s4444_i_2,
      I2 => n_0_s4444_i_3,
      I3 => I3(0),
      I4 => \out\(0),
      I5 => rx_rst_int,
      O => n_0_s4444_i_1
    );
s4444_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_8\,
      I1 => \n_0_errcnt[3]_i_10\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_8__0\,
      I3 => \out\(0),
      I4 => td_xyz,
      I5 => \n_0_s4444_i_4__0\,
      O => n_0_s4444_i_2
    );
s4444_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110001000100010"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_8\,
      I1 => ad_xyz_err,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \^q\(0),
      I4 => \^o1\,
      I5 => \^o3\,
      O => n_0_s4444_i_3
    );
\s4444_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_s4444_i_4__0\
    );
s4444_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_s4444_i_1,
      Q => \^s4444\,
      R => \<const0>\
    );
\saved_hcnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2\,
      I1 => \n_0_saved_hcnt[11]_i_3\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \out\(0),
      O => \n_0_saved_hcnt[11]_i_1\
    );
\saved_hcnt[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_saved_hcnt[11]_i_4\,
      O => \n_0_saved_hcnt[11]_i_2\
    );
\saved_hcnt[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_saved_hcnt[11]_i_3\
    );
\saved_hcnt[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_saved_hcnt[11]_i_4\
    );
\saved_hcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(0),
      Q => saved_hcnt(0),
      R => I14
    );
\saved_hcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(10),
      Q => saved_hcnt(10),
      R => I14
    );
\saved_hcnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(11),
      Q => saved_hcnt(11),
      R => I14
    );
\saved_hcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(1),
      Q => saved_hcnt(1),
      R => I14
    );
\saved_hcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(2),
      Q => saved_hcnt(2),
      R => I14
    );
\saved_hcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(3),
      Q => saved_hcnt(3),
      R => I14
    );
\saved_hcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(4),
      Q => saved_hcnt(4),
      R => I14
    );
\saved_hcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(5),
      Q => saved_hcnt(5),
      R => I14
    );
\saved_hcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(6),
      Q => saved_hcnt(6),
      R => I14
    );
\saved_hcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(7),
      Q => saved_hcnt(7),
      R => I14
    );
\saved_hcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(8),
      Q => saved_hcnt(8),
      R => I14
    );
\saved_hcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1\,
      D => hcnt_reg(9),
      Q => saved_hcnt(9),
      R => I14
    );
\std[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \out\(0),
      I2 => \n_0_std[2]_i_3\,
      I3 => \^o1\,
      O => \n_0_std[0]_i_1\
    );
\std[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \out\(0),
      I2 => \n_0_std[2]_i_3\,
      I3 => \^o3\,
      O => \n_0_std[1]_i_1\
    );
\std[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \out\(0),
      I2 => \n_0_std[2]_i_3\,
      I3 => \n_0_std_reg[2]\,
      O => \n_0_std[2]_i_2\
    );
\std[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2\,
      I1 => \n_0_std[2]_i_4\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_std[2]_i_5\,
      O => \n_0_std[2]_i_3\
    );
\std[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_std[2]_i_4\
    );
\std[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_std[2]_i_5\
    );
\std_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[0]_i_1\,
      Q => \^o1\,
      R => I14
    );
\std_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[1]_i_1\,
      Q => \^o3\,
      R => I14
    );
\std_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[2]_i_2\,
      Q => \n_0_std_reg[2]\,
      R => I14
    );
\vid_std[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2\,
      I1 => \n_0_vid_std[2]_i_2\,
      I2 => \^o1\,
      I3 => \^dec_std\(0),
      O => \n_0_vid_std[0]_i_1\
    );
\vid_std[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2\,
      I1 => \n_0_vid_std[2]_i_2\,
      I2 => \^o3\,
      I3 => \^dec_std\(1),
      O => \n_0_vid_std[1]_i_1\
    );
\vid_std[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2\,
      I1 => \n_0_vid_std[2]_i_2\,
      I2 => \n_0_std_reg[2]\,
      I3 => \^dec_std\(2),
      O => \n_0_vid_std[2]_i_1\
    );
\vid_std[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_6\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \out\(0),
      I5 => \n_0_std[2]_i_4\,
      O => \n_0_vid_std[2]_i_2\
    );
\vid_std_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_std[0]_i_1\,
      Q => \^dec_std\(0),
      R => I14
    );
\vid_std_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_std[1]_i_1\,
      Q => \^dec_std\(1),
      R => I14
    );
\vid_std_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_std[2]_i_1\,
      Q => \^dec_std\(2),
      R => I14
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_autodetect_18 is
  port (
    s4444 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    dec_std : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_std_locked : out STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    td_trs : in STD_LOGIC;
    td_xyz : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ad_xyz_err : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_autodetect_18 : entity is "v_smpte_sdi_v3_0_autodetect";
end smpte_sdiv_smpte_sdi_v3_0_autodetect_18;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_autodetect_18 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dec_std\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dec_std_locked\ : STD_LOGIC;
  signal errcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hcnt_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \match__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_14__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_15__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_16__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_20__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_21__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_22__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_31\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_32\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_33\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_34\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_35\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_36\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_37\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_38\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_39\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_40\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_41\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_42\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_43\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_44\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_45\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_46\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_47\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_48\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_49\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_50\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_51\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_52\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_53\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_54\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_55\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_56\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_57\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_58\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_60\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_61\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_4__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_5__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_6__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[15]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_5\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_7__0\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_8__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_3\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_6__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_7__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_8__0\ : STD_LOGIC;
  signal \n_0_hcnt[0]_i_9__0\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_hcnt[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_hcnt[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_0_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_locked_i_1__0\ : STD_LOGIC;
  signal \n_0_locked_i_2__1\ : STD_LOGIC;
  signal \n_0_locked_i_4__0\ : STD_LOGIC;
  signal \n_0_loops[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_loops[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_loops[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_loops[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_loops[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_loops[2]_i_5\ : STD_LOGIC;
  signal \n_0_loops[2]_i_6\ : STD_LOGIC;
  signal \n_0_loops_reg[0]\ : STD_LOGIC;
  signal \n_0_loops_reg[1]\ : STD_LOGIC;
  signal \n_0_loops_reg[2]\ : STD_LOGIC;
  signal \n_0_s4444_i_1__0\ : STD_LOGIC;
  signal \n_0_s4444_i_2__0\ : STD_LOGIC;
  signal \n_0_s4444_i_3__0\ : STD_LOGIC;
  signal n_0_s4444_i_4 : STD_LOGIC;
  signal n_0_s4444_i_5 : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_saved_hcnt[11]_i_5\ : STD_LOGIC;
  signal \n_0_std[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_std[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_std[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_std[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_std_reg[2]\ : STD_LOGIC;
  signal \n_0_vid_std[0]_i_1\ : STD_LOGIC;
  signal \n_0_vid_std[1]_i_1\ : STD_LOGIC;
  signal \n_0_vid_std[2]_i_1\ : STD_LOGIC;
  signal \n_0_vid_std[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_vid_std[2]_i_3\ : STD_LOGIC;
  signal \n_0_vid_std[2]_i_4\ : STD_LOGIC;
  signal \n_1_FSM_onehot_current_state_reg[14]_i_13\ : STD_LOGIC;
  signal \n_1_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_1_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_1_hcnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_2_FSM_onehot_current_state_reg[14]_i_13\ : STD_LOGIC;
  signal \n_2_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_2_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_2_hcnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_3_FSM_onehot_current_state_reg[14]_i_13\ : STD_LOGIC;
  signal \n_3_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_3_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_3_hcnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_4_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_4_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_4_hcnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_5_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_5_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_5_hcnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_6_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_6_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_6_hcnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_7_hcnt_reg[0]_i_2__0\ : STD_LOGIC;
  signal \n_7_hcnt_reg[4]_i_1__0\ : STD_LOGIC;
  signal \n_7_hcnt_reg[8]_i_1__0\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^s4444\ : STD_LOGIC;
  signal samples_adr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal saved_hcnt : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_FSM_onehot_current_state_reg[14]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hcnt_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_1__6\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_3__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_4__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_5__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_11\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_8\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_10__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_14__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_21__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_27\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_39\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_45\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_46\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_49\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_50\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_55\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_56\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_5__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_60\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_61\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_62\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_6__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_7__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_9__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_1__5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_2__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_1__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_1__6\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_1__5\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_10__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_5__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_6__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_7\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_9__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_2__2\ : label is "soft_lutpair134";
  attribute RETAIN_INVERTER : boolean;
  attribute RETAIN_INVERTER of \errcnt[0]_i_1__1\ : label is true;
  attribute SOFT_HLUTNM of \errcnt[0]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \errcnt[1]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \errcnt[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \errcnt[3]_i_3__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \errcnt[3]_i_5\ : label is "soft_lutpair111";
  attribute counter : integer;
  attribute counter of \errcnt_reg[0]\ : label is 29;
  attribute counter of \errcnt_reg[1]\ : label is 29;
  attribute counter of \errcnt_reg[2]\ : label is 29;
  attribute counter of \errcnt_reg[3]\ : label is 29;
  attribute SOFT_HLUTNM of \hcnt[0]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \hcnt[0]_i_5\ : label is "soft_lutpair138";
  attribute counter of \hcnt_reg[0]\ : label is 28;
  attribute counter of \hcnt_reg[10]\ : label is 28;
  attribute counter of \hcnt_reg[11]\ : label is 28;
  attribute counter of \hcnt_reg[1]\ : label is 28;
  attribute counter of \hcnt_reg[2]\ : label is 28;
  attribute counter of \hcnt_reg[3]\ : label is 28;
  attribute counter of \hcnt_reg[4]\ : label is 28;
  attribute counter of \hcnt_reg[5]\ : label is 28;
  attribute counter of \hcnt_reg[6]\ : label is 28;
  attribute counter of \hcnt_reg[7]\ : label is 28;
  attribute counter of \hcnt_reg[8]\ : label is 28;
  attribute counter of \hcnt_reg[9]\ : label is 28;
  attribute SOFT_HLUTNM of \locked_i_4__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \loops[1]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \loops[2]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \loops[2]_i_4__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \loops[2]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \loops[2]_i_6\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of s4444_i_4 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of s4444_i_5 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \saved_hcnt[11]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \saved_hcnt[11]_i_3__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \saved_hcnt[11]_i_4__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \saved_hcnt[11]_i_5\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \std[0]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \std[2]_i_2__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \vid_std[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \vid_std[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \vid_std[2]_i_4\ : label is "soft_lutpair133";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  dec_std(2 downto 0) <= \^dec_std\(2 downto 0);
  dec_std_locked <= \^dec_std_locked\;
  s4444 <= \^s4444\;
\FSM_onehot_current_state[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[13]_i_7\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__6\
    );
\FSM_onehot_current_state[10]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F0000000000"
    )
    port map (
      I0 => next_state(0),
      I1 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[10]_i_2__3\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__8\
    );
\FSM_onehot_current_state[10]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400040000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_17\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_18\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[10]_i_2__3\
    );
\FSM_onehot_current_state[11]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0EEEE00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_3__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      I5 => \n_0_FSM_onehot_current_state[11]_i_2__1\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__8\
    );
\FSM_onehot_current_state[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_7__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_18\,
      I4 => \n_0_FSM_onehot_current_state[13]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_17\,
      O => \n_0_FSM_onehot_current_state[11]_i_2__1\
    );
\FSM_onehot_current_state[12]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => next_state(0),
      I1 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[12]_i_1__6\
    );
\FSM_onehot_current_state[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_7__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_9__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \^q\(1),
      O => next_state(0)
    );
\FSM_onehot_current_state[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_6\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_2\,
      O => \n_0_FSM_onehot_current_state[12]_i_3__0\
    );
\FSM_onehot_current_state[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_5\,
      O => \n_0_FSM_onehot_current_state[12]_i_4__0\
    );
\FSM_onehot_current_state[12]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30303031"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_8__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_17\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[12]_i_5__0\
    );
\FSM_onehot_current_state[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003575F"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_12\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[13]_i_10\
    );
\FSM_onehot_current_state[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[13]_i_11\
    );
\FSM_onehot_current_state[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0004"
    )
    port map (
      I0 => errcnt_reg(2),
      I1 => errcnt_reg(3),
      I2 => errcnt_reg(0),
      I3 => errcnt_reg(1),
      I4 => \^q\(1),
      I5 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[13]_i_12\
    );
\FSM_onehot_current_state[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[13]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[13]_i_6\,
      I5 => \n_0_FSM_onehot_current_state[13]_i_7\,
      O => \n_0_FSM_onehot_current_state[13]_i_1__6\
    );
\FSM_onehot_current_state[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state[13]_i_8\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[13]_i_2\
    );
\FSM_onehot_current_state[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_8\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_FSM_onehot_current_state[13]_i_3\
    );
\FSM_onehot_current_state[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAFFAAAAAAAAE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_9\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_10\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state[13]_i_11\,
      O => \n_0_FSM_onehot_current_state[13]_i_4\
    );
\FSM_onehot_current_state[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state[13]_i_11\,
      I5 => \match__0\,
      O => \n_0_FSM_onehot_current_state[13]_i_5\
    );
\FSM_onehot_current_state[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[13]_i_6\
    );
\FSM_onehot_current_state[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCCD"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_8__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_17\,
      O => \n_0_FSM_onehot_current_state[13]_i_7\
    );
\FSM_onehot_current_state[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[13]_i_8\
    );
\FSM_onehot_current_state[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => \match__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state[13]_i_11\,
      O => \n_0_FSM_onehot_current_state[13]_i_9\
    );
\FSM_onehot_current_state[14]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[14]_i_10__0\
    );
\FSM_onehot_current_state[14]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF6FFFFF"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \n_0_loops_reg[2]\,
      I2 => \n_0_loops_reg[0]\,
      I3 => I1(1),
      I4 => td_xyz,
      I5 => \n_0_FSM_onehot_current_state[14]_i_22__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_11__0\
    );
\FSM_onehot_current_state[14]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[14]_i_12__0\
    );
\FSM_onehot_current_state[14]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[14]_i_14__0\
    );
\FSM_onehot_current_state[14]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3222222233333333"
    )
    port map (
      I0 => \match__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_loops_reg[2]\,
      I3 => \n_0_loops_reg[1]\,
      I4 => \n_0_loops_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[14]_i_15__0\
    );
\FSM_onehot_current_state[14]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCEC00000000"
    )
    port map (
      I0 => \match__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_27\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_28\,
      O => \n_0_FSM_onehot_current_state[14]_i_16__0\
    );
\FSM_onehot_current_state[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_29\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_FSM_onehot_current_state[14]_i_17\
    );
\FSM_onehot_current_state[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[14]_i_18\
    );
\FSM_onehot_current_state[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFEFEFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \match__0\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[14]_i_19\
    );
\FSM_onehot_current_state[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE00000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_5__0\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_6__0\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_1__4\
    );
\FSM_onehot_current_state[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_8__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_2\
    );
\FSM_onehot_current_state[14]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => I1(1),
      I2 => td_xyz,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[14]_i_20__0\
    );
\FSM_onehot_current_state[14]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
    port map (
      I0 => \match__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[14]_i_21__0\
    );
\FSM_onehot_current_state[14]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => I2,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[14]_i_22__0\
    );
\FSM_onehot_current_state[14]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000047B8"
    )
    port map (
      I0 => saved_hcnt(11),
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_33\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_34\,
      O => \n_0_FSM_onehot_current_state[14]_i_23\
    );
\FSM_onehot_current_state[14]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_35\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_36\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_37\,
      O => \n_0_FSM_onehot_current_state[14]_i_24\
    );
\FSM_onehot_current_state[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A80802A2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_38\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_39\,
      I2 => \n_0_std[2]_i_3__0\,
      I3 => hcnt_reg(4),
      I4 => \n_0_FSM_onehot_current_state[14]_i_40\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_41\,
      O => \n_0_FSM_onehot_current_state[14]_i_25\
    );
\FSM_onehot_current_state[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B847B7B7"
    )
    port map (
      I0 => saved_hcnt(2),
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_42\,
      I3 => hcnt_reg(2),
      I4 => \n_0_std[2]_i_3__0\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_43\,
      O => \n_0_FSM_onehot_current_state[14]_i_26\
    );
\FSM_onehot_current_state[14]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF01"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \^q\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[14]_i_27\
    );
\FSM_onehot_current_state[14]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBAB"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_44\,
      I2 => ad_xyz_err,
      I3 => \n_0_FSM_onehot_current_state[14]_i_20__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[14]_i_28\
    );
\FSM_onehot_current_state[14]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[14]_i_29\
    );
\FSM_onehot_current_state[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_45\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[14]_i_31\
    );
\FSM_onehot_current_state[14]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_8__0\,
      I1 => \^q\(1),
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_46\,
      I4 => \^o3\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_47\,
      O => \n_0_FSM_onehot_current_state[14]_i_32\
    );
\FSM_onehot_current_state[14]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D155555555"
    )
    port map (
      I0 => hcnt_reg(11),
      I1 => \n_0_FSM_onehot_current_state[14]_i_48\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_49\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_saved_hcnt[11]_i_5\,
      O => \n_0_FSM_onehot_current_state[14]_i_33\
    );
\FSM_onehot_current_state[14]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47B84848"
    )
    port map (
      I0 => saved_hcnt(9),
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_50\,
      I3 => hcnt_reg(9),
      I4 => \n_0_std[2]_i_3__0\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_51\,
      O => \n_0_FSM_onehot_current_state[14]_i_34\
    );
\FSM_onehot_current_state[14]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8D727D7"
    )
    port map (
      I0 => \n_0_std[2]_i_3__0\,
      I1 => hcnt_reg(8),
      I2 => \n_0_FSM_onehot_current_state[14]_i_52\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => saved_hcnt(8),
      O => \n_0_FSM_onehot_current_state[14]_i_35\
    );
\FSM_onehot_current_state[14]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2728D828"
    )
    port map (
      I0 => \n_0_std[2]_i_3__0\,
      I1 => hcnt_reg(7),
      I2 => \n_0_FSM_onehot_current_state[14]_i_53\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => saved_hcnt(7),
      O => \n_0_FSM_onehot_current_state[14]_i_36\
    );
\FSM_onehot_current_state[14]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2728D828"
    )
    port map (
      I0 => \n_0_std[2]_i_3__0\,
      I1 => hcnt_reg(6),
      I2 => \n_0_FSM_onehot_current_state[14]_i_54\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => saved_hcnt(6),
      O => \n_0_FSM_onehot_current_state[14]_i_37\
    );
\FSM_onehot_current_state[14]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070F8708F8F078F"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_48\,
      I1 => \n_0_saved_hcnt[11]_i_2__0\,
      I2 => hcnt_reg(5),
      I3 => \n_0_FSM_onehot_current_state[14]_i_55\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_56\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_57\,
      O => \n_0_FSM_onehot_current_state[14]_i_38\
    );
\FSM_onehot_current_state[14]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_loops_reg[0]\,
      I2 => \n_0_std_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => \n_0_loops_reg[2]\,
      O => \n_0_FSM_onehot_current_state[14]_i_39\
    );
\FSM_onehot_current_state[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
    port map (
      I0 => td_trs,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_9__0\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_10__0\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_11__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_3__0\
    );
\FSM_onehot_current_state[14]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888B"
    )
    port map (
      I0 => saved_hcnt(4),
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => \^o1\,
      I3 => \n_0_std_reg[2]\,
      O => \n_0_FSM_onehot_current_state[14]_i_40\
    );
\FSM_onehot_current_state[14]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2728D828"
    )
    port map (
      I0 => \n_0_std[2]_i_3__0\,
      I1 => hcnt_reg(3),
      I2 => \n_0_FSM_onehot_current_state[14]_i_58\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => saved_hcnt(3),
      O => \n_0_FSM_onehot_current_state[14]_i_41\
    );
\FSM_onehot_current_state[14]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000070505"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_56\,
      I3 => \n_0_loops_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I5 => \^o1\,
      O => \n_0_FSM_onehot_current_state[14]_i_42\
    );
\FSM_onehot_current_state[14]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF0A0FC6CF0A0"
    )
    port map (
      I0 => saved_hcnt(0),
      I1 => hcnt_reg(0),
      I2 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I3 => saved_hcnt(1),
      I4 => \n_0_std[2]_i_3__0\,
      I5 => hcnt_reg(1),
      O => \n_0_FSM_onehot_current_state[14]_i_43\
    );
\FSM_onehot_current_state[14]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000FE"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \n_0_loops_reg[2]\,
      I2 => \n_0_loops_reg[1]\,
      I3 => I3,
      I4 => \n_0_FSM_onehot_current_state[14]_i_60\,
      I5 => I2,
      O => \n_0_FSM_onehot_current_state[14]_i_44\
    );
\FSM_onehot_current_state[14]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_errcnt[3]_i_8__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_45\
    );
\FSM_onehot_current_state[14]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_FSM_onehot_current_state[14]_i_46\
    );
\FSM_onehot_current_state[14]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[14]_i_47\
    );
\FSM_onehot_current_state[14]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[14]_i_48\
    );
\FSM_onehot_current_state[14]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_32\,
      O => \n_0_FSM_onehot_current_state[14]_i_49\
    );
\FSM_onehot_current_state[14]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000074"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_12__0\,
      I1 => \match__0\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_14__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_15__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_4__0\
    );
\FSM_onehot_current_state[14]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00057705"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[14]_i_50\
    );
\FSM_onehot_current_state[14]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2728D828"
    )
    port map (
      I0 => \n_0_std[2]_i_3__0\,
      I1 => hcnt_reg(10),
      I2 => \n_0_FSM_onehot_current_state[14]_i_61\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => saved_hcnt(10),
      O => \n_0_FSM_onehot_current_state[14]_i_51\
    );
\FSM_onehot_current_state[14]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00FA000000FA00"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_56\,
      I1 => \n_0_loops_reg[0]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I5 => \n_0_loops_reg[1]\,
      O => \n_0_FSM_onehot_current_state[14]_i_52\
    );
\FSM_onehot_current_state[14]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807FC0C0807F3F3F"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_56\,
      I3 => \n_0_loops_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I5 => \^o1\,
      O => \n_0_FSM_onehot_current_state[14]_i_53\
    );
\FSM_onehot_current_state[14]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A058A708A758A"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_56\,
      I4 => \^o1\,
      I5 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[14]_i_54\
    );
\FSM_onehot_current_state[14]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88AFFFAF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \^o1\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I4 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[14]_i_55\
    );
\FSM_onehot_current_state[14]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => \n_0_std_reg[2]\,
      O => \n_0_FSM_onehot_current_state[14]_i_56\
    );
\FSM_onehot_current_state[14]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BB8B"
    )
    port map (
      I0 => saved_hcnt(5),
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => samples_adr(0),
      I3 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_56\,
      O => \n_0_FSM_onehot_current_state[14]_i_57\
    );
\FSM_onehot_current_state[14]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000300000003000"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \n_0_std_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I3 => samples_adr(0),
      I4 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I5 => \n_0_loops_reg[1]\,
      O => \n_0_FSM_onehot_current_state[14]_i_58\
    );
\FSM_onehot_current_state[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_16__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_5__0\
    );
\FSM_onehot_current_state[14]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[14]_i_60\
    );
\FSM_onehot_current_state[14]_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A857A75"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_32\,
      I1 => \n_0_loops_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I3 => \^o1\,
      I4 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[14]_i_61\
    );
\FSM_onehot_current_state[14]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_31\,
      I2 => \^o1\,
      O => samples_adr(0)
    );
\FSM_onehot_current_state[14]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_17\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_18\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_6__0\
    );
\FSM_onehot_current_state[14]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_2__1\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_3__2\,
      O => \n_0_FSM_onehot_current_state[14]_i_7__0\
    );
\FSM_onehot_current_state[14]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEEEEE0EEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_19\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_15__0\,
      I2 => ad_xyz_err,
      I3 => \n_0_FSM_onehot_current_state[14]_i_20__0\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_9__0\,
      I5 => \n_0_FSM_onehot_current_state[14]_i_21__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_8__0\
    );
\FSM_onehot_current_state[14]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[14]_i_9__0\
    );
\FSM_onehot_current_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      I1 => next_state(0),
      I2 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[13]_i_7\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__5\
    );
\FSM_onehot_current_state[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__4\
    );
\FSM_onehot_current_state[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B0B0B00"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[3]_i_2__2\,
      I3 => \n_0_FSM_onehot_current_state[14]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[14]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__5\
    );
\FSM_onehot_current_state[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[14]_i_7__0\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_17\,
      I2 => \n_0_FSM_onehot_current_state[14]_i_18\,
      O => \n_0_FSM_onehot_current_state[3]_i_2__2\
    );
\FSM_onehot_current_state[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[13]_i_2\,
      I4 => next_state(0),
      O => \n_0_FSM_onehot_current_state[4]_i_1__4\
    );
\FSM_onehot_current_state[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_6\,
      I1 => next_state(0),
      I2 => \n_0_FSM_onehot_current_state[13]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[13]_i_7\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__6\
    );
\FSM_onehot_current_state[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_6\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I4 => next_state(0),
      O => \n_0_FSM_onehot_current_state[6]_i_1__5\
    );
\FSM_onehot_current_state[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      I2 => next_state(0),
      I3 => \n_0_FSM_onehot_current_state[13]_i_7\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__4\
    );
\FSM_onehot_current_state[8]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \^q\(0),
      O => \n_0_FSM_onehot_current_state[8]_i_10__0\
    );
\FSM_onehot_current_state[8]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
    port map (
      I0 => I1(1),
      I1 => I1(2),
      I2 => \n_0_loops_reg[1]\,
      I3 => \n_0_loops_reg[2]\,
      I4 => \n_0_loops_reg[0]\,
      O => \n_0_FSM_onehot_current_state[8]_i_11__0\
    );
\FSM_onehot_current_state[8]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF73F3F7F773F3"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_10__0\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_7\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => td_trs,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => td_xyz,
      O => \n_0_FSM_onehot_current_state[8]_i_12__0\
    );
\FSM_onehot_current_state[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_2__1\,
      I2 => \n_0_FSM_onehot_current_state[8]_i_3__2\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[8]_i_4__2\,
      O => \n_0_FSM_onehot_current_state[8]_i_1__2\
    );
\FSM_onehot_current_state[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001003100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_5__2\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_6__2\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state[8]_i_7\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[8]_i_2__1\
    );
\FSM_onehot_current_state[8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CC8888888888888"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_8__0\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_9__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_hcnt[0]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[8]_i_10__0\,
      O => \n_0_FSM_onehot_current_state[8]_i_3__2\
    );
\FSM_onehot_current_state[8]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_18\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[13]_i_5\,
      O => \n_0_FSM_onehot_current_state[8]_i_4__2\
    );
\FSM_onehot_current_state[8]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3AFFFAF"
    )
    port map (
      I0 => td_trs,
      I1 => td_xyz,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state[8]_i_11__0\,
      O => \n_0_FSM_onehot_current_state[8]_i_5__2\
    );
\FSM_onehot_current_state[8]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \^q\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[8]_i_6__2\
    );
\FSM_onehot_current_state[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_FSM_onehot_current_state[8]_i_7\
    );
\FSM_onehot_current_state[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000032CFFFF"
    )
    port map (
      I0 => \match__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \^q\(0),
      I4 => \n_0_hcnt[0]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[8]_i_12__0\,
      O => \n_0_FSM_onehot_current_state[8]_i_8__0\
    );
\FSM_onehot_current_state[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_FSM_onehot_current_state[8]_i_9__0\
    );
\FSM_onehot_current_state[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => next_state(0),
      I1 => \n_0_FSM_onehot_current_state[13]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_7\,
      I3 => \n_0_FSM_onehot_current_state[9]_i_2__2\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__3\
    );
\FSM_onehot_current_state[9]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[13]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[13]_i_5\,
      O => \n_0_FSM_onehot_current_state[9]_i_2__2\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I21(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__8\,
      Q => \^q\(0),
      R => I21(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1__6\,
      Q => \^q\(1),
      R => I21(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[13]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[14]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[14]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[14]_i_13\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \match__0\,
      CO(2) => \n_1_FSM_onehot_current_state_reg[14]_i_13\,
      CO(1) => \n_2_FSM_onehot_current_state_reg[14]_i_13\,
      CO(0) => \n_3_FSM_onehot_current_state_reg[14]_i_13\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[14]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_current_state[14]_i_23\,
      S(2) => \n_0_FSM_onehot_current_state[14]_i_24\,
      S(1) => \n_0_FSM_onehot_current_state[14]_i_25\,
      S(0) => \n_0_FSM_onehot_current_state[14]_i_26\
    );
\FSM_onehot_current_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[15]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I21(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I21(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\errcnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => errcnt_reg(0),
      O => \p_0_in__1\(0)
    );
\errcnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => errcnt_reg(0),
      I1 => errcnt_reg(1),
      O => \p_0_in__1\(1)
    );
\errcnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => errcnt_reg(2),
      I1 => errcnt_reg(1),
      I2 => errcnt_reg(0),
      O => \p_0_in__1\(2)
    );
\errcnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABEAAAAAAAAAA"
    )
    port map (
      I0 => SR(0),
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_errcnt[3]_i_4__0\,
      I4 => \n_0_errcnt[3]_i_5\,
      I5 => \n_0_errcnt[3]_i_6__0\,
      O => \n_0_errcnt[3]_i_1__1\
    );
\errcnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \^q\(0),
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_errcnt[3]_i_7__0\,
      I5 => \n_0_errcnt[3]_i_8__0\,
      O => \n_0_errcnt[3]_i_2__1\
    );
\errcnt[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => errcnt_reg(3),
      I1 => errcnt_reg(0),
      I2 => errcnt_reg(1),
      I3 => errcnt_reg(2),
      O => \p_0_in__1\(3)
    );
\errcnt[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => tx_ce(0),
      O => \n_0_errcnt[3]_i_4__0\
    );
\errcnt[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \^q\(1),
      O => \n_0_errcnt[3]_i_5\
    );
\errcnt[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_errcnt[3]_i_6__0\
    );
\errcnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \^q\(1),
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_errcnt[3]_i_7__0\
    );
\errcnt[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state[8]_i_7\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_errcnt[3]_i_8__0\
    );
\errcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_errcnt[3]_i_2__1\,
      D => \p_0_in__1\(0),
      Q => errcnt_reg(0),
      R => \n_0_errcnt[3]_i_1__1\
    );
\errcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_errcnt[3]_i_2__1\,
      D => \p_0_in__1\(1),
      Q => errcnt_reg(1),
      R => \n_0_errcnt[3]_i_1__1\
    );
\errcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_errcnt[3]_i_2__1\,
      D => \p_0_in__1\(2),
      Q => errcnt_reg(2),
      R => \n_0_errcnt[3]_i_1__1\
    );
\errcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_errcnt[3]_i_2__1\,
      D => \p_0_in__1\(3),
      Q => errcnt_reg(3),
      R => \n_0_errcnt[3]_i_1__1\
    );
\hcnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00080000"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \n_0_hcnt[0]_i_3\,
      I2 => \n_0_hcnt[0]_i_4\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_hcnt[0]_i_5\,
      I5 => I20(0),
      O => \n_0_hcnt[0]_i_1__0\
    );
\hcnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \^q\(0),
      O => \n_0_hcnt[0]_i_3\
    );
\hcnt[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
    port map (
      I0 => \^q\(1),
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state[8]_i_9__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_hcnt[0]_i_4\
    );
\hcnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_hcnt[0]_i_5\
    );
\hcnt[0]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(3),
      O => \n_0_hcnt[0]_i_6__0\
    );
\hcnt[0]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(2),
      O => \n_0_hcnt[0]_i_7__0\
    );
\hcnt[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(1),
      O => \n_0_hcnt[0]_i_8__0\
    );
\hcnt[0]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => hcnt_reg(0),
      O => \n_0_hcnt[0]_i_9__0\
    );
\hcnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(7),
      O => \n_0_hcnt[4]_i_2__0\
    );
\hcnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(6),
      O => \n_0_hcnt[4]_i_3__0\
    );
\hcnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(5),
      O => \n_0_hcnt[4]_i_4__0\
    );
\hcnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(4),
      O => \n_0_hcnt[4]_i_5__0\
    );
\hcnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(11),
      O => \n_0_hcnt[8]_i_2__0\
    );
\hcnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(10),
      O => \n_0_hcnt[8]_i_3__0\
    );
\hcnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(9),
      O => \n_0_hcnt[8]_i_4__0\
    );
\hcnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => hcnt_reg(8),
      O => \n_0_hcnt[8]_i_5__0\
    );
\hcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_7_hcnt_reg[0]_i_2__0\,
      Q => hcnt_reg(0),
      S => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_hcnt_reg[0]_i_2__0\,
      CO(2) => \n_1_hcnt_reg[0]_i_2__0\,
      CO(1) => \n_2_hcnt_reg[0]_i_2__0\,
      CO(0) => \n_3_hcnt_reg[0]_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_hcnt_reg[0]_i_2__0\,
      O(2) => \n_5_hcnt_reg[0]_i_2__0\,
      O(1) => \n_6_hcnt_reg[0]_i_2__0\,
      O(0) => \n_7_hcnt_reg[0]_i_2__0\,
      S(3) => \n_0_hcnt[0]_i_6__0\,
      S(2) => \n_0_hcnt[0]_i_7__0\,
      S(1) => \n_0_hcnt[0]_i_8__0\,
      S(0) => \n_0_hcnt[0]_i_9__0\
    );
\hcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_5_hcnt_reg[8]_i_1__0\,
      Q => hcnt_reg(10),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_4_hcnt_reg[8]_i_1__0\,
      Q => hcnt_reg(11),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_6_hcnt_reg[0]_i_2__0\,
      Q => hcnt_reg(1),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_5_hcnt_reg[0]_i_2__0\,
      Q => hcnt_reg(2),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_4_hcnt_reg[0]_i_2__0\,
      Q => hcnt_reg(3),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_7_hcnt_reg[4]_i_1__0\,
      Q => hcnt_reg(4),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcnt_reg[0]_i_2__0\,
      CO(3) => \n_0_hcnt_reg[4]_i_1__0\,
      CO(2) => \n_1_hcnt_reg[4]_i_1__0\,
      CO(1) => \n_2_hcnt_reg[4]_i_1__0\,
      CO(0) => \n_3_hcnt_reg[4]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_hcnt_reg[4]_i_1__0\,
      O(2) => \n_5_hcnt_reg[4]_i_1__0\,
      O(1) => \n_6_hcnt_reg[4]_i_1__0\,
      O(0) => \n_7_hcnt_reg[4]_i_1__0\,
      S(3) => \n_0_hcnt[4]_i_2__0\,
      S(2) => \n_0_hcnt[4]_i_3__0\,
      S(1) => \n_0_hcnt[4]_i_4__0\,
      S(0) => \n_0_hcnt[4]_i_5__0\
    );
\hcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_6_hcnt_reg[4]_i_1__0\,
      Q => hcnt_reg(5),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_5_hcnt_reg[4]_i_1__0\,
      Q => hcnt_reg(6),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_4_hcnt_reg[4]_i_1__0\,
      Q => hcnt_reg(7),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_7_hcnt_reg[8]_i_1__0\,
      Q => hcnt_reg(8),
      R => \n_0_hcnt[0]_i_1__0\
    );
\hcnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcnt_reg[4]_i_1__0\,
      CO(3) => \NLW_hcnt_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \n_1_hcnt_reg[8]_i_1__0\,
      CO(1) => \n_2_hcnt_reg[8]_i_1__0\,
      CO(0) => \n_3_hcnt_reg[8]_i_1__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_hcnt_reg[8]_i_1__0\,
      O(2) => \n_5_hcnt_reg[8]_i_1__0\,
      O(1) => \n_6_hcnt_reg[8]_i_1__0\,
      O(0) => \n_7_hcnt_reg[8]_i_1__0\,
      S(3) => \n_0_hcnt[8]_i_2__0\,
      S(2) => \n_0_hcnt[8]_i_3__0\,
      S(1) => \n_0_hcnt[8]_i_4__0\,
      S(0) => \n_0_hcnt[8]_i_5__0\
    );
\hcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_6_hcnt_reg[8]_i_1__0\,
      Q => hcnt_reg(9),
      R => \n_0_hcnt[0]_i_1__0\
    );
\locked_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0E0E"
    )
    port map (
      I0 => \^dec_std_locked\,
      I1 => \n_0_locked_i_2__1\,
      I2 => \^o2\,
      I3 => I20(0),
      I4 => tx_ce(0),
      O => \n_0_locked_i_1__0\
    );
\locked_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_5\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \^q\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \n_0_vid_std[2]_i_3\,
      O => \n_0_locked_i_2__1\
    );
\locked_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_8__0\,
      I1 => \n_0_errcnt[3]_i_5\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => tx_ce(0),
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_locked_i_4__0\,
      O => \^o2\
    );
\locked_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^q\(0),
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_locked_i_4__0\
    );
locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_locked_i_1__0\,
      Q => \^dec_std_locked\,
      R => \<const0>\
    );
\loops[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => \n_0_loops[2]_i_2__0\,
      I2 => I25,
      O => \n_0_loops[0]_i_1__0\
    );
\loops[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => \n_0_loops[2]_i_2__0\,
      I2 => \n_0_loops_reg[0]\,
      I3 => I25,
      O => \n_0_loops[1]_i_1__0\
    );
\loops[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => \n_0_loops[2]_i_2__0\,
      I2 => \n_0_loops_reg[0]\,
      I3 => \n_0_loops_reg[1]\,
      I4 => I25,
      O => \n_0_loops[2]_i_1__0\
    );
\loops[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
    port map (
      I0 => \n_0_loops[2]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[8]_i_9__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => tx_ce(0),
      I4 => \n_0_loops[2]_i_5\,
      I5 => \n_0_loops[2]_i_6\,
      O => \n_0_loops[2]_i_2__0\
    );
\loops[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_loops[2]_i_4__0\
    );
\loops[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \^q\(1),
      O => \n_0_loops[2]_i_5\
    );
\loops[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \^q\(0),
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_loops[2]_i_6\
    );
\loops_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_loops[0]_i_1__0\,
      Q => \n_0_loops_reg[0]\,
      R => \<const0>\
    );
\loops_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_loops[1]_i_1__0\,
      Q => \n_0_loops_reg[1]\,
      R => \<const0>\
    );
\loops_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_loops[2]_i_1__0\,
      Q => \n_0_loops_reg[2]\,
      R => \<const0>\
    );
\s4444_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA2AEA2AEA2A"
    )
    port map (
      I0 => \^s4444\,
      I1 => \n_0_s4444_i_2__0\,
      I2 => \n_0_s4444_i_3__0\,
      I3 => I1(0),
      I4 => tx_ce(0),
      I5 => I20(0),
      O => \n_0_s4444_i_1__0\
    );
\s4444_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[13]_i_11\,
      I1 => td_xyz,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state[13]_i_8\,
      I5 => ad_xyz_err,
      O => \n_0_s4444_i_2__0\
    );
\s4444_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6200000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => n_0_s4444_i_4,
      I3 => n_0_s4444_i_5,
      I4 => \n_0_FSM_onehot_current_state[14]_i_9__0\,
      I5 => tx_ce(0),
      O => \n_0_s4444_i_3__0\
    );
s4444_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o1\,
      O => n_0_s4444_i_4
    );
s4444_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => n_0_s4444_i_5
    );
s4444_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_s4444_i_1__0\,
      Q => \^s4444\,
      R => \<const0>\
    );
\saved_hcnt[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2__0\,
      I1 => \n_0_saved_hcnt[11]_i_3__0\,
      I2 => \n_0_saved_hcnt[11]_i_4__0\,
      I3 => tx_ce(0),
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_saved_hcnt[11]_i_1__0\
    );
\saved_hcnt[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_5\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_saved_hcnt[11]_i_2__0\
    );
\saved_hcnt[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_saved_hcnt[11]_i_3__0\
    );
\saved_hcnt[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_saved_hcnt[11]_i_4__0\
    );
\saved_hcnt[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \^q\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_errcnt[3]_i_5\,
      O => \n_0_saved_hcnt[11]_i_5\
    );
\saved_hcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(0),
      Q => saved_hcnt(0),
      R => I26
    );
\saved_hcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(10),
      Q => saved_hcnt(10),
      R => I26
    );
\saved_hcnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(11),
      Q => saved_hcnt(11),
      R => I26
    );
\saved_hcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(1),
      Q => saved_hcnt(1),
      R => I26
    );
\saved_hcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(2),
      Q => saved_hcnt(2),
      R => I26
    );
\saved_hcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(3),
      Q => saved_hcnt(3),
      R => I26
    );
\saved_hcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(4),
      Q => saved_hcnt(4),
      R => I26
    );
\saved_hcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(5),
      Q => saved_hcnt(5),
      R => I26
    );
\saved_hcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(6),
      Q => saved_hcnt(6),
      R => I26
    );
\saved_hcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(7),
      Q => saved_hcnt(7),
      R => I26
    );
\saved_hcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(8),
      Q => saved_hcnt(8),
      R => I26
    );
\saved_hcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_saved_hcnt[11]_i_1__0\,
      D => hcnt_reg(9),
      Q => saved_hcnt(9),
      R => I26
    );
\std[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_loops_reg[0]\,
      I1 => tx_ce(0),
      I2 => \n_0_std[2]_i_3__0\,
      I3 => \^o1\,
      O => \n_0_std[0]_i_1__0\
    );
\std[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_loops_reg[1]\,
      I1 => tx_ce(0),
      I2 => \n_0_std[2]_i_3__0\,
      I3 => \^o3\,
      O => \n_0_std[1]_i_1__0\
    );
\std[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
    port map (
      I0 => \n_0_loops_reg[2]\,
      I1 => tx_ce(0),
      I2 => \n_0_std[2]_i_3__0\,
      I3 => \n_0_std_reg[2]\,
      O => \n_0_std[2]_i_2__0\
    );
\std[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
    port map (
      I0 => \n_0_saved_hcnt[11]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state[8]_i_7\,
      O => \n_0_std[2]_i_3__0\
    );
\std_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[0]_i_1__0\,
      Q => \^o1\,
      R => I26
    );
\std_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[1]_i_1__0\,
      Q => \^o3\,
      R => I26
    );
\std_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[2]_i_2__0\,
      Q => \n_0_std_reg[2]\,
      R => I26
    );
\vid_std[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_vid_std[2]_i_2__0\,
      I2 => \^dec_std\(0),
      O => \n_0_vid_std[0]_i_1\
    );
\vid_std[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^o3\,
      I1 => \n_0_vid_std[2]_i_2__0\,
      I2 => \^dec_std\(1),
      O => \n_0_vid_std[1]_i_1\
    );
\vid_std[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_std_reg[2]\,
      I1 => \n_0_vid_std[2]_i_2__0\,
      I2 => \^dec_std\(2),
      O => \n_0_vid_std[2]_i_1\
    );
\vid_std[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_errcnt[3]_i_5\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \^q\(0),
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \n_0_vid_std[2]_i_3\,
      O => \n_0_vid_std[2]_i_2__0\
    );
\vid_std[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_vid_std[2]_i_4\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => tx_ce(0),
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_std[2]_i_3\
    );
\vid_std[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_vid_std[2]_i_4\
    );
\vid_std_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_std[0]_i_1\,
      Q => \^dec_std\(0),
      R => I26
    );
\vid_std_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_std[1]_i_1\,
      Q => \^dec_std\(1),
      R => I26
    );
\vid_std_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_std[2]_i_1\,
      Q => \^dec_std\(2),
      R => I26
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_crc is
  port (
    ap_region : out STD_LOGIC;
    O3 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_valid : out STD_LOGIC;
    ff_crc_valid : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_h : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dec_vid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dec_locked : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    I31 : in STD_LOGIC;
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I35 : in STD_LOGIC;
    I36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I38 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_edh_crc;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_crc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_crc : STD_LOGIC_VECTOR ( 15 downto 13 );
  signal ap_crc16 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_crc_reg : STD_LOGIC;
  signal \^ap_region\ : STD_LOGIC;
  signal \^ap_valid\ : STD_LOGIC;
  signal ff_crc : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal ff_crc16 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^ff_crc_valid\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_14\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_15\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_18\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_19\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_20\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_22\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_23\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_24\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_25\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_26\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_27\ : STD_LOGIC;
  signal \n_0_ap_flags_reg[0]_i_13\ : STD_LOGIC;
  signal \n_0_ap_flags_reg[0]_i_21\ : STD_LOGIC;
  signal n_0_ap_valid_i_1 : STD_LOGIC;
  signal \n_0_ff_crc_reg[5]_i_1\ : STD_LOGIC;
  signal n_0_ff_valid_i_1 : STD_LOGIC;
  signal n_0_prev_locked_i_1 : STD_LOGIC;
  signal n_0_prev_locked_reg : STD_LOGIC;
  signal \n_1_ap_flags_reg[0]_i_13\ : STD_LOGIC;
  signal \n_1_ap_flags_reg[0]_i_21\ : STD_LOGIC;
  signal \n_2_ap_flags_reg[0]_i_13\ : STD_LOGIC;
  signal \n_2_ap_flags_reg[0]_i_21\ : STD_LOGIC;
  signal \n_3_ap_flags_reg[0]_i_10\ : STD_LOGIC;
  signal \n_3_ap_flags_reg[0]_i_13\ : STD_LOGIC;
  signal \n_3_ap_flags_reg[0]_i_16\ : STD_LOGIC;
  signal \n_3_ap_flags_reg[0]_i_21\ : STD_LOGIC;
  signal \NLW_ap_flags_reg[0]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_flags_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_flags_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_flags_reg[0]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_flags_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_flags_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_crc_reg[0]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_crc_reg[12]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_crc_reg[13]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ap_crc_reg[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ff_crc_reg[0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \ff_crc_reg[12]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \ff_crc_reg[13]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ff_crc_reg[4]_i_1\ : label is "soft_lutpair369";
begin
  O2(12 downto 0) <= \^o2\(12 downto 0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  ap_region <= \^ap_region\;
  ap_valid <= \^ap_valid\;
  ff_crc_valid <= \^ff_crc_valid\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ap_crc_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o2\(10),
      I1 => dec_vid(0),
      I2 => \^o2\(2),
      I3 => dec_vid(2),
      I4 => \^o2\(6),
      O => ap_crc16(0)
    );
\ap_crc_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o2\(6),
      I1 => dec_vid(2),
      I2 => \^o2\(2),
      I3 => dec_vid(0),
      O => ap_crc16(12)
    );
\ap_crc_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o2\(7),
      I1 => dec_vid(3),
      I2 => \^o2\(3),
      I3 => dec_vid(1),
      O => ap_crc16(13)
    );
\ap_crc_reg[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^ap_region\,
      I1 => \out\(0),
      I2 => dec_h,
      O => ap_crc_reg
    );
\ap_crc_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o2\(2),
      I1 => dec_vid(0),
      I2 => D(9),
      I3 => ap_crc(13),
      O => ap_crc16(3)
    );
\ap_crc_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => ap_crc(14),
      I1 => \^o2\(3),
      I2 => dec_vid(1),
      O => ap_crc16(4)
    );
\ap_crc_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => ap_crc(15),
      I1 => I32,
      O => \n_0_ap_crc_reg[5]_i_1\
    );
\ap_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(0),
      Q => \^o2\(0),
      R => SR(0)
    );
\ap_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(6),
      Q => \^o2\(10),
      R => SR(0)
    );
\ap_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(7),
      Q => \^o2\(11),
      R => SR(0)
    );
\ap_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(12),
      Q => \^o2\(12),
      R => SR(0)
    );
\ap_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(13),
      Q => ap_crc(13),
      R => SR(0)
    );
\ap_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(8),
      Q => ap_crc(14),
      R => SR(0)
    );
\ap_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(9),
      Q => ap_crc(15),
      R => SR(0)
    );
\ap_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(0),
      Q => \^o2\(1),
      R => SR(0)
    );
\ap_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(1),
      Q => \^o2\(2),
      R => SR(0)
    );
\ap_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(3),
      Q => \^o2\(3),
      R => SR(0)
    );
\ap_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(4),
      Q => \^o2\(4),
      R => SR(0)
    );
\ap_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => \n_0_ap_crc_reg[5]_i_1\,
      Q => \^o2\(5),
      R => SR(0)
    );
\ap_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(2),
      Q => \^o2\(6),
      R => SR(0)
    );
\ap_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(3),
      Q => \^o2\(7),
      R => SR(0)
    );
\ap_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(4),
      Q => \^o2\(8),
      R => SR(0)
    );
\ap_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ap_crc_reg,
      D => D(5),
      Q => \^o2\(9),
      R => SR(0)
    );
\ap_flags[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => ap_crc(15),
      I1 => I34,
      O => \n_0_ap_flags[0]_i_14\
    );
\ap_flags[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(12),
      I1 => I27,
      I2 => ap_crc(13),
      I3 => I28,
      I4 => I29,
      I5 => ap_crc(14),
      O => \n_0_ap_flags[0]_i_15\
    );
\ap_flags[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(6),
      I1 => I18,
      I2 => \^o2\(7),
      I3 => I19,
      I4 => I20,
      I5 => \^o2\(8),
      O => \n_0_ap_flags[0]_i_18\
    );
\ap_flags[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(3),
      I1 => I21,
      I2 => \^o2\(4),
      I3 => I22,
      I4 => I23,
      I5 => \^o2\(5),
      O => \n_0_ap_flags[0]_i_19\
    );
\ap_flags[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\(0),
      I1 => I24,
      I2 => \^o2\(1),
      I3 => I25,
      I4 => I26,
      I5 => \^o2\(2),
      O => \n_0_ap_flags[0]_i_20\
    );
\ap_flags[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => ff_crc(15),
      I1 => I33,
      O => \n_0_ap_flags[0]_i_22\
    );
\ap_flags[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(11),
      I1 => I15,
      I2 => ff_crc(13),
      I3 => I16,
      I4 => I17,
      I5 => ff_crc(14),
      O => \n_0_ap_flags[0]_i_23\
    );
\ap_flags[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => ff_crc(10),
      I1 => I3,
      I2 => \^q\(10),
      I3 => I4,
      I4 => I5,
      I5 => \^q\(9),
      O => \n_0_ap_flags[0]_i_24\
    );
\ap_flags[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(6),
      I1 => I6,
      I2 => \^q\(7),
      I3 => I7,
      I4 => I8,
      I5 => \^q\(8),
      O => \n_0_ap_flags[0]_i_25\
    );
\ap_flags[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I9,
      I2 => \^q\(4),
      I3 => I10,
      I4 => I11,
      I5 => \^q\(5),
      O => \n_0_ap_flags[0]_i_26\
    );
\ap_flags[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(0),
      I1 => I12,
      I2 => \^q\(1),
      I3 => I13,
      I4 => I14,
      I5 => \^q\(2),
      O => \n_0_ap_flags[0]_i_27\
    );
\ap_flags_reg[0]_i_10\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_ap_flags_reg[0]_i_13\,
      CO(3 downto 2) => \NLW_ap_flags_reg[0]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => O1(0),
      CO(0) => \n_3_ap_flags_reg[0]_i_10\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_ap_flags_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_ap_flags[0]_i_14\,
      S(0) => \n_0_ap_flags[0]_i_15\
    );
\ap_flags_reg[0]_i_13\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_ap_flags_reg[0]_i_13\,
      CO(2) => \n_1_ap_flags_reg[0]_i_13\,
      CO(1) => \n_2_ap_flags_reg[0]_i_13\,
      CO(0) => \n_3_ap_flags_reg[0]_i_13\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_ap_flags_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \n_0_ap_flags[0]_i_18\,
      S(1) => \n_0_ap_flags[0]_i_19\,
      S(0) => \n_0_ap_flags[0]_i_20\
    );
\ap_flags_reg[0]_i_16\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_ap_flags_reg[0]_i_21\,
      CO(3 downto 2) => \NLW_ap_flags_reg[0]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \n_3_ap_flags_reg[0]_i_16\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_ap_flags_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_ap_flags[0]_i_22\,
      S(0) => \n_0_ap_flags[0]_i_23\
    );
\ap_flags_reg[0]_i_21\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_ap_flags_reg[0]_i_21\,
      CO(2) => \n_1_ap_flags_reg[0]_i_21\,
      CO(1) => \n_2_ap_flags_reg[0]_i_21\,
      CO(0) => \n_3_ap_flags_reg[0]_i_21\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_ap_flags_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_ap_flags[0]_i_24\,
      S(2) => \n_0_ap_flags[0]_i_25\,
      S(1) => \n_0_ap_flags[0]_i_26\,
      S(0) => \n_0_ap_flags[0]_i_27\
    );
ap_region_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I1,
      Q => \^ap_region\,
      R => \<const0>\
    );
ap_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AAEAAA0AAA"
    )
    port map (
      I0 => \^ap_valid\,
      I1 => I35,
      I2 => dec_locked,
      I3 => \out\(0),
      I4 => n_0_prev_locked_reg,
      I5 => rx_rst_int,
      O => n_0_ap_valid_i_1
    );
ap_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_ap_valid_i_1,
      Q => \^ap_valid\,
      R => \<const0>\
    );
\ff_crc_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => ff_crc(10),
      I1 => dec_vid(0),
      I2 => \^q\(2),
      I3 => dec_vid(2),
      I4 => \^q\(6),
      O => ff_crc16(0)
    );
\ff_crc_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(6),
      I1 => dec_vid(2),
      I2 => \^q\(2),
      I3 => dec_vid(0),
      O => ff_crc16(12)
    );
\ff_crc_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(7),
      I1 => dec_vid(3),
      I2 => \^q\(3),
      I3 => dec_vid(1),
      O => ff_crc16(13)
    );
\ff_crc_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(2),
      I1 => dec_vid(0),
      I2 => I30(9),
      I3 => ff_crc(13),
      O => ff_crc16(3)
    );
\ff_crc_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => ff_crc(14),
      I1 => \^q\(3),
      I2 => dec_vid(1),
      O => ff_crc16(4)
    );
\ff_crc_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => ff_crc(15),
      I1 => I31,
      O => \n_0_ff_crc_reg[5]_i_1\
    );
\ff_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => ff_crc16(0),
      Q => \^q\(0),
      R => I36(0)
    );
\ff_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(6),
      Q => ff_crc(10),
      R => I36(0)
    );
\ff_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(7),
      Q => \^q\(10),
      R => I36(0)
    );
\ff_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => ff_crc16(12),
      Q => \^q\(11),
      R => I36(0)
    );
\ff_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => ff_crc16(13),
      Q => ff_crc(13),
      R => I36(0)
    );
\ff_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(8),
      Q => ff_crc(14),
      R => I36(0)
    );
\ff_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(9),
      Q => ff_crc(15),
      R => I36(0)
    );
\ff_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(0),
      Q => \^q\(1),
      R => I36(0)
    );
\ff_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(1),
      Q => \^q\(2),
      R => I36(0)
    );
\ff_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => ff_crc16(3),
      Q => \^q\(3),
      R => I36(0)
    );
\ff_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => ff_crc16(4),
      Q => \^q\(4),
      R => I36(0)
    );
\ff_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => \n_0_ff_crc_reg[5]_i_1\,
      Q => \^q\(5),
      R => I36(0)
    );
\ff_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(2),
      Q => \^q\(6),
      R => I36(0)
    );
\ff_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(3),
      Q => \^q\(7),
      R => I36(0)
    );
\ff_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(4),
      Q => \^q\(8),
      R => I36(0)
    );
\ff_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I37(0),
      D => I30(5),
      Q => \^q\(9),
      R => I36(0)
    );
ff_region_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I2,
      Q => O3,
      R => \<const0>\
    );
ff_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AAEAAA0AAA"
    )
    port map (
      I0 => \^ff_crc_valid\,
      I1 => I38,
      I2 => dec_locked,
      I3 => \out\(0),
      I4 => n_0_prev_locked_reg,
      I5 => rx_rst_int,
      O => n_0_ff_valid_i_1
    );
ff_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_ff_valid_i_1,
      Q => \^ff_crc_valid\,
      R => \<const0>\
    );
prev_locked_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
    port map (
      I0 => n_0_prev_locked_reg,
      I1 => dec_locked,
      I2 => \out\(0),
      I3 => rx_rst_int,
      O => n_0_prev_locked_i_1
    );
prev_locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_prev_locked_i_1,
      Q => n_0_prev_locked_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_crc_15 is
  port (
    ap_region : out STD_LOGIC;
    O1 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_valid : out STD_LOGIC;
    ff_crc_valid : out STD_LOGIC;
    I1 : in STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    dec_h : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dec_vid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I30 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dec_locked : in STD_LOGIC;
    I31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I32 : in STD_LOGIC;
    I33 : in STD_LOGIC;
    I34 : in STD_LOGIC;
    I35 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I36 : in STD_LOGIC;
    I37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I38 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_edh_crc_15 : entity is "v_smpte_sdi_v3_0_edh_crc";
end smpte_sdiv_smpte_sdi_v3_0_edh_crc_15;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_crc_15 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_crc16 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_crc_reg : STD_LOGIC;
  signal \^ap_region\ : STD_LOGIC;
  signal \^ap_valid\ : STD_LOGIC;
  signal ff_crc16 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^ff_crc_valid\ : STD_LOGIC;
  signal \n_0_CRC/ap_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_CRC/ff_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_2__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_prev_locked_i_1__0\ : STD_LOGIC;
  signal n_0_prev_locked_reg : STD_LOGIC;
  signal \n_0_vid_out[2]_i_26\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_27\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_29\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_30\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_32\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_33\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_34\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_35\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_36\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_37\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_38\ : STD_LOGIC;
  signal \n_0_vid_out_reg[2]_i_25\ : STD_LOGIC;
  signal \n_0_vid_out_reg[2]_i_28\ : STD_LOGIC;
  signal \n_1_vid_out_reg[2]_i_25\ : STD_LOGIC;
  signal \n_1_vid_out_reg[2]_i_28\ : STD_LOGIC;
  signal \n_2_vid_out_reg[2]_i_25\ : STD_LOGIC;
  signal \n_2_vid_out_reg[2]_i_28\ : STD_LOGIC;
  signal \n_3_vid_out_reg[2]_i_16\ : STD_LOGIC;
  signal \n_3_vid_out_reg[2]_i_17\ : STD_LOGIC;
  signal \n_3_vid_out_reg[2]_i_25\ : STD_LOGIC;
  signal \n_3_vid_out_reg[2]_i_28\ : STD_LOGIC;
  signal \NLW_vid_out_reg[2]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vid_out_reg[2]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vid_out_reg[2]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_vid_out_reg[2]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vid_out_reg[2]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vid_out_reg[2]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_crc_reg[0]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_crc_reg[12]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_crc_reg[13]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ap_crc_reg[4]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \ff_crc_reg[0]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ff_crc_reg[12]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ff_crc_reg[13]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ff_crc_reg[4]_i_1__0\ : label is "soft_lutpair150";
begin
  O1 <= \^o1\;
  O3(15 downto 0) <= \^o3\(15 downto 0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  ap_region <= \^ap_region\;
  ap_valid <= \^ap_valid\;
  ff_crc_valid <= \^ff_crc_valid\;
\CRC/ap_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AAEAAA0AAA"
    )
    port map (
      I0 => \^ap_valid\,
      I1 => I36,
      I2 => dec_locked,
      I3 => tx_ce(0),
      I4 => n_0_prev_locked_reg,
      I5 => I31(0),
      O => \n_0_CRC/ap_valid_i_1__0\
    );
\CRC/ff_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AAEAAA0AAA"
    )
    port map (
      I0 => \^ff_crc_valid\,
      I1 => I38,
      I2 => dec_locked,
      I3 => tx_ce(0),
      I4 => n_0_prev_locked_reg,
      I5 => I31(0),
      O => \n_0_CRC/ff_valid_i_1__0\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ap_crc_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o3\(10),
      I1 => dec_vid(0),
      I2 => \^o3\(2),
      I3 => dec_vid(2),
      I4 => \^o3\(6),
      O => ap_crc16(0)
    );
\ap_crc_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o3\(6),
      I1 => dec_vid(2),
      I2 => \^o3\(2),
      I3 => dec_vid(0),
      O => ap_crc16(12)
    );
\ap_crc_reg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o3\(7),
      I1 => dec_vid(3),
      I2 => \^o3\(3),
      I3 => dec_vid(1),
      O => ap_crc16(13)
    );
\ap_crc_reg[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^ap_region\,
      I1 => tx_ce(0),
      I2 => dec_h,
      O => ap_crc_reg
    );
\ap_crc_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^o3\(2),
      I1 => dec_vid(0),
      I2 => D(9),
      I3 => \^o3\(13),
      O => ap_crc16(3)
    );
\ap_crc_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \^o3\(14),
      I1 => \^o3\(3),
      I2 => dec_vid(1),
      O => ap_crc16(4)
    );
\ap_crc_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(15),
      I1 => I32,
      O => \n_0_ap_crc_reg[5]_i_1__0\
    );
\ap_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(0),
      Q => \^o3\(0),
      R => SR(0)
    );
\ap_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(6),
      Q => \^o3\(10),
      R => SR(0)
    );
\ap_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(7),
      Q => \^o3\(11),
      R => SR(0)
    );
\ap_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(12),
      Q => \^o3\(12),
      R => SR(0)
    );
\ap_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(13),
      Q => \^o3\(13),
      R => SR(0)
    );
\ap_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(8),
      Q => \^o3\(14),
      R => SR(0)
    );
\ap_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(9),
      Q => \^o3\(15),
      R => SR(0)
    );
\ap_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(0),
      Q => \^o3\(1),
      R => SR(0)
    );
\ap_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(1),
      Q => \^o3\(2),
      R => SR(0)
    );
\ap_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(3),
      Q => \^o3\(3),
      R => SR(0)
    );
\ap_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => ap_crc16(4),
      Q => \^o3\(4),
      R => SR(0)
    );
\ap_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => \n_0_ap_crc_reg[5]_i_1__0\,
      Q => \^o3\(5),
      R => SR(0)
    );
\ap_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(2),
      Q => \^o3\(6),
      R => SR(0)
    );
\ap_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(3),
      Q => \^o3\(7),
      R => SR(0)
    );
\ap_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(4),
      Q => \^o3\(8),
      R => SR(0)
    );
\ap_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ap_crc_reg,
      D => D(5),
      Q => \^o3\(9),
      R => SR(0)
    );
ap_region_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I1,
      Q => \^ap_region\,
      R => \<const0>\
    );
ap_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_CRC/ap_valid_i_1__0\,
      Q => \^ap_valid\,
      R => \<const0>\
    );
\ff_crc_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^q\(10),
      I1 => dec_vid(0),
      I2 => \^q\(2),
      I3 => dec_vid(2),
      I4 => \^q\(6),
      O => ff_crc16(0)
    );
\ff_crc_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(6),
      I1 => dec_vid(2),
      I2 => \^q\(2),
      I3 => dec_vid(0),
      O => ff_crc16(12)
    );
\ff_crc_reg[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(7),
      I1 => dec_vid(3),
      I2 => \^q\(3),
      I3 => dec_vid(1),
      O => ff_crc16(13)
    );
\ff_crc_reg[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o1\,
      O => \n_0_ff_crc_reg[15]_i_2__0\
    );
\ff_crc_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \^q\(2),
      I1 => dec_vid(0),
      I2 => I30(9),
      I3 => \^q\(13),
      O => ff_crc16(3)
    );
\ff_crc_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \^q\(14),
      I1 => \^q\(3),
      I2 => dec_vid(1),
      O => ff_crc16(4)
    );
\ff_crc_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(15),
      I1 => I33,
      O => \n_0_ff_crc_reg[5]_i_1__0\
    );
\ff_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => ff_crc16(0),
      Q => \^q\(0),
      R => I37(0)
    );
\ff_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(6),
      Q => \^q\(10),
      R => I37(0)
    );
\ff_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(7),
      Q => \^q\(11),
      R => I37(0)
    );
\ff_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => ff_crc16(12),
      Q => \^q\(12),
      R => I37(0)
    );
\ff_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => ff_crc16(13),
      Q => \^q\(13),
      R => I37(0)
    );
\ff_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(8),
      Q => \^q\(14),
      R => I37(0)
    );
\ff_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(9),
      Q => \^q\(15),
      R => I37(0)
    );
\ff_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(0),
      Q => \^q\(1),
      R => I37(0)
    );
\ff_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(1),
      Q => \^q\(2),
      R => I37(0)
    );
\ff_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => ff_crc16(3),
      Q => \^q\(3),
      R => I37(0)
    );
\ff_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => ff_crc16(4),
      Q => \^q\(4),
      R => I37(0)
    );
\ff_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => \n_0_ff_crc_reg[5]_i_1__0\,
      Q => \^q\(5),
      R => I37(0)
    );
\ff_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(2),
      Q => \^q\(6),
      R => I37(0)
    );
\ff_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(3),
      Q => \^q\(7),
      R => I37(0)
    );
\ff_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(4),
      Q => \^q\(8),
      R => I37(0)
    );
\ff_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_ff_crc_reg[15]_i_2__0\,
      D => I30(5),
      Q => \^q\(9),
      R => I37(0)
    );
ff_region_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I2,
      Q => \^o1\,
      R => \<const0>\
    );
ff_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_CRC/ff_valid_i_1__0\,
      Q => \^ff_crc_valid\,
      R => \<const0>\
    );
\prev_locked_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
    port map (
      I0 => n_0_prev_locked_reg,
      I1 => dec_locked,
      I2 => tx_ce(0),
      I3 => I31(0),
      O => \n_0_prev_locked_i_1__0\
    );
prev_locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_prev_locked_i_1__0\,
      Q => n_0_prev_locked_reg,
      R => \<const0>\
    );
\vid_out[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^q\(15),
      I1 => I34,
      O => \n_0_vid_out[2]_i_26\
    );
\vid_out[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(13),
      I1 => I12,
      I2 => \^q\(14),
      I3 => I13,
      I4 => I14,
      I5 => \^q\(12),
      O => \n_0_vid_out[2]_i_27\
    );
\vid_out[2]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o3\(15),
      I1 => I35,
      O => \n_0_vid_out[2]_i_29\
    );
\vid_out[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(13),
      I1 => I27,
      I2 => \^o3\(14),
      I3 => I28,
      I4 => I29,
      I5 => \^o3\(12),
      O => \n_0_vid_out[2]_i_30\
    );
\vid_out[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(7),
      I1 => I3,
      I2 => \^q\(8),
      I3 => I4,
      I4 => I5,
      I5 => \^q\(6),
      O => \n_0_vid_out[2]_i_32\
    );
\vid_out[2]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(3),
      I1 => I6,
      I2 => \^q\(4),
      I3 => I7,
      I4 => I8,
      I5 => \^q\(5),
      O => \n_0_vid_out[2]_i_33\
    );
\vid_out[2]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^q\(0),
      I1 => I9,
      I2 => \^q\(1),
      I3 => I10,
      I4 => I11,
      I5 => \^q\(2),
      O => \n_0_vid_out[2]_i_34\
    );
\vid_out[2]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(10),
      I1 => I15,
      I2 => \^o3\(11),
      I3 => I16,
      I4 => I17,
      I5 => \^o3\(9),
      O => \n_0_vid_out[2]_i_35\
    );
\vid_out[2]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(7),
      I1 => I18,
      I2 => \^o3\(8),
      I3 => I19,
      I4 => I20,
      I5 => \^o3\(6),
      O => \n_0_vid_out[2]_i_36\
    );
\vid_out[2]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(3),
      I1 => I21,
      I2 => \^o3\(4),
      I3 => I22,
      I4 => I23,
      I5 => \^o3\(5),
      O => \n_0_vid_out[2]_i_37\
    );
\vid_out[2]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o3\(0),
      I1 => I24,
      I2 => \^o3\(1),
      I3 => I25,
      I4 => I26,
      I5 => \^o3\(2),
      O => \n_0_vid_out[2]_i_38\
    );
\vid_out_reg[2]_i_16\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_vid_out_reg[2]_i_25\,
      CO(3 downto 2) => \NLW_vid_out_reg[2]_i_16_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \n_3_vid_out_reg[2]_i_16\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_vid_out_reg[2]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_vid_out[2]_i_26\,
      S(0) => \n_0_vid_out[2]_i_27\
    );
\vid_out_reg[2]_i_17\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_vid_out_reg[2]_i_28\,
      CO(3 downto 2) => \NLW_vid_out_reg[2]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => O2(0),
      CO(0) => \n_3_vid_out_reg[2]_i_17\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_vid_out_reg[2]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_vid_out[2]_i_29\,
      S(0) => \n_0_vid_out[2]_i_30\
    );
\vid_out_reg[2]_i_25\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_vid_out_reg[2]_i_25\,
      CO(2) => \n_1_vid_out_reg[2]_i_25\,
      CO(1) => \n_2_vid_out_reg[2]_i_25\,
      CO(0) => \n_3_vid_out_reg[2]_i_25\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_vid_out_reg[2]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \n_0_vid_out[2]_i_32\,
      S(1) => \n_0_vid_out[2]_i_33\,
      S(0) => \n_0_vid_out[2]_i_34\
    );
\vid_out_reg[2]_i_28\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_vid_out_reg[2]_i_28\,
      CO(2) => \n_1_vid_out_reg[2]_i_28\,
      CO(1) => \n_2_vid_out_reg[2]_i_28\,
      CO(0) => \n_3_vid_out_reg[2]_i_28\,
      CYINIT => \<const0>\,
      DI(3) => \<const1>\,
      DI(2) => \<const1>\,
      DI(1) => \<const1>\,
      DI(0) => \<const1>\,
      O(3 downto 0) => \NLW_vid_out_reg[2]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_vid_out[2]_i_35\,
      S(2) => \n_0_vid_out[2]_i_36\,
      S(1) => \n_0_vid_out[2]_i_37\,
      S(0) => \n_0_vid_out[2]_i_38\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_errcnt is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_edh_next : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_edh_errcnt;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_errcnt is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \n_0_cntr[11]_i_2\ : STD_LOGIC;
  signal \n_0_cntr[11]_i_3\ : STD_LOGIC;
  signal \n_0_cntr[11]_i_4\ : STD_LOGIC;
  signal \n_0_cntr[11]_i_5\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_15\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_16\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_17\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_22\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_23\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_24\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_25\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_26\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_27\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_28\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_29\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_30\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_31\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_32\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_33\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_34\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_35\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_36\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_37\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_6\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_7\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_8\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_9\ : STD_LOGIC;
  signal \n_0_cntr[3]_i_2\ : STD_LOGIC;
  signal \n_0_cntr[3]_i_3\ : STD_LOGIC;
  signal \n_0_cntr[3]_i_4\ : STD_LOGIC;
  signal \n_0_cntr[3]_i_5\ : STD_LOGIC;
  signal \n_0_cntr[7]_i_2\ : STD_LOGIC;
  signal \n_0_cntr[7]_i_3\ : STD_LOGIC;
  signal \n_0_cntr[7]_i_4\ : STD_LOGIC;
  signal \n_0_cntr[7]_i_5\ : STD_LOGIC;
  signal \n_0_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_cntr_reg[15]_i_18\ : STD_LOGIC;
  signal \n_0_cntr_reg[15]_i_19\ : STD_LOGIC;
  signal \n_0_cntr_reg[15]_i_20\ : STD_LOGIC;
  signal \n_0_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_1_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_1_cntr_reg[15]_i_18\ : STD_LOGIC;
  signal \n_1_cntr_reg[15]_i_19\ : STD_LOGIC;
  signal \n_1_cntr_reg[15]_i_20\ : STD_LOGIC;
  signal \n_1_cntr_reg[15]_i_21\ : STD_LOGIC;
  signal \n_1_cntr_reg[15]_i_3\ : STD_LOGIC;
  signal \n_1_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_2_cntr_reg[15]_i_18\ : STD_LOGIC;
  signal \n_2_cntr_reg[15]_i_19\ : STD_LOGIC;
  signal \n_2_cntr_reg[15]_i_20\ : STD_LOGIC;
  signal \n_2_cntr_reg[15]_i_21\ : STD_LOGIC;
  signal \n_2_cntr_reg[15]_i_3\ : STD_LOGIC;
  signal \n_2_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_3_cntr_reg[15]_i_18\ : STD_LOGIC;
  signal \n_3_cntr_reg[15]_i_19\ : STD_LOGIC;
  signal \n_3_cntr_reg[15]_i_20\ : STD_LOGIC;
  signal \n_3_cntr_reg[15]_i_21\ : STD_LOGIC;
  signal \n_3_cntr_reg[15]_i_3\ : STD_LOGIC;
  signal \n_3_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_4_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_4_cntr_reg[15]_i_3\ : STD_LOGIC;
  signal \n_4_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_4_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_5_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_5_cntr_reg[15]_i_3\ : STD_LOGIC;
  signal \n_5_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_5_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_6_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_6_cntr_reg[15]_i_3\ : STD_LOGIC;
  signal \n_6_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_6_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \n_7_cntr_reg[11]_i_1\ : STD_LOGIC;
  signal \n_7_cntr_reg[15]_i_3\ : STD_LOGIC;
  signal \n_7_cntr_reg[3]_i_1\ : STD_LOGIC;
  signal \n_7_cntr_reg[7]_i_1\ : STD_LOGIC;
  signal \next_count__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_cntr_reg[15]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cntr_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute counter : integer;
  attribute counter of \cntr_reg[0]\ : label is 23;
  attribute counter of \cntr_reg[10]\ : label is 23;
  attribute counter of \cntr_reg[11]\ : label is 23;
  attribute counter of \cntr_reg[12]\ : label is 23;
  attribute counter of \cntr_reg[13]\ : label is 23;
  attribute counter of \cntr_reg[14]\ : label is 23;
  attribute counter of \cntr_reg[15]\ : label is 23;
  attribute counter of \cntr_reg[1]\ : label is 23;
  attribute counter of \cntr_reg[2]\ : label is 23;
  attribute counter of \cntr_reg[3]\ : label is 23;
  attribute counter of \cntr_reg[4]\ : label is 23;
  attribute counter of \cntr_reg[5]\ : label is 23;
  attribute counter of \cntr_reg[6]\ : label is 23;
  attribute counter of \cntr_reg[7]\ : label is 23;
  attribute counter of \cntr_reg[8]\ : label is 23;
  attribute counter of \cntr_reg[9]\ : label is 23;
begin
  O2(15 downto 0) <= \^o2\(15 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\cntr[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(11),
      O => \n_0_cntr[11]_i_2\
    );
\cntr[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(10),
      O => \n_0_cntr[11]_i_3\
    );
\cntr[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(9),
      O => \n_0_cntr[11]_i_4\
    );
\cntr[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(8),
      O => \n_0_cntr[11]_i_5\
    );
\cntr[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \next_count__0\(8),
      I1 => \next_count__0\(10),
      I2 => \next_count__0\(6),
      I3 => \next_count__0\(4),
      I4 => \next_count__0\(9),
      I5 => \next_count__0\(11),
      O => \n_0_cntr[15]_i_15\
    );
\cntr[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \next_count__0\(7),
      I1 => \next_count__0\(5),
      I2 => \next_count__0\(0),
      I3 => \next_count__0\(2),
      I4 => \next_count__0\(1),
      I5 => \next_count__0\(3),
      O => \n_0_cntr[15]_i_16\
    );
\cntr[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \next_count__0\(14),
      I1 => \next_count__0\(12),
      I2 => \next_count__0\(15),
      I3 => \next_count__0\(13),
      O => \n_0_cntr[15]_i_17\
    );
\cntr[15]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(11),
      O => \n_0_cntr[15]_i_22\
    );
\cntr[15]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(10),
      O => \n_0_cntr[15]_i_23\
    );
\cntr[15]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(9),
      O => \n_0_cntr[15]_i_24\
    );
\cntr[15]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(8),
      O => \n_0_cntr[15]_i_25\
    );
\cntr[15]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(7),
      O => \n_0_cntr[15]_i_26\
    );
\cntr[15]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(6),
      O => \n_0_cntr[15]_i_27\
    );
\cntr[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(5),
      O => \n_0_cntr[15]_i_28\
    );
\cntr[15]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(4),
      O => \n_0_cntr[15]_i_29\
    );
\cntr[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(3),
      O => \n_0_cntr[15]_i_30\
    );
\cntr[15]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(2),
      O => \n_0_cntr[15]_i_31\
    );
\cntr[15]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(1),
      O => \n_0_cntr[15]_i_32\
    );
\cntr[15]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\(0),
      O => \n_0_cntr[15]_i_33\
    );
\cntr[15]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(15),
      O => \n_0_cntr[15]_i_34\
    );
\cntr[15]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(14),
      O => \n_0_cntr[15]_i_35\
    );
\cntr[15]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(13),
      O => \n_0_cntr[15]_i_36\
    );
\cntr[15]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(12),
      O => \n_0_cntr[15]_i_37\
    );
\cntr[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_cntr[15]_i_15\,
      I1 => \n_0_cntr[15]_i_16\,
      I2 => \n_0_cntr[15]_i_17\,
      I3 => \out\(0),
      I4 => tx_edh_next,
      I5 => I1,
      O => O1
    );
\cntr[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(15),
      O => \n_0_cntr[15]_i_6\
    );
\cntr[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(14),
      O => \n_0_cntr[15]_i_7\
    );
\cntr[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(13),
      O => \n_0_cntr[15]_i_8\
    );
\cntr[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(12),
      O => \n_0_cntr[15]_i_9\
    );
\cntr[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(3),
      O => \n_0_cntr[3]_i_2\
    );
\cntr[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(2),
      O => \n_0_cntr[3]_i_3\
    );
\cntr[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(1),
      O => \n_0_cntr[3]_i_4\
    );
\cntr[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^o2\(0),
      O => \n_0_cntr[3]_i_5\
    );
\cntr[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(7),
      O => \n_0_cntr[7]_i_2\
    );
\cntr[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(6),
      O => \n_0_cntr[7]_i_3\
    );
\cntr[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(5),
      O => \n_0_cntr[7]_i_4\
    );
\cntr[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o2\(4),
      O => \n_0_cntr[7]_i_5\
    );
\cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_7_cntr_reg[3]_i_1\,
      Q => \^o2\(0),
      R => I16
    );
\cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_5_cntr_reg[11]_i_1\,
      Q => \^o2\(10),
      R => I16
    );
\cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_4_cntr_reg[11]_i_1\,
      Q => \^o2\(11),
      R => I16
    );
\cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cntr_reg[7]_i_1\,
      CO(3) => \n_0_cntr_reg[11]_i_1\,
      CO(2) => \n_1_cntr_reg[11]_i_1\,
      CO(1) => \n_2_cntr_reg[11]_i_1\,
      CO(0) => \n_3_cntr_reg[11]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_cntr_reg[11]_i_1\,
      O(2) => \n_5_cntr_reg[11]_i_1\,
      O(1) => \n_6_cntr_reg[11]_i_1\,
      O(0) => \n_7_cntr_reg[11]_i_1\,
      S(3) => \n_0_cntr[11]_i_2\,
      S(2) => \n_0_cntr[11]_i_3\,
      S(1) => \n_0_cntr[11]_i_4\,
      S(0) => \n_0_cntr[11]_i_5\
    );
\cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_7_cntr_reg[15]_i_3\,
      Q => \^o2\(12),
      R => I16
    );
\cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_6_cntr_reg[15]_i_3\,
      Q => \^o2\(13),
      R => I16
    );
\cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_5_cntr_reg[15]_i_3\,
      Q => \^o2\(14),
      R => I16
    );
\cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_4_cntr_reg[15]_i_3\,
      Q => \^o2\(15),
      R => I16
    );
\cntr_reg[15]_i_18\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cntr_reg[15]_i_19\,
      CO(3) => \n_0_cntr_reg[15]_i_18\,
      CO(2) => \n_1_cntr_reg[15]_i_18\,
      CO(1) => \n_2_cntr_reg[15]_i_18\,
      CO(0) => \n_3_cntr_reg[15]_i_18\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \next_count__0\(11 downto 8),
      S(3) => \n_0_cntr[15]_i_22\,
      S(2) => \n_0_cntr[15]_i_23\,
      S(1) => \n_0_cntr[15]_i_24\,
      S(0) => \n_0_cntr[15]_i_25\
    );
\cntr_reg[15]_i_19\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cntr_reg[15]_i_20\,
      CO(3) => \n_0_cntr_reg[15]_i_19\,
      CO(2) => \n_1_cntr_reg[15]_i_19\,
      CO(1) => \n_2_cntr_reg[15]_i_19\,
      CO(0) => \n_3_cntr_reg[15]_i_19\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \next_count__0\(7 downto 4),
      S(3) => \n_0_cntr[15]_i_26\,
      S(2) => \n_0_cntr[15]_i_27\,
      S(1) => \n_0_cntr[15]_i_28\,
      S(0) => \n_0_cntr[15]_i_29\
    );
\cntr_reg[15]_i_20\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_cntr_reg[15]_i_20\,
      CO(2) => \n_1_cntr_reg[15]_i_20\,
      CO(1) => \n_2_cntr_reg[15]_i_20\,
      CO(0) => \n_3_cntr_reg[15]_i_20\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \^o2\(0),
      O(3 downto 0) => \next_count__0\(3 downto 0),
      S(3) => \n_0_cntr[15]_i_30\,
      S(2) => \n_0_cntr[15]_i_31\,
      S(1) => \n_0_cntr[15]_i_32\,
      S(0) => \n_0_cntr[15]_i_33\
    );
\cntr_reg[15]_i_21\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cntr_reg[15]_i_18\,
      CO(3) => \NLW_cntr_reg[15]_i_21_CO_UNCONNECTED\(3),
      CO(2) => \n_1_cntr_reg[15]_i_21\,
      CO(1) => \n_2_cntr_reg[15]_i_21\,
      CO(0) => \n_3_cntr_reg[15]_i_21\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \next_count__0\(15 downto 12),
      S(3) => \n_0_cntr[15]_i_34\,
      S(2) => \n_0_cntr[15]_i_35\,
      S(1) => \n_0_cntr[15]_i_36\,
      S(0) => \n_0_cntr[15]_i_37\
    );
\cntr_reg[15]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cntr_reg[11]_i_1\,
      CO(3) => \NLW_cntr_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \n_1_cntr_reg[15]_i_3\,
      CO(1) => \n_2_cntr_reg[15]_i_3\,
      CO(0) => \n_3_cntr_reg[15]_i_3\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_cntr_reg[15]_i_3\,
      O(2) => \n_5_cntr_reg[15]_i_3\,
      O(1) => \n_6_cntr_reg[15]_i_3\,
      O(0) => \n_7_cntr_reg[15]_i_3\,
      S(3) => \n_0_cntr[15]_i_6\,
      S(2) => \n_0_cntr[15]_i_7\,
      S(1) => \n_0_cntr[15]_i_8\,
      S(0) => \n_0_cntr[15]_i_9\
    );
\cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_6_cntr_reg[3]_i_1\,
      Q => \^o2\(1),
      R => I16
    );
\cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_5_cntr_reg[3]_i_1\,
      Q => \^o2\(2),
      R => I16
    );
\cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_4_cntr_reg[3]_i_1\,
      Q => \^o2\(3),
      R => I16
    );
\cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_cntr_reg[3]_i_1\,
      CO(2) => \n_1_cntr_reg[3]_i_1\,
      CO(1) => \n_2_cntr_reg[3]_i_1\,
      CO(0) => \n_3_cntr_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_cntr_reg[3]_i_1\,
      O(2) => \n_5_cntr_reg[3]_i_1\,
      O(1) => \n_6_cntr_reg[3]_i_1\,
      O(0) => \n_7_cntr_reg[3]_i_1\,
      S(3) => \n_0_cntr[3]_i_2\,
      S(2) => \n_0_cntr[3]_i_3\,
      S(1) => \n_0_cntr[3]_i_4\,
      S(0) => \n_0_cntr[3]_i_5\
    );
\cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_7_cntr_reg[7]_i_1\,
      Q => \^o2\(4),
      R => I16
    );
\cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_6_cntr_reg[7]_i_1\,
      Q => \^o2\(5),
      R => I16
    );
\cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_5_cntr_reg[7]_i_1\,
      Q => \^o2\(6),
      R => I16
    );
\cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_4_cntr_reg[7]_i_1\,
      Q => \^o2\(7),
      R => I16
    );
\cntr_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_cntr_reg[3]_i_1\,
      CO(3) => \n_0_cntr_reg[7]_i_1\,
      CO(2) => \n_1_cntr_reg[7]_i_1\,
      CO(1) => \n_2_cntr_reg[7]_i_1\,
      CO(0) => \n_3_cntr_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_cntr_reg[7]_i_1\,
      O(2) => \n_5_cntr_reg[7]_i_1\,
      O(1) => \n_6_cntr_reg[7]_i_1\,
      O(0) => \n_7_cntr_reg[7]_i_1\,
      S(3) => \n_0_cntr[7]_i_2\,
      S(2) => \n_0_cntr[7]_i_3\,
      S(1) => \n_0_cntr[7]_i_4\,
      S(0) => \n_0_cntr[7]_i_5\
    );
\cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_7_cntr_reg[11]_i_1\,
      Q => \^o2\(8),
      R => I16
    );
\cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I2,
      D => \n_6_cntr_reg[11]_i_1\,
      Q => \^o2\(9),
      R => I16
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_flags is
  port (
    O1 : out STD_LOGIC;
    rx_edh_anc : out STD_LOGIC;
    rx_edh_ap : out STD_LOGIC;
    rx_edh_ff : out STD_LOGIC;
    rx_edh_errcnt_en : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I1 : in STD_LOGIC;
    rx_edh_packet_flags : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_usrclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_edh_flags;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_flags is
  signal \<const0>\ : STD_LOGIC;
  signal \n_0_anc_flags_reg[1]\ : STD_LOGIC;
  signal \n_0_anc_flags_reg[2]\ : STD_LOGIC;
  signal \n_0_anc_flags_reg[3]\ : STD_LOGIC;
  signal \n_0_anc_flags_reg[4]\ : STD_LOGIC;
  signal \n_0_ap_flags_reg[1]\ : STD_LOGIC;
  signal \n_0_ap_flags_reg[2]\ : STD_LOGIC;
  signal \n_0_ap_flags_reg[3]\ : STD_LOGIC;
  signal \n_0_ap_flags_reg[4]\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_10\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_11\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_12\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_13\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_14\ : STD_LOGIC;
  signal \n_0_cntr[15]_i_4\ : STD_LOGIC;
  signal \n_0_ff_flags_reg[1]\ : STD_LOGIC;
  signal \n_0_ff_flags_reg[2]\ : STD_LOGIC;
  signal \n_0_ff_flags_reg[3]\ : STD_LOGIC;
  signal \n_0_ff_flags_reg[4]\ : STD_LOGIC;
  signal \^rx_edh_anc\ : STD_LOGIC;
  signal \^rx_edh_ap\ : STD_LOGIC;
  signal \^rx_edh_ff\ : STD_LOGIC;
begin
  rx_edh_anc <= \^rx_edh_anc\;
  rx_edh_ap <= \^rx_edh_ap\;
  rx_edh_ff <= \^rx_edh_ff\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\anc_flags_reg[0]\: unisim.vcomponents.FDRE
    port map (
      C => rx_usrclk,
      CE => I14(0),
      D => D(0),
      Q => \^rx_edh_anc\,
      R => I13(0)
    );
\anc_flags_reg[1]\: unisim.vcomponents.FDRE
    port map (
      C => rx_usrclk,
      CE => I14(0),
      D => D(1),
      Q => \n_0_anc_flags_reg[1]\,
      R => I13(0)
    );
\anc_flags_reg[2]\: unisim.vcomponents.FDRE
    port map (
      C => rx_usrclk,
      CE => I14(0),
      D => \<const0>\,
      Q => \n_0_anc_flags_reg[2]\,
      R => I13(0)
    );
\anc_flags_reg[3]\: unisim.vcomponents.FDRE
    port map (
      C => rx_usrclk,
      CE => I14(0),
      D => D(2),
      Q => \n_0_anc_flags_reg[3]\,
      R => I13(0)
    );
\anc_flags_reg[4]\: unisim.vcomponents.FDRE
    port map (
      C => rx_usrclk,
      CE => I14(0),
      D => D(3),
      Q => \n_0_anc_flags_reg[4]\,
      R => I13(0)
    );
\ap_flags_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I15(0),
      D => D(0),
      Q => \^rx_edh_ap\,
      R => I13(0)
    );
\ap_flags_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I15(0),
      D => D(1),
      Q => \n_0_ap_flags_reg[1]\,
      R => I13(0)
    );
\ap_flags_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I15(0),
      D => \<const0>\,
      Q => \n_0_ap_flags_reg[2]\,
      R => I13(0)
    );
\ap_flags_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I15(0),
      D => D(2),
      Q => \n_0_ap_flags_reg[3]\,
      R => I13(0)
    );
\ap_flags_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I15(0),
      D => D(3),
      Q => \n_0_ap_flags_reg[4]\,
      R => I13(0)
    );
\cntr[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \^rx_edh_ap\,
      I1 => rx_edh_errcnt_en(10),
      I2 => rx_edh_errcnt_en(5),
      I3 => \^rx_edh_ff\,
      I4 => rx_edh_errcnt_en(1),
      I5 => \n_0_anc_flags_reg[1]\,
      O => \n_0_cntr[15]_i_10\
    );
\cntr[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_anc_flags_reg[4]\,
      I1 => rx_edh_errcnt_en(4),
      I2 => rx_edh_errcnt_en(14),
      I3 => \n_0_ap_flags_reg[4]\,
      I4 => rx_edh_errcnt_en(15),
      I5 => rx_edh_packet_flags(0),
      O => \n_0_cntr[15]_i_11\
    );
\cntr[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_ap_flags_reg[3]\,
      I1 => rx_edh_errcnt_en(13),
      I2 => rx_edh_errcnt_en(9),
      I3 => \n_0_ff_flags_reg[4]\,
      I4 => rx_edh_errcnt_en(11),
      I5 => \n_0_ap_flags_reg[1]\,
      O => \n_0_cntr[15]_i_12\
    );
\cntr[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_anc_flags_reg[3]\,
      I1 => rx_edh_errcnt_en(3),
      I2 => rx_edh_errcnt_en(2),
      I3 => \n_0_anc_flags_reg[2]\,
      I4 => rx_edh_errcnt_en(7),
      I5 => \n_0_ff_flags_reg[2]\,
      O => \n_0_cntr[15]_i_13\
    );
\cntr[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => \n_0_ff_flags_reg[1]\,
      I1 => rx_edh_errcnt_en(6),
      I2 => rx_edh_errcnt_en(0),
      I3 => \^rx_edh_anc\,
      I4 => rx_edh_errcnt_en(12),
      I5 => \n_0_ap_flags_reg[2]\,
      O => \n_0_cntr[15]_i_14\
    );
\cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
    port map (
      I0 => rx_edh_errcnt_en(8),
      I1 => \n_0_ff_flags_reg[3]\,
      I2 => \n_0_cntr[15]_i_4\,
      I3 => I1,
      O => O1
    );
\cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_cntr[15]_i_10\,
      I1 => \n_0_cntr[15]_i_11\,
      I2 => \n_0_cntr[15]_i_12\,
      I3 => \n_0_cntr[15]_i_13\,
      I4 => \n_0_cntr[15]_i_14\,
      O => \n_0_cntr[15]_i_4\
    );
\ff_flags_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => D(0),
      Q => \^rx_edh_ff\,
      R => I13(0)
    );
\ff_flags_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => D(1),
      Q => \n_0_ff_flags_reg[1]\,
      R => I13(0)
    );
\ff_flags_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => \<const0>\,
      Q => \n_0_ff_flags_reg[2]\,
      R => I13(0)
    );
\ff_flags_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => D(2),
      Q => \n_0_ff_flags_reg[3]\,
      R => I13(0)
    );
\ff_flags_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => D(3),
      Q => \n_0_ff_flags_reg[4]\,
      R => I13(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_loc is
  port (
    tx_edh_next : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_edh_loc;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_loc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
edh_next_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I1,
      Q => tx_edh_next,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_loc_11 is
  port (
    tx_edh_next : out STD_LOGIC;
    I1 : in STD_LOGIC;
    tx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_edh_loc_11 : entity is "v_smpte_sdi_v3_0_edh_loc";
end smpte_sdiv_smpte_sdi_v3_0_edh_loc_11;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_loc_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
edh_next_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I1,
      Q => tx_edh_next,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_rx is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    rx_edh_packet_flags : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_edh_ap_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_ff_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_anc_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    O32 : out STD_LOGIC;
    O33 : out STD_LOGIC;
    O34 : out STD_LOGIC;
    O35 : out STD_LOGIC;
    O36 : out STD_LOGIC;
    O37 : out STD_LOGIC;
    O38 : out STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_vid : in STD_LOGIC_VECTOR ( 9 downto 0 );
    O6 : in STD_LOGIC;
    anc_edh_local : in STD_LOGIC;
    ap_valid : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ff_crc_valid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_edh_next : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    tx_edh_next : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_edh_rx;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_rx is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o32\ : STD_LOGIC;
  signal \^o33\ : STD_LOGIC;
  signal \^o34\ : STD_LOGIC;
  signal \^o35\ : STD_LOGIC;
  signal \^o36\ : STD_LOGIC;
  signal \^o37\ : STD_LOGIC;
  signal \^o38\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \checksum_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal edh_missing0_out : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[15]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[15]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[17]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[18]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[19]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[21]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[22]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[25]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[25]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_20__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_21__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_31__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_32\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_33\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_2__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[15]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[16]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[17]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[18]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[19]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[20]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[21]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[22]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[23]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[24]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[25]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[26]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[27]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_anc_flags[4]_i_2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[11]_i_4\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_3\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[9]_i_1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_ap_crc_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_ap_crc_reg_reg[9]\ : STD_LOGIC;
  signal n_0_ap_crc_valid_i_1 : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_11\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_6\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_5\ : STD_LOGIC;
  signal \n_0_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal n_0_edh_chksum_err_i_1 : STD_LOGIC;
  signal n_0_edh_chksum_err_i_2 : STD_LOGIC;
  signal n_0_edh_format_err_i_1 : STD_LOGIC;
  signal n_0_edh_format_err_i_2 : STD_LOGIC;
  signal n_0_edh_format_err_i_4 : STD_LOGIC;
  signal n_0_edh_format_err_i_5 : STD_LOGIC;
  signal n_0_edh_format_err_i_6 : STD_LOGIC;
  signal n_0_edh_missing_i_1 : STD_LOGIC;
  signal n_0_edh_missing_i_2 : STD_LOGIC;
  signal n_0_edh_missing_i_3 : STD_LOGIC;
  signal n_0_edh_parity_err_i_1 : STD_LOGIC;
  signal n_0_edh_parity_err_i_10 : STD_LOGIC;
  signal n_0_edh_parity_err_i_11 : STD_LOGIC;
  signal n_0_edh_parity_err_i_2 : STD_LOGIC;
  signal n_0_edh_parity_err_i_3 : STD_LOGIC;
  signal n_0_edh_parity_err_i_4 : STD_LOGIC;
  signal n_0_edh_parity_err_i_5 : STD_LOGIC;
  signal n_0_edh_parity_err_i_6 : STD_LOGIC;
  signal n_0_edh_parity_err_i_7 : STD_LOGIC;
  signal n_0_edh_parity_err_i_8 : STD_LOGIC;
  signal n_0_edh_parity_err_i_9 : STD_LOGIC;
  signal \n_0_ff_crc_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[10]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_4\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_5\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_6\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[12]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[13]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[14]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_4__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[1]_i_1__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[2]_i_1__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[3]_i_1__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[4]_i_1__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[6]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[9]_i_1\ : STD_LOGIC;
  signal n_0_ff_crc_valid_i_1 : STD_LOGIC;
  signal \n_0_rx_anc_flg_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_anc_flg_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_3\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_4\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_5\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_6\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_7\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_8\ : STD_LOGIC;
  signal \n_0_rx_ap_flg_reg[4]_i_9\ : STD_LOGIC;
  signal n_0_rx_edh_i_1 : STD_LOGIC;
  signal n_0_rx_edh_reg : STD_LOGIC;
  signal \n_0_rx_ff_flg_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_rx_ff_flg_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_rx_ff_flg_reg[4]_i_3\ : STD_LOGIC;
  signal \n_1_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal next_state1 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rx_ap_crc_valid : STD_LOGIC;
  signal \^rx_edh_packet_flags\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_ff_crc_valid : STD_LOGIC;
  signal \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[0]_i_2__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[0]_i_3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_2__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[11]_i_2__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_2__2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_2__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[15]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_2__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_2__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[20]_i_4\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[20]_i_6\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[20]_i_7\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[20]_i_9\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[21]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_11\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_15\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_16\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_17\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_16\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_18\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_21__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_24\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_25\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_28\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_29\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_2__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_3\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_30\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_32\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_33\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_5\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_6\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_7\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_8\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_2__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_2__1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_2__3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_2__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_2__4\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_2__3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_2__1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \anc_flags[3]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \ap_crc_reg[11]_i_3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \checksum[8]_i_3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \checksum[8]_i_4\ : label is "soft_lutpair378";
  attribute counter : integer;
  attribute counter of \checksum_reg[0]\ : label is 19;
  attribute counter of \checksum_reg[1]\ : label is 19;
  attribute counter of \checksum_reg[2]\ : label is 19;
  attribute counter of \checksum_reg[3]\ : label is 19;
  attribute counter of \checksum_reg[4]\ : label is 19;
  attribute counter of \checksum_reg[5]\ : label is 19;
  attribute counter of \checksum_reg[6]\ : label is 19;
  attribute counter of \checksum_reg[7]\ : label is 19;
  attribute counter of \checksum_reg[8]\ : label is 19;
  attribute SOFT_HLUTNM of edh_chksum_err_i_1 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of edh_format_err_i_5 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of edh_format_err_i_6 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of edh_missing_i_1 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of edh_parity_err_i_1 : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of edh_parity_err_i_10 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of edh_parity_err_i_6 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of edh_parity_err_i_7 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \rx_anc_flg_reg[4]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \rx_ap_flg_reg[4]_i_3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \rx_ap_flg_reg[4]_i_4\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \rx_ap_flg_reg[4]_i_5\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \rx_ap_flg_reg[4]_i_7\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \rx_ap_flg_reg[4]_i_8\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \rx_ap_flg_reg[4]_i_9\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \rx_ff_flg_reg[4]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \rx_ff_flg_reg[4]_i_3\ : label is "soft_lutpair377";
begin
  O1 <= \^o1\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O32 <= \^o32\;
  O33 <= \^o33\;
  O34 <= \^o34\;
  O35 <= \^o35\;
  O36 <= \^o36\;
  O37 <= \^o37\;
  O38 <= \^o38\;
  O5 <= \^o5\;
  O9 <= \^o9\;
  Q(5 downto 0) <= \^q\(5 downto 0);
  rx_edh_packet_flags(0) <= \^rx_edh_packet_flags\(0);
\FSM_onehot_current_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00F000F080F08"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[0]_i_2__1\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[0]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__0\
    );
\FSM_onehot_current_state[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => tx_edh_next,
      I2 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[0]_i_2__1\
    );
\FSM_onehot_current_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2800"
    )
    port map (
      I0 => O4(0),
      I1 => \checksum_reg__0\(8),
      I2 => dec_vid(9),
      I3 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      O => \n_0_FSM_onehot_current_state[0]_i_3\
    );
\FSM_onehot_current_state[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000040004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[10]_i_2__2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[10]_i_1\
    );
\FSM_onehot_current_state[10]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[10]_i_2__2\
    );
\FSM_onehot_current_state[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[11]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__1\
    );
\FSM_onehot_current_state[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[11]_i_2__0\
    );
\FSM_onehot_current_state[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2__2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[12]_i_1\
    );
\FSM_onehot_current_state[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[12]_i_2__2\
    );
\FSM_onehot_current_state[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000040004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[13]_i_2__1\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[13]_i_1__0\
    );
\FSM_onehot_current_state[13]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[13]_i_2__1\
    );
\FSM_onehot_current_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000040004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[14]_i_2__1\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[14]_i_1\
    );
\FSM_onehot_current_state[14]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[20]_i_2\,
      O => \n_0_FSM_onehot_current_state[14]_i_2__1\
    );
\FSM_onehot_current_state[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[15]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[15]_i_1\
    );
\FSM_onehot_current_state[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[15]_i_2\
    );
\FSM_onehot_current_state[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000400000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__1\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[16]_i_1\
    );
\FSM_onehot_current_state[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[20]_i_2\,
      O => \n_0_FSM_onehot_current_state[16]_i_2__1\
    );
\FSM_onehot_current_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000AA0020002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[17]_i_1\
    );
\FSM_onehot_current_state[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000AA0080008000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[18]_i_1\
    );
\FSM_onehot_current_state[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000BA0010001000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[19]_i_1\
    );
\FSM_onehot_current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000080008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[1]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[1]_i_1\
    );
\FSM_onehot_current_state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I2 => tx_edh_next,
      O => \n_0_FSM_onehot_current_state[1]_i_2__0\
    );
\FSM_onehot_current_state[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000EC0020002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[20]_i_1\
    );
\FSM_onehot_current_state[20]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_FSM_onehot_current_state[20]_i_10\
    );
\FSM_onehot_current_state[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF1F1F1FFF5FFF5"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[20]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[20]_i_5\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state[20]_i_6\,
      I5 => \n_0_FSM_onehot_current_state[20]_i_7\,
      O => \n_0_FSM_onehot_current_state[20]_i_2\
    );
\FSM_onehot_current_state[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[22]\,
      I4 => \n_0_ap_crc_reg[11]_i_3\,
      I5 => \n_0_FSM_onehot_current_state[20]_i_8\,
      O => \n_0_FSM_onehot_current_state[20]_i_3\
    );
\FSM_onehot_current_state[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"033E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[20]_i_4\
    );
\FSM_onehot_current_state[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[20]_i_9\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_8\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state[20]_i_10\,
      I5 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_FSM_onehot_current_state[20]_i_5\
    );
\FSM_onehot_current_state[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[20]_i_6\
    );
\FSM_onehot_current_state[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_ap_crc_reg[11]_i_3\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_FSM_onehot_current_state[20]_i_7\
    );
\FSM_onehot_current_state[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_rx_ap_flg_reg[4]_i_9\,
      I5 => \n_0_FSM_onehot_current_state[20]_i_6\,
      O => \n_0_FSM_onehot_current_state[20]_i_8\
    );
\FSM_onehot_current_state[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[24]\,
      I1 => \n_0_FSM_onehot_current_state_reg[27]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[25]\,
      O => \n_0_FSM_onehot_current_state[20]_i_9\
    );
\FSM_onehot_current_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_6\,
      I4 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[21]_i_1\
    );
\FSM_onehot_current_state[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[22]_i_1\
    );
\FSM_onehot_current_state[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20220000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[23]_i_1\
    );
\FSM_onehot_current_state[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222020000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I2 => next_state1,
      I3 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[24]_i_1\
    );
\FSM_onehot_current_state[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD4FDD7"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_15\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state[24]_i_16\,
      O => \n_0_FSM_onehot_current_state[24]_i_11\
    );
\FSM_onehot_current_state[24]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[24]_i_12\
    );
\FSM_onehot_current_state[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[25]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      I5 => \n_0_FSM_onehot_current_state[24]_i_17\,
      O => \n_0_FSM_onehot_current_state[24]_i_13\
    );
\FSM_onehot_current_state[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[24]_i_14\
    );
\FSM_onehot_current_state[24]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[25]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      I4 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_FSM_onehot_current_state[24]_i_15\
    );
\FSM_onehot_current_state[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      I3 => \n_0_FSM_onehot_current_state_reg[25]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_FSM_onehot_current_state[24]_i_16\
    );
\FSM_onehot_current_state[24]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[24]_i_17\
    );
\FSM_onehot_current_state[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => O4(0),
      I1 => \checksum_reg__0\(8),
      I2 => dec_vid(9),
      O => next_state1
    );
\FSM_onehot_current_state[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[24]_i_7\,
      I3 => n_0_edh_format_err_i_6,
      O => \n_0_FSM_onehot_current_state[24]_i_3\
    );
\FSM_onehot_current_state[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03033D3F00000101"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_11\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state[24]_i_12\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state[24]_i_13\,
      O => \n_0_FSM_onehot_current_state[24]_i_5\
    );
\FSM_onehot_current_state[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8EEEEEEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state[24]_i_13\,
      O => \n_0_FSM_onehot_current_state[24]_i_6\
    );
\FSM_onehot_current_state[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state[24]_i_14\,
      O => \n_0_FSM_onehot_current_state[24]_i_7\
    );
\FSM_onehot_current_state[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \checksum_reg__0\(6),
      I1 => dec_vid(6),
      I2 => \checksum_reg__0\(7),
      I3 => dec_vid(7),
      I4 => dec_vid(8),
      I5 => \checksum_reg__0\(8),
      O => S(0)
    );
\FSM_onehot_current_state[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E020202"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[25]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[25]_i_1\
    );
\FSM_onehot_current_state[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002002020020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I3 => I6,
      I4 => \n_0_FSM_onehot_current_state[26]_i_6\,
      I5 => I7,
      O => \n_0_FSM_onehot_current_state[25]_i_2\
    );
\FSM_onehot_current_state[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0000808"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_6\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_7\,
      O => \n_0_FSM_onehot_current_state[26]_i_1\
    );
\FSM_onehot_current_state[26]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_17\,
      I1 => n_0_edh_parity_err_i_6,
      I2 => \n_0_FSM_onehot_current_state_reg[27]\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_8\,
      I4 => \n_0_rx_ap_flg_reg[4]_i_8\,
      O => \n_0_FSM_onehot_current_state[26]_i_10\
    );
\FSM_onehot_current_state[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCFCFCD4"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_18\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_19\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_20__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_11\
    );
\FSM_onehot_current_state[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033D0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_21__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_18\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_22\,
      O => \n_0_FSM_onehot_current_state[26]_i_12\
    );
\FSM_onehot_current_state[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[24]\,
      I3 => \n_0_FSM_onehot_current_state_reg[25]\,
      I4 => \n_0_FSM_onehot_current_state_reg[26]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_23\,
      O => \n_0_FSM_onehot_current_state[26]_i_13\
    );
\FSM_onehot_current_state[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_24\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[26]_i_14\
    );
\FSM_onehot_current_state[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[26]_i_15\
    );
\FSM_onehot_current_state[26]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[24]\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[26]_i_16\
    );
\FSM_onehot_current_state[26]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500007F7D0300"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_25\,
      I1 => \n_0_FSM_onehot_current_state_reg[20]\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_26\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_27\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_28\,
      O => \n_0_FSM_onehot_current_state[26]_i_17\
    );
\FSM_onehot_current_state[26]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_29\,
      O => \n_0_FSM_onehot_current_state[26]_i_18\
    );
\FSM_onehot_current_state[26]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[26]_i_19\
    );
\FSM_onehot_current_state[26]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_30\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_31__0\,
      I4 => n_0_edh_parity_err_i_9,
      I5 => \n_0_rx_ap_flg_reg[4]_i_5\,
      O => \n_0_FSM_onehot_current_state[26]_i_20__0\
    );
\FSM_onehot_current_state[26]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[26]_i_21__0\
    );
\FSM_onehot_current_state[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEBFEEBFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_32\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_33\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_29\,
      O => \n_0_FSM_onehot_current_state[26]_i_22\
    );
\FSM_onehot_current_state[26]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[26]_i_23\
    );
\FSM_onehot_current_state[26]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[26]\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_FSM_onehot_current_state[26]_i_24\
    );
\FSM_onehot_current_state[26]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[16]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_FSM_onehot_current_state[26]_i_25\
    );
\FSM_onehot_current_state[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[24]\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[22]\,
      I5 => \n_0_FSM_onehot_current_state_reg[21]\,
      O => \n_0_FSM_onehot_current_state[26]_i_26\
    );
\FSM_onehot_current_state[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[25]\,
      I5 => \n_0_FSM_onehot_current_state_reg[26]\,
      O => \n_0_FSM_onehot_current_state[26]_i_27\
    );
\FSM_onehot_current_state[26]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[18]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_FSM_onehot_current_state[26]_i_28\
    );
\FSM_onehot_current_state[26]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[18]\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[26]_i_29\
    );
\FSM_onehot_current_state[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => n_0_rx_edh_reg,
      I2 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[26]_i_2__0\
    );
\FSM_onehot_current_state[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_8\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_8\,
      I2 => \n_0_FSM_onehot_current_state_reg[27]\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_9\,
      O => \n_0_FSM_onehot_current_state[26]_i_3\
    );
\FSM_onehot_current_state[26]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[25]\,
      I1 => \n_0_FSM_onehot_current_state_reg[26]\,
      I2 => \n_0_FSM_onehot_current_state_reg[27]\,
      O => \n_0_FSM_onehot_current_state[26]_i_30\
    );
\FSM_onehot_current_state[26]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[17]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[21]\,
      I5 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_FSM_onehot_current_state[26]_i_31__0\
    );
\FSM_onehot_current_state[26]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[26]_i_32\
    );
\FSM_onehot_current_state[26]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[18]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[26]_i_33\
    );
\FSM_onehot_current_state[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_10\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_9\,
      O => \n_0_FSM_onehot_current_state[26]_i_4\
    );
\FSM_onehot_current_state[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_11\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_12\,
      O => \n_0_FSM_onehot_current_state[26]_i_5\
    );
\FSM_onehot_current_state[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_12\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_11\,
      O => \n_0_FSM_onehot_current_state[26]_i_6\
    );
\FSM_onehot_current_state[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_10\,
      I1 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_9\,
      O => \n_0_FSM_onehot_current_state[26]_i_7\
    );
\FSM_onehot_current_state[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_FSM_onehot_current_state[26]_i_8\
    );
\FSM_onehot_current_state[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000DFD0D0D"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_13\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_14\,
      I2 => n_0_edh_parity_err_i_7,
      I3 => \n_0_FSM_onehot_current_state[26]_i_15\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_16\,
      I5 => \n_0_rx_ap_flg_reg[4]_i_7\,
      O => \n_0_FSM_onehot_current_state[26]_i_9\
    );
\FSM_onehot_current_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000080008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[2]_i_2__1\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[2]_i_1\
    );
\FSM_onehot_current_state[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => n_0_rx_edh_reg,
      I2 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[2]_i_2__1\
    );
\FSM_onehot_current_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8000800000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[3]_i_2__1\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[3]_i_1\
    );
\FSM_onehot_current_state[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[3]_i_2__1\
    );
\FSM_onehot_current_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8000800000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[4]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[4]_i_1\
    );
\FSM_onehot_current_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[4]_i_2\
    );
\FSM_onehot_current_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000080008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[5]_i_2__3\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__0\
    );
\FSM_onehot_current_state[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[5]_i_2__3\
    );
\FSM_onehot_current_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000080008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[6]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[6]_i_1\
    );
\FSM_onehot_current_state[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => I6,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[20]_i_2\,
      O => \n_0_FSM_onehot_current_state[6]_i_2__0\
    );
\FSM_onehot_current_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8000800000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[7]_i_2__4\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[7]_i_1\
    );
\FSM_onehot_current_state[7]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I1 => I7,
      I2 => \n_0_FSM_onehot_current_state[20]_i_2\,
      O => \n_0_FSM_onehot_current_state[7]_i_2__4\
    );
\FSM_onehot_current_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8000800000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[8]_i_2__3\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[8]_i_1\
    );
\FSM_onehot_current_state[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[24]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[20]_i_2\,
      O => \n_0_FSM_onehot_current_state[8]_i_2__3\
    );
\FSM_onehot_current_state[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000040004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[9]_i_2__1\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__0\
    );
\FSM_onehot_current_state[9]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[20]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[24]_i_3\,
      O => \n_0_FSM_onehot_current_state[9]_i_2__1\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I8(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[12]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[13]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[14]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[14]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[15]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[15]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[16]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[16]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[17]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[17]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[18]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[18]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[19]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[19]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[20]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[20]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[21]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[21]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[22]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[22]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[23]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[23]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[24]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[24]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[25]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[25]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[26]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[26]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[27]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I8(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I8(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\anc_flags[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => \^o5\,
      O => O8
    );
\anc_flags[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFEFFFFFFFF"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o3\,
      I2 => \^o5\,
      I3 => dec_vid(6),
      I4 => O6,
      I5 => \n_0_anc_flags[4]_i_2\,
      O => D(1)
    );
\anc_flags[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CCEE"
    )
    port map (
      I0 => rx_ap_crc_valid,
      I1 => O10,
      I2 => rx_ff_crc_valid,
      I3 => dec_vid(6),
      I4 => I2,
      O => \n_0_anc_flags[4]_i_2\
    );
\ap_crc_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF10000000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_ap_crc_reg[5]_i_2\,
      I2 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I3 => dec_vid(2),
      I4 => \out\(0),
      I5 => \^o16\,
      O => \n_0_ap_crc_reg[0]_i_1__1\
    );
\ap_crc_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(6),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[11]_i_2\,
      I4 => \n_0_ap_crc_reg_reg[10]\,
      O => \n_0_ap_crc_reg[10]_i_1\
    );
\ap_crc_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(7),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[11]_i_2\,
      I4 => \n_0_ap_crc_reg_reg[11]\,
      O => \n_0_ap_crc_reg[11]_i_1\
    );
\ap_crc_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_ap_crc_reg[11]_i_3\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_ap_crc_reg[11]_i_4\,
      I5 => \n_0_rx_ap_flg_reg[4]_i_3\,
      O => \n_0_ap_crc_reg[11]_i_2\
    );
\ap_crc_reg[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_ap_crc_reg[11]_i_3\
    );
\ap_crc_reg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => n_0_edh_format_err_i_5,
      I3 => \n_0_rx_ap_flg_reg[4]_i_8\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \out\(0),
      O => \n_0_ap_crc_reg[11]_i_4\
    );
\ap_crc_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[15]_i_2\,
      I4 => \^o35\,
      O => \n_0_ap_crc_reg[12]_i_1\
    );
\ap_crc_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[15]_i_2\,
      I4 => \^o34\,
      O => \n_0_ap_crc_reg[13]_i_1\
    );
\ap_crc_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[15]_i_2\,
      I4 => \^o33\,
      O => \n_0_ap_crc_reg[14]_i_1\
    );
\ap_crc_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[15]_i_2\,
      I4 => \^o32\,
      O => \n_0_ap_crc_reg[15]_i_1\
    );
\ap_crc_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I1 => \n_0_ap_crc_reg[15]_i_3\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_rx_ap_flg_reg[4]_i_6\,
      O => \n_0_ap_crc_reg[15]_i_2\
    );
\ap_crc_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      I5 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_ap_crc_reg[15]_i_3\
    );
\ap_crc_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF10000000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_ap_crc_reg[5]_i_2\,
      I2 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I3 => dec_vid(3),
      I4 => \out\(0),
      I5 => \^o17\,
      O => \n_0_ap_crc_reg[1]_i_1__1\
    );
\ap_crc_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF10000000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_ap_crc_reg[5]_i_2\,
      I2 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I3 => dec_vid(4),
      I4 => \out\(0),
      I5 => \^o18\,
      O => \n_0_ap_crc_reg[2]_i_1__1\
    );
\ap_crc_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF10000000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_ap_crc_reg[5]_i_2\,
      I2 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I3 => dec_vid(5),
      I4 => \out\(0),
      I5 => \^o19\,
      O => \n_0_ap_crc_reg[3]_i_1__1\
    );
\ap_crc_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF10000000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_ap_crc_reg[5]_i_2\,
      I2 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I3 => dec_vid(6),
      I4 => \out\(0),
      I5 => \^o20\,
      O => \n_0_ap_crc_reg[4]_i_1__1\
    );
\ap_crc_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF10000000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_ap_crc_reg[5]_i_2\,
      I2 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I3 => dec_vid(7),
      I4 => \out\(0),
      I5 => \^o21\,
      O => \n_0_ap_crc_reg[5]_i_1__1\
    );
\ap_crc_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
    port map (
      I0 => n_0_edh_parity_err_i_6,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_8\,
      O => \n_0_ap_crc_reg[5]_i_2\
    );
\ap_crc_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[11]_i_2\,
      I4 => \^o38\,
      O => \n_0_ap_crc_reg[6]_i_1\
    );
\ap_crc_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[11]_i_2\,
      I4 => \^o37\,
      O => \n_0_ap_crc_reg[7]_i_1\
    );
\ap_crc_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[11]_i_2\,
      I4 => \^o36\,
      O => \n_0_ap_crc_reg[8]_i_1\
    );
\ap_crc_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ap_crc_reg[11]_i_2\,
      I4 => \n_0_ap_crc_reg_reg[9]\,
      O => \n_0_ap_crc_reg[9]_i_1\
    );
\ap_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[0]_i_1__1\,
      Q => \^o16\,
      R => \<const0>\
    );
\ap_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[10]_i_1\,
      Q => \n_0_ap_crc_reg_reg[10]\,
      R => \<const0>\
    );
\ap_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[11]_i_1\,
      Q => \n_0_ap_crc_reg_reg[11]\,
      R => \<const0>\
    );
\ap_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[12]_i_1\,
      Q => \^o35\,
      R => \<const0>\
    );
\ap_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[13]_i_1\,
      Q => \^o34\,
      R => \<const0>\
    );
\ap_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[14]_i_1\,
      Q => \^o33\,
      R => \<const0>\
    );
\ap_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[15]_i_1\,
      Q => \^o32\,
      R => \<const0>\
    );
\ap_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[1]_i_1__1\,
      Q => \^o17\,
      R => \<const0>\
    );
\ap_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[2]_i_1__1\,
      Q => \^o18\,
      R => \<const0>\
    );
\ap_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[3]_i_1__1\,
      Q => \^o19\,
      R => \<const0>\
    );
\ap_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[4]_i_1__1\,
      Q => \^o20\,
      R => \<const0>\
    );
\ap_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[5]_i_1__1\,
      Q => \^o21\,
      R => \<const0>\
    );
\ap_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[6]_i_1\,
      Q => \^o38\,
      R => \<const0>\
    );
\ap_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[7]_i_1\,
      Q => \^o37\,
      R => \<const0>\
    );
\ap_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[8]_i_1\,
      Q => \^o36\,
      R => \<const0>\
    );
\ap_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[9]_i_1\,
      Q => \n_0_ap_crc_reg_reg[9]\,
      R => \<const0>\
    );
ap_crc_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => rx_ap_crc_valid,
      I1 => \n_0_ap_crc_reg[15]_i_2\,
      I2 => dec_vid(7),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => n_0_ap_crc_valid_i_1
    );
ap_crc_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_ap_crc_valid_i_1,
      Q => rx_ap_crc_valid,
      R => \<const0>\
    );
\ap_flags[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => rx_ff_crc_valid,
      I1 => ff_crc_valid,
      I2 => CO(0),
      O => \n_0_ap_flags[0]_i_11\
    );
\ap_flags[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_ap_crc_reg_reg[11]\,
      I1 => I3(2),
      I2 => I3(0),
      I3 => \n_0_ap_crc_reg_reg[9]\,
      I4 => I3(1),
      I5 => \n_0_ap_crc_reg_reg[10]\,
      O => O7(0)
    );
\ap_flags[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
    port map (
      I0 => O6,
      I1 => anc_edh_local,
      I2 => \n_0_ap_flags[0]_i_6\,
      I3 => \^o2\,
      I4 => \^o3\,
      I5 => \^o5\,
      O => D(0)
    );
\ap_flags[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F0000FF7FFF7F"
    )
    port map (
      I0 => rx_ap_crc_valid,
      I1 => ap_valid,
      I2 => I1(0),
      I3 => O10,
      I4 => \n_0_ap_flags[0]_i_11\,
      I5 => I2,
      O => \n_0_ap_flags[0]_i_6\
    );
\checksum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(3),
      I1 => dec_vid(3),
      O => \n_0_checksum[3]_i_2\
    );
\checksum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(2),
      I1 => dec_vid(2),
      O => \n_0_checksum[3]_i_3\
    );
\checksum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(1),
      I1 => dec_vid(1),
      O => \n_0_checksum[3]_i_4\
    );
\checksum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(0),
      I1 => dec_vid(0),
      O => \n_0_checksum[3]_i_5\
    );
\checksum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(7),
      I1 => dec_vid(7),
      O => \n_0_checksum[7]_i_2\
    );
\checksum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(6),
      I1 => dec_vid(6),
      O => \n_0_checksum[7]_i_3\
    );
\checksum[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(5),
      I1 => dec_vid(5),
      O => \n_0_checksum[7]_i_4\
    );
\checksum[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^q\(4),
      I1 => dec_vid(4),
      O => \n_0_checksum[7]_i_5\
    );
\checksum[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA0000AAAA0000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_checksum[8]_i_3\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \out\(0),
      I5 => \n_0_checksum[8]_i_4\,
      O => \n_0_checksum[8]_i_1__1\
    );
\checksum[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_checksum[8]_i_3\
    );
\checksum[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => n_0_edh_format_err_i_4,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[27]\,
      I4 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_checksum[8]_i_4\
    );
\checksum[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \checksum_reg__0\(8),
      I1 => dec_vid(8),
      O => \n_0_checksum[8]_i_5\
    );
\checksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(2),
      Q => \^q\(2),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_checksum_reg[3]_i_1\,
      CO(2) => \n_1_checksum_reg[3]_i_1\,
      CO(1) => \n_2_checksum_reg[3]_i_1\,
      CO(0) => \n_3_checksum_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \p_0_in__0\(3 downto 0),
      S(3) => \n_0_checksum[3]_i_2\,
      S(2) => \n_0_checksum[3]_i_3\,
      S(1) => \n_0_checksum[3]_i_4\,
      S(0) => \n_0_checksum[3]_i_5\
    );
\checksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(5),
      Q => \^q\(5),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(6),
      Q => \checksum_reg__0\(6),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(7),
      Q => \checksum_reg__0\(7),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[3]_i_1\,
      CO(3) => \n_0_checksum_reg[7]_i_1\,
      CO(2) => \n_1_checksum_reg[7]_i_1\,
      CO(1) => \n_2_checksum_reg[7]_i_1\,
      CO(0) => \n_3_checksum_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 2) => \checksum_reg__0\(7 downto 6),
      DI(1 downto 0) => \^q\(5 downto 4),
      O(3 downto 0) => \p_0_in__0\(7 downto 4),
      S(3) => \n_0_checksum[7]_i_2\,
      S(2) => \n_0_checksum[7]_i_3\,
      S(1) => \n_0_checksum[7]_i_4\,
      S(0) => \n_0_checksum[7]_i_5\
    );
\checksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \p_0_in__0\(8),
      Q => \checksum_reg__0\(8),
      R => \n_0_checksum[8]_i_1__1\
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__0\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_checksum[8]_i_5\
    );
edh_chksum_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^rx_edh_packet_flags\(0),
      I1 => n_0_edh_chksum_err_i_2,
      I2 => edh_missing0_out,
      O => n_0_edh_chksum_err_i_1
    );
edh_chksum_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => n_0_edh_format_err_i_4,
      I1 => \n_0_FSM_onehot_current_state_reg[27]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[25]\,
      I4 => \n_0_FSM_onehot_current_state_reg[24]\,
      I5 => \n_0_rx_ff_flg_reg[4]_i_2\,
      O => n_0_edh_chksum_err_i_2
    );
edh_chksum_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_edh_chksum_err_i_1,
      Q => \^rx_edh_packet_flags\(0),
      R => \<const0>\
    );
edh_format_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o3\,
      I1 => n_0_edh_format_err_i_2,
      I2 => edh_missing0_out,
      O => n_0_edh_format_err_i_1
    );
edh_format_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => n_0_edh_format_err_i_4,
      I1 => n_0_edh_format_err_i_5,
      I2 => \n_0_FSM_onehot_current_state_reg[25]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \out\(0),
      I5 => n_0_edh_format_err_i_6,
      O => n_0_edh_format_err_i_2
    );
edh_format_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABA0000AAAA0000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_checksum[8]_i_3\,
      I4 => \out\(0),
      I5 => \n_0_checksum[8]_i_4\,
      O => edh_missing0_out
    );
edh_format_err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => n_0_edh_parity_err_i_6,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_rx_ap_flg_reg[4]_i_7\,
      O => n_0_edh_format_err_i_4
    );
edh_format_err_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => n_0_edh_format_err_i_5
    );
edh_format_err_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[27]\,
      O => n_0_edh_format_err_i_6
    );
edh_format_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_edh_format_err_i_1,
      Q => \^o3\,
      R => \<const0>\
    );
edh_missing_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o5\,
      I1 => n_0_edh_missing_i_2,
      I2 => edh_missing0_out,
      O => n_0_edh_missing_i_1
    );
edh_missing_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => n_0_edh_format_err_i_4,
      I1 => n_0_edh_missing_i_3,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[26]\,
      O => n_0_edh_missing_i_2
    );
edh_missing_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[25]\,
      I3 => \n_0_FSM_onehot_current_state_reg[27]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \out\(0),
      O => n_0_edh_missing_i_3
    );
edh_missing_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_edh_missing_i_1,
      Q => \^o5\,
      R => \<const0>\
    );
edh_parity_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
    port map (
      I0 => \^o2\,
      I1 => n_0_edh_parity_err_i_2,
      I2 => edh_missing0_out,
      O => n_0_edh_parity_err_i_1
    );
edh_parity_err_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => n_0_edh_parity_err_i_10
    );
edh_parity_err_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[26]\,
      I4 => \out\(0),
      I5 => \n_0_FSM_onehot_current_state[20]_i_10\,
      O => n_0_edh_parity_err_i_11
    );
edh_parity_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E000E0E0"
    )
    port map (
      I0 => n_0_edh_parity_err_i_3,
      I1 => n_0_edh_parity_err_i_4,
      I2 => n_0_edh_parity_err_i_5,
      I3 => n_0_edh_parity_err_i_6,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => I4,
      O => n_0_edh_parity_err_i_2
    );
edh_parity_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000033E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_ap_crc_reg[11]_i_3\,
      O => n_0_edh_parity_err_i_3
    );
edh_parity_err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => n_0_edh_parity_err_i_7,
      O => n_0_edh_parity_err_i_4
    );
edh_parity_err_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => n_0_edh_parity_err_i_8,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[25]\,
      I5 => \n_0_FSM_onehot_current_state_reg[27]\,
      O => n_0_edh_parity_err_i_5
    );
edh_parity_err_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_ap_crc_reg[11]_i_3\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => n_0_edh_parity_err_i_6
    );
edh_parity_err_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => n_0_edh_parity_err_i_7
    );
edh_parity_err_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => n_0_edh_parity_err_i_9,
      I1 => n_0_edh_parity_err_i_10,
      I2 => n_0_edh_parity_err_i_11,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_checksum[8]_i_3\,
      O => n_0_edh_parity_err_i_8
    );
edh_parity_err_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => n_0_edh_parity_err_i_9
    );
edh_parity_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_edh_parity_err_i_1,
      Q => \^o2\,
      R => \<const0>\
    );
\ff_crc_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o1\,
      I2 => dec_vid(2),
      I3 => \out\(0),
      I4 => \^o9\,
      O => \n_0_ff_crc_reg[0]_i_1__1\
    );
\ff_crc_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(6),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[11]_i_2__0\,
      I4 => \^o27\,
      O => \n_0_ff_crc_reg[10]_i_1\
    );
\ff_crc_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(7),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[11]_i_2__0\,
      I4 => \^o26\,
      O => \n_0_ff_crc_reg[11]_i_1\
    );
\ff_crc_reg[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \n_0_ff_crc_reg[11]_i_3\,
      I1 => \out\(0),
      I2 => \n_0_ff_crc_reg[11]_i_4\,
      I3 => \n_0_ff_crc_reg[11]_i_5\,
      I4 => \n_0_ff_crc_reg[11]_i_6\,
      I5 => \n_0_rx_ap_flg_reg[4]_i_3\,
      O => \n_0_ff_crc_reg[11]_i_2__0\
    );
\ff_crc_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_ff_crc_reg[11]_i_3\
    );
\ff_crc_reg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_ff_crc_reg[11]_i_4\
    );
\ff_crc_reg[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_ff_crc_reg[11]_i_5\
    );
\ff_crc_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => n_0_edh_format_err_i_5,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_ff_crc_reg[11]_i_6\
    );
\ff_crc_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[15]_i_2__1\,
      I4 => \^o25\,
      O => \n_0_ff_crc_reg[12]_i_1\
    );
\ff_crc_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[15]_i_2__1\,
      I4 => \^o24\,
      O => \n_0_ff_crc_reg[13]_i_1\
    );
\ff_crc_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[15]_i_2__1\,
      I4 => \^o23\,
      O => \n_0_ff_crc_reg[14]_i_1\
    );
\ff_crc_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[15]_i_2__1\,
      I4 => \^o22\,
      O => \n_0_ff_crc_reg[15]_i_1\
    );
\ff_crc_reg[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => I5,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => n_0_edh_format_err_i_5,
      I5 => \n_0_ff_crc_reg[15]_i_4__0\,
      O => \n_0_ff_crc_reg[15]_i_2__1\
    );
\ff_crc_reg[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I4 => \n_0_rx_ap_flg_reg[4]_i_4\,
      I5 => \n_0_rx_ap_flg_reg[4]_i_8\,
      O => \n_0_ff_crc_reg[15]_i_4__0\
    );
\ff_crc_reg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o1\,
      I2 => dec_vid(3),
      I3 => \out\(0),
      I4 => \^o11\,
      O => \n_0_ff_crc_reg[1]_i_1__1\
    );
\ff_crc_reg[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o1\,
      I2 => dec_vid(4),
      I3 => \out\(0),
      I4 => \^o12\,
      O => \n_0_ff_crc_reg[2]_i_1__1\
    );
\ff_crc_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o1\,
      I2 => dec_vid(5),
      I3 => \out\(0),
      I4 => \^o13\,
      O => \n_0_ff_crc_reg[3]_i_1__1\
    );
\ff_crc_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o1\,
      I2 => dec_vid(6),
      I3 => \out\(0),
      I4 => \^o14\,
      O => \n_0_ff_crc_reg[4]_i_1__1\
    );
\ff_crc_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o1\,
      I2 => dec_vid(7),
      I3 => \out\(0),
      I4 => \^o15\,
      O => \n_0_ff_crc_reg[5]_i_1__1\
    );
\ff_crc_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_ff_crc_reg[11]_i_6\,
      I5 => \n_0_ff_crc_reg[11]_i_3\,
      O => \^o1\
    );
\ff_crc_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[11]_i_2__0\,
      I4 => \^o31\,
      O => \n_0_ff_crc_reg[6]_i_1\
    );
\ff_crc_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[11]_i_2__0\,
      I4 => \^o30\,
      O => \n_0_ff_crc_reg[7]_i_1\
    );
\ff_crc_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[11]_i_2__0\,
      I4 => \^o29\,
      O => \n_0_ff_crc_reg[8]_i_1\
    );
\ff_crc_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => \out\(0),
      I2 => rx_rst_int,
      I3 => \n_0_ff_crc_reg[11]_i_2__0\,
      I4 => \^o28\,
      O => \n_0_ff_crc_reg[9]_i_1\
    );
\ff_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[0]_i_1__1\,
      Q => \^o9\,
      R => \<const0>\
    );
\ff_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[10]_i_1\,
      Q => \^o27\,
      R => \<const0>\
    );
\ff_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[11]_i_1\,
      Q => \^o26\,
      R => \<const0>\
    );
\ff_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[12]_i_1\,
      Q => \^o25\,
      R => \<const0>\
    );
\ff_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[13]_i_1\,
      Q => \^o24\,
      R => \<const0>\
    );
\ff_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[14]_i_1\,
      Q => \^o23\,
      R => \<const0>\
    );
\ff_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[15]_i_1\,
      Q => \^o22\,
      R => \<const0>\
    );
\ff_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[1]_i_1__1\,
      Q => \^o11\,
      R => \<const0>\
    );
\ff_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[2]_i_1__1\,
      Q => \^o12\,
      R => \<const0>\
    );
\ff_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[3]_i_1__1\,
      Q => \^o13\,
      R => \<const0>\
    );
\ff_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[4]_i_1__1\,
      Q => \^o14\,
      R => \<const0>\
    );
\ff_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[5]_i_1__1\,
      Q => \^o15\,
      R => \<const0>\
    );
\ff_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[6]_i_1\,
      Q => \^o31\,
      R => \<const0>\
    );
\ff_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[7]_i_1\,
      Q => \^o30\,
      R => \<const0>\
    );
\ff_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[8]_i_1\,
      Q => \^o29\,
      R => \<const0>\
    );
\ff_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_reg[9]_i_1\,
      Q => \^o28\,
      R => \<const0>\
    );
ff_crc_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => rx_ff_crc_valid,
      I1 => \n_0_ff_crc_reg[15]_i_2__1\,
      I2 => dec_vid(7),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => n_0_ff_crc_valid_i_1
    );
ff_crc_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_ff_crc_valid_i_1,
      Q => rx_ff_crc_valid,
      R => \<const0>\
    );
\rx_anc_flg_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I1 => \n_0_rx_ap_flg_reg[4]_i_4\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_rx_anc_flg_reg[4]_i_2\,
      I5 => \n_0_rx_ap_flg_reg[4]_i_6\,
      O => \n_0_rx_anc_flg_reg[4]_i_1\
    );
\rx_anc_flg_reg[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_rx_anc_flg_reg[4]_i_2\
    );
\rx_anc_flg_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_anc_flg_reg[4]_i_1\,
      D => dec_vid(2),
      Q => rx_edh_anc_flags(0),
      R => I8(0)
    );
\rx_anc_flg_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_anc_flg_reg[4]_i_1\,
      D => dec_vid(3),
      Q => rx_edh_anc_flags(1),
      R => I8(0)
    );
\rx_anc_flg_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_anc_flg_reg[4]_i_1\,
      D => dec_vid(4),
      Q => rx_edh_anc_flags(2),
      R => I8(0)
    );
\rx_anc_flg_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_anc_flg_reg[4]_i_1\,
      D => dec_vid(5),
      Q => rx_edh_anc_flags(3),
      R => I8(0)
    );
\rx_anc_flg_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_anc_flg_reg[4]_i_1\,
      D => dec_vid(6),
      Q => rx_edh_anc_flags(4),
      R => I8(0)
    );
\rx_ap_flg_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I1 => \n_0_rx_ap_flg_reg[4]_i_4\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_rx_ap_flg_reg[4]_i_5\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_rx_ap_flg_reg[4]_i_6\,
      O => \n_0_rx_ap_flg_reg[4]_i_2\
    );
\rx_ap_flg_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[27]\,
      I4 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_rx_ap_flg_reg[4]_i_3\
    );
\rx_ap_flg_reg[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_rx_ap_flg_reg[4]_i_4\
    );
\rx_ap_flg_reg[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_rx_ap_flg_reg[4]_i_5\
    );
\rx_ap_flg_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_rx_ap_flg_reg[4]_i_8\,
      I5 => \out\(0),
      O => \n_0_rx_ap_flg_reg[4]_i_6\
    );
\rx_ap_flg_reg[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[18]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_rx_ap_flg_reg[4]_i_9\,
      O => \n_0_rx_ap_flg_reg[4]_i_7\
    );
\rx_ap_flg_reg[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_rx_ap_flg_reg[4]_i_8\
    );
\rx_ap_flg_reg[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[22]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      O => \n_0_rx_ap_flg_reg[4]_i_9\
    );
\rx_ap_flg_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ap_flg_reg[4]_i_2\,
      D => dec_vid(2),
      Q => rx_edh_ap_flags(0),
      R => I8(0)
    );
\rx_ap_flg_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ap_flg_reg[4]_i_2\,
      D => dec_vid(3),
      Q => rx_edh_ap_flags(1),
      R => I8(0)
    );
\rx_ap_flg_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ap_flg_reg[4]_i_2\,
      D => dec_vid(4),
      Q => rx_edh_ap_flags(2),
      R => I8(0)
    );
\rx_ap_flg_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ap_flg_reg[4]_i_2\,
      D => dec_vid(5),
      Q => rx_edh_ap_flags(3),
      R => I8(0)
    );
\rx_ap_flg_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ap_flg_reg[4]_i_2\,
      D => dec_vid(6),
      Q => rx_edh_ap_flags(4),
      R => I8(0)
    );
rx_edh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
    port map (
      I0 => n_0_rx_edh_reg,
      I1 => dec_edh_next,
      I2 => \out\(0),
      I3 => rx_rst_int,
      O => n_0_rx_edh_i_1
    );
rx_edh_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_rx_edh_i_1,
      Q => n_0_rx_edh_reg,
      R => \<const0>\
    );
\rx_ff_flg_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_3\,
      I1 => \n_0_rx_ff_flg_reg[4]_i_2\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_rx_ap_flg_reg[4]_i_5\,
      I5 => \n_0_rx_ff_flg_reg[4]_i_3\,
      O => \n_0_rx_ff_flg_reg[4]_i_1\
    );
\rx_ff_flg_reg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \out\(0),
      O => \n_0_rx_ff_flg_reg[4]_i_2\
    );
\rx_ff_flg_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_rx_ap_flg_reg[4]_i_8\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_rx_ff_flg_reg[4]_i_3\
    );
\rx_ff_flg_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ff_flg_reg[4]_i_1\,
      D => dec_vid(2),
      Q => rx_edh_ff_flags(0),
      R => I8(0)
    );
\rx_ff_flg_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ff_flg_reg[4]_i_1\,
      D => dec_vid(3),
      Q => rx_edh_ff_flags(1),
      R => I8(0)
    );
\rx_ff_flg_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ff_flg_reg[4]_i_1\,
      D => dec_vid(4),
      Q => rx_edh_ff_flags(2),
      R => I8(0)
    );
\rx_ff_flg_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ff_flg_reg[4]_i_1\,
      D => dec_vid(5),
      Q => rx_edh_ff_flags(3),
      R => I8(0)
    );
\rx_ff_flg_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_rx_ff_flg_reg[4]_i_1\,
      D => dec_vid(6),
      Q => rx_edh_ff_flags(4),
      R => I8(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_rx_16 is
  port (
    rx_ff_crc_valid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    O31 : out STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_vid : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_edh_next : in STD_LOGIC;
    tx_edh_next : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    O2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_valid : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_edh_rx_16 : entity is "v_smpte_sdi_v3_0_edh_rx";
end smpte_sdiv_smpte_sdi_v3_0_edh_rx_16;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_rx_16 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o16\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o19\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC;
  signal \^o22\ : STD_LOGIC;
  signal \^o23\ : STD_LOGIC;
  signal \^o24\ : STD_LOGIC;
  signal \^o25\ : STD_LOGIC;
  signal \^o26\ : STD_LOGIC;
  signal \^o27\ : STD_LOGIC;
  signal \^o28\ : STD_LOGIC;
  signal \^o29\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o30\ : STD_LOGIC;
  signal \^o31\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[15]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_4__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[18]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[19]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[21]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[22]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[25]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[25]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_13__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_14__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_15__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_16__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_17__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_18__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_19__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_22__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_23__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_24__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_25__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_26__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_27__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_28__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_29__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_30__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_31\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_32__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_33__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_34\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_35\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_36\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_37\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_38\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_39\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_40\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_41\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_42\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[26]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_3__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[15]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[16]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[17]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[18]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[19]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[20]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[21]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[22]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[23]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[24]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[25]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[26]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[27]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ap_crc_reg[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[5]_i_1\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_RX/ff_crc_reg[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[11]_i_4__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_2__1\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[1]_i_1__2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[3]_i_1__2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_1__2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_4\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_5\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[5]_i_6\ : STD_LOGIC;
  signal \n_0_ap_crc_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_10\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_6\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_7\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_8\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_9\ : STD_LOGIC;
  signal \n_0_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[11]_i_3__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_2__2\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_3__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_4\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[5]_i_3\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[5]_i_4\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[5]_i_5\ : STD_LOGIC;
  signal \n_0_ff_crc_reg_reg[10]\ : STD_LOGIC;
  signal \n_0_ff_crc_reg_reg[11]\ : STD_LOGIC;
  signal \n_0_ff_crc_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_ff_crc_valid_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_edh_i_1__0\ : STD_LOGIC;
  signal n_0_rx_edh_reg : STD_LOGIC;
  signal \n_1_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal next_state1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rx_ap_crc_valid : STD_LOGIC;
  signal \^rx_ff_crc_valid\ : STD_LOGIC;
  signal \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_4__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_7\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_8\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[17]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[18]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[19]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_2__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[20]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[21]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[22]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[25]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_10__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_21\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_22__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_24__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_25__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_27__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_28__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_31\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_33__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_34\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_38\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_39\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_41\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_42\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[26]_i_5__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_2__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_3__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_3__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \ap_crc_reg[11]_i_3__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ap_crc_reg[11]_i_4__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ap_crc_reg[5]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_crc_reg[5]_i_6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \checksum[8]_i_3__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \checksum[8]_i_4__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \checksum[8]_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \checksum[8]_i_9\ : label is "soft_lutpair154";
  attribute counter : integer;
  attribute counter of \checksum_reg[0]\ : label is 30;
  attribute counter of \checksum_reg[1]\ : label is 30;
  attribute counter of \checksum_reg[2]\ : label is 30;
  attribute counter of \checksum_reg[3]\ : label is 30;
  attribute counter of \checksum_reg[4]\ : label is 30;
  attribute counter of \checksum_reg[5]\ : label is 30;
  attribute counter of \checksum_reg[6]\ : label is 30;
  attribute counter of \checksum_reg[7]\ : label is 30;
  attribute counter of \checksum_reg[8]\ : label is 30;
  attribute SOFT_HLUTNM of \ff_crc_reg[11]_i_3__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ff_crc_reg[15]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \ff_crc_reg[15]_i_5__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ff_crc_reg[5]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ff_crc_reg[5]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \ff_crc_reg[5]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rx_edh_i_1__0\ : label is "soft_lutpair165";
begin
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O16 <= \^o16\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O19 <= \^o19\;
  O20 <= \^o20\;
  O21 <= \^o21\;
  O22 <= \^o22\;
  O23 <= \^o23\;
  O24 <= \^o24\;
  O25 <= \^o25\;
  O26 <= \^o26\;
  O27 <= \^o27\;
  O28 <= \^o28\;
  O29 <= \^o29\;
  O3 <= \^o3\;
  O30 <= \^o30\;
  O31 <= \^o31\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  \out\(8 downto 0) <= \^out\(8 downto 0);
  rx_ff_crc_valid <= \^rx_ff_crc_valid\;
\FSM_onehot_current_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020200000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I3 => dec_vid(9),
      I4 => \^out\(8),
      I5 => CO(0),
      O => \n_0_FSM_onehot_current_state[0]_i_2__2\
    );
\FSM_onehot_current_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I4 => tx_edh_next,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[0]_i_3__0\
    );
\FSM_onehot_current_state[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__4\
    );
\FSM_onehot_current_state[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__5\
    );
\FSM_onehot_current_state[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[12]_i_1__3\
    );
\FSM_onehot_current_state[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[13]_i_1__3\
    );
\FSM_onehot_current_state[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_1__2\
    );
\FSM_onehot_current_state[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[15]_i_1__2\
    );
\FSM_onehot_current_state[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[16]_i_1__1\
    );
\FSM_onehot_current_state[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEEFFEAFFEEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state[16]_i_4__1\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_6\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_7\,
      O => \n_0_FSM_onehot_current_state[16]_i_2\
    );
\FSM_onehot_current_state[16]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[27]\,
      I1 => \n_0_checksum[8]_i_10\,
      I2 => \n_0_checksum[8]_i_9\,
      I3 => \n_0_ap_crc_reg[5]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_8\,
      O => \n_0_FSM_onehot_current_state[16]_i_3__0\
    );
\FSM_onehot_current_state[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[16]_i_4__1\
    );
\FSM_onehot_current_state[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[22]\,
      I4 => \n_0_checksum[8]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_9\,
      O => \n_0_FSM_onehot_current_state[16]_i_5\
    );
\FSM_onehot_current_state[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_checksum[8]_i_5\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      I4 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_FSM_onehot_current_state[16]_i_6\
    );
\FSM_onehot_current_state[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"033E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[16]_i_7\
    );
\FSM_onehot_current_state[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[16]_i_8\
    );
\FSM_onehot_current_state[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_22__0\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_4__1\,
      O => \n_0_FSM_onehot_current_state[16]_i_9\
    );
\FSM_onehot_current_state[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[17]_i_1__1\
    );
\FSM_onehot_current_state[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[18]_i_1__1\
    );
\FSM_onehot_current_state[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[19]_i_1__1\
    );
\FSM_onehot_current_state[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I2 => tx_edh_next,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I4 => \n_0_FSM_onehot_current_state[1]_i_2__1\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_2\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__7\
    );
\FSM_onehot_current_state[1]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2\,
      O => \n_0_FSM_onehot_current_state[1]_i_2__1\
    );
\FSM_onehot_current_state[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[20]_i_1__1\
    );
\FSM_onehot_current_state[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[21]_i_1__1\
    );
\FSM_onehot_current_state[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[22]_i_1__1\
    );
\FSM_onehot_current_state[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_1__1\
    );
\FSM_onehot_current_state[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => next_state1,
      I1 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[24]_i_1__2\
    );
\FSM_onehot_current_state[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
    port map (
      I0 => CO(0),
      I1 => \^out\(8),
      I2 => dec_vid(9),
      O => next_state1
    );
\FSM_onehot_current_state[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[25]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[25]_i_1__0\
    );
\FSM_onehot_current_state[25]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000220200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I2 => I2,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I5 => I1,
      O => \n_0_FSM_onehot_current_state[25]_i_2__0\
    );
\FSM_onehot_current_state[26]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_ap_crc_reg[5]_i_3\,
      O => \n_0_FSM_onehot_current_state[26]_i_10__0\
    );
\FSM_onehot_current_state[26]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[20]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[27]\,
      I5 => \n_0_checksum[8]_i_9\,
      O => \n_0_FSM_onehot_current_state[26]_i_11__0\
    );
\FSM_onehot_current_state[26]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3F33AFFFFFFFA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_23__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_24__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_25__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_12__0\
    );
\FSM_onehot_current_state[26]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0228022A022A0228"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_26__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[26]_i_13__0\
    );
\FSM_onehot_current_state[26]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0CC1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_27__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_28__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_29__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_14__0\
    );
\FSM_onehot_current_state[26]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8EEEEEEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_26__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_15__0\
    );
\FSM_onehot_current_state[26]_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_30__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_16__0\
    );
\FSM_onehot_current_state[26]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020202000FF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_31\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_32__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_33__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[26]_i_17__0\
    );
\FSM_onehot_current_state[26]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[24]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[26]_i_18__0\
    );
\FSM_onehot_current_state[26]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[22]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[26]_i_19__0\
    );
\FSM_onehot_current_state[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_5__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_1__0\
    );
\FSM_onehot_current_state[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_8__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_9__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_2\
    );
\FSM_onehot_current_state[26]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCEEEEEECC0EEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_34\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_35\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_36\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_37\,
      O => \n_0_FSM_onehot_current_state[26]_i_20\
    );
\FSM_onehot_current_state[26]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[26]_i_21\
    );
\FSM_onehot_current_state[26]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_FSM_onehot_current_state[26]_i_22__0\
    );
\FSM_onehot_current_state[26]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC1FFFDFFFDFFFD"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_38\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_checksum[8]_i_10\,
      I5 => \n_0_ff_crc_reg[15]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_23__0\
    );
\FSM_onehot_current_state[26]_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[26]_i_24__0\
    );
\FSM_onehot_current_state[26]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[24]\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[26]_i_25__0\
    );
\FSM_onehot_current_state[26]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_ff_crc_reg[15]_i_5__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_checksum[8]_i_8\,
      I5 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_FSM_onehot_current_state[26]_i_26__0\
    );
\FSM_onehot_current_state[26]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[18]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[26]_i_27__0\
    );
\FSM_onehot_current_state[26]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[18]\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[26]_i_28__0\
    );
\FSM_onehot_current_state[26]_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[26]_i_29__0\
    );
\FSM_onehot_current_state[26]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_21\,
      I1 => \n_0_ap_crc_reg[5]_i_6\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      I4 => \n_0_FSM_onehot_current_state_reg[25]\,
      I5 => \n_0_ap_crc_reg[5]_i_4\,
      O => \n_0_FSM_onehot_current_state[26]_i_30__0\
    );
\FSM_onehot_current_state[26]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[26]_i_31\
    );
\FSM_onehot_current_state[26]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      I4 => \n_0_FSM_onehot_current_state_reg[17]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_39\,
      O => \n_0_FSM_onehot_current_state[26]_i_32__0\
    );
\FSM_onehot_current_state[26]_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEC2FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_40\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_32__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_33__0\
    );
\FSM_onehot_current_state[26]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFF9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[17]\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_FSM_onehot_current_state[26]_i_34\
    );
\FSM_onehot_current_state[26]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[25]\,
      I5 => \n_0_FSM_onehot_current_state_reg[26]\,
      O => \n_0_FSM_onehot_current_state[26]_i_35\
    );
\FSM_onehot_current_state[26]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[17]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_FSM_onehot_current_state[26]_i_36\
    );
\FSM_onehot_current_state[26]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[25]\,
      I5 => \n_0_FSM_onehot_current_state_reg[26]\,
      O => \n_0_FSM_onehot_current_state[26]_i_37\
    );
\FSM_onehot_current_state[26]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[24]\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[26]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_FSM_onehot_current_state[26]_i_38\
    );
\FSM_onehot_current_state[26]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[26]_i_39\
    );
\FSM_onehot_current_state[26]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_8__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_10__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_11__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_12__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_3__0\
    );
\FSM_onehot_current_state[26]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF3F33A"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_41\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_42\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[26]_i_40\
    );
\FSM_onehot_current_state[26]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[25]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[26]_i_41\
    );
\FSM_onehot_current_state[26]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[25]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[26]_i_42\
    );
\FSM_onehot_current_state[26]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_13__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_14__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_15__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[26]\,
      I4 => \n_0_FSM_onehot_current_state_reg[27]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_16__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_4__0\
    );
\FSM_onehot_current_state[26]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I1 => n_0_rx_edh_reg,
      O => \n_0_FSM_onehot_current_state[26]_i_5__0\
    );
\FSM_onehot_current_state[26]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_10__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[27]\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_9__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_6__0\
    );
\FSM_onehot_current_state[26]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_17__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_18__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_19__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[26]\,
      I4 => \n_0_FSM_onehot_current_state_reg[27]\,
      I5 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_FSM_onehot_current_state[26]_i_7__0\
    );
\FSM_onehot_current_state[26]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_20\,
      I1 => \n_0_ff_crc_reg[5]_i_3\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_21\,
      I4 => \n_0_FSM_onehot_current_state_reg[27]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_10__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_8__0\
    );
\FSM_onehot_current_state[26]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_22__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      I4 => \n_0_FSM_onehot_current_state_reg[16]\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_12__0\,
      O => \n_0_FSM_onehot_current_state[26]_i_9__0\
    );
\FSM_onehot_current_state[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[2]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__6\
    );
\FSM_onehot_current_state[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I1 => n_0_rx_edh_reg,
      O => \n_0_FSM_onehot_current_state[2]_i_2__2\
    );
\FSM_onehot_current_state[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_2\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__7\
    );
\FSM_onehot_current_state[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_2\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__6\
    );
\FSM_onehot_current_state[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__7\
    );
\FSM_onehot_current_state[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I3 => I1,
      I4 => \n_0_FSM_onehot_current_state[6]_i_3__1\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_2\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__7\
    );
\FSM_onehot_current_state[6]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2\,
      O => \n_0_FSM_onehot_current_state[6]_i_3__1\
    );
\FSM_onehot_current_state[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I1 => I2,
      I2 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I3 => \n_0_FSM_onehot_current_state[7]_i_3__2\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_2\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__6\
    );
\FSM_onehot_current_state[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2\,
      O => \n_0_FSM_onehot_current_state[7]_i_3__2\
    );
\FSM_onehot_current_state[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[8]_i_1__4\
    );
\FSM_onehot_current_state[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[26]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state[26]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[26]_i_7__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[26]_i_6__0\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__4\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state_reg[0]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I23(0)
    );
\FSM_onehot_current_state_reg[0]_i_1\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_onehot_current_state[0]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[0]_i_3__0\,
      O => \n_0_FSM_onehot_current_state_reg[0]_i_1\,
      S => \n_0_FSM_onehot_current_state[26]_i_3__0\
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[12]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[13]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[14]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[14]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[15]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[15]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[16]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[16]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[17]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[17]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[18]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[18]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[19]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[19]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[20]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[20]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[21]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[21]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[22]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[22]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[23]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[23]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[24]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[24]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[25]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[25]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[26]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[26]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[27]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I23(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I23(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\RX/ap_crc_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(6),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[11]_i_2__0\,
      I4 => \^o27\,
      O => \n_0_RX/ap_crc_reg[10]_i_1__0\
    );
\RX/ap_crc_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(7),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[11]_i_2__0\,
      I4 => \^o26\,
      O => \n_0_RX/ap_crc_reg[11]_i_1__0\
    );
\RX/ap_crc_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[15]_i_2__1\,
      I4 => \^o25\,
      O => \n_0_RX/ap_crc_reg[12]_i_1__0\
    );
\RX/ap_crc_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[15]_i_2__1\,
      I4 => \^o24\,
      O => \n_0_RX/ap_crc_reg[13]_i_1__0\
    );
\RX/ap_crc_reg[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[15]_i_2__1\,
      I4 => \^o23\,
      O => \n_0_RX/ap_crc_reg[14]_i_1__0\
    );
\RX/ap_crc_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[15]_i_2__1\,
      I4 => \^o22\,
      O => \n_0_RX/ap_crc_reg[15]_i_1__0\
    );
\RX/ap_crc_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[11]_i_2__0\,
      I4 => \^o31\,
      O => \n_0_RX/ap_crc_reg[6]_i_1__0\
    );
\RX/ap_crc_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[11]_i_2__0\,
      I4 => \^o30\,
      O => \n_0_RX/ap_crc_reg[7]_i_1__0\
    );
\RX/ap_crc_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[11]_i_2__0\,
      I4 => \^o29\,
      O => \n_0_RX/ap_crc_reg[8]_i_1__0\
    );
\RX/ap_crc_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ap_crc_reg[11]_i_2__0\,
      I4 => \^o28\,
      O => \n_0_RX/ap_crc_reg[9]_i_1__0\
    );
\RX/ff_crc_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0020"
    )
    port map (
      I0 => dec_vid(2),
      I1 => I20(0),
      I2 => tx_ce(0),
      I3 => \n_0_ff_crc_reg[5]_i_2__0\,
      I4 => \^o21\,
      O => \n_0_RX/ff_crc_reg[0]_i_1\
    );
\RX/ff_crc_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(6),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[11]_i_2\,
      I4 => \n_0_ff_crc_reg_reg[10]\,
      O => \n_0_RX/ff_crc_reg[10]_i_1__0\
    );
\RX/ff_crc_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(7),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[11]_i_2\,
      I4 => \n_0_ff_crc_reg_reg[11]\,
      O => \n_0_RX/ff_crc_reg[11]_i_1__0\
    );
\RX/ff_crc_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[15]_i_2__2\,
      I4 => \^o12\,
      O => \n_0_RX/ff_crc_reg[12]_i_1__0\
    );
\RX/ff_crc_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[15]_i_2__2\,
      I4 => \^o11\,
      O => \n_0_RX/ff_crc_reg[13]_i_1__0\
    );
\RX/ff_crc_reg[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[15]_i_2__2\,
      I4 => \^o10\,
      O => \n_0_RX/ff_crc_reg[14]_i_1__0\
    );
\RX/ff_crc_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[15]_i_2__2\,
      I4 => \^o9\,
      O => \n_0_RX/ff_crc_reg[15]_i_1__0\
    );
\RX/ff_crc_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0020"
    )
    port map (
      I0 => dec_vid(3),
      I1 => I20(0),
      I2 => tx_ce(0),
      I3 => \n_0_ff_crc_reg[5]_i_2__0\,
      I4 => \^o20\,
      O => \n_0_RX/ff_crc_reg[1]_i_1\
    );
\RX/ff_crc_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0020"
    )
    port map (
      I0 => dec_vid(4),
      I1 => I20(0),
      I2 => tx_ce(0),
      I3 => \n_0_ff_crc_reg[5]_i_2__0\,
      I4 => \^o19\,
      O => \n_0_RX/ff_crc_reg[2]_i_1\
    );
\RX/ff_crc_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0020"
    )
    port map (
      I0 => dec_vid(5),
      I1 => I20(0),
      I2 => tx_ce(0),
      I3 => \n_0_ff_crc_reg[5]_i_2__0\,
      I4 => \^o18\,
      O => \n_0_RX/ff_crc_reg[3]_i_1\
    );
\RX/ff_crc_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0020"
    )
    port map (
      I0 => dec_vid(6),
      I1 => I20(0),
      I2 => tx_ce(0),
      I3 => \n_0_ff_crc_reg[5]_i_2__0\,
      I4 => \^o17\,
      O => \n_0_RX/ff_crc_reg[4]_i_1\
    );
\RX/ff_crc_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0020"
    )
    port map (
      I0 => dec_vid(7),
      I1 => I20(0),
      I2 => tx_ce(0),
      I3 => \n_0_ff_crc_reg[5]_i_2__0\,
      I4 => \^o16\,
      O => \n_0_RX/ff_crc_reg[5]_i_1\
    );
\RX/ff_crc_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(2),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[11]_i_2\,
      I4 => \^o15\,
      O => \n_0_RX/ff_crc_reg[6]_i_1__0\
    );
\RX/ff_crc_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(3),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[11]_i_2\,
      I4 => \^o14\,
      O => \n_0_RX/ff_crc_reg[7]_i_1__0\
    );
\RX/ff_crc_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(4),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[11]_i_2\,
      I4 => \^o13\,
      O => \n_0_RX/ff_crc_reg[8]_i_1__0\
    );
\RX/ff_crc_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3F0A00"
    )
    port map (
      I0 => dec_vid(5),
      I1 => tx_ce(0),
      I2 => I20(0),
      I3 => \n_0_ff_crc_reg[11]_i_2\,
      I4 => \n_0_ff_crc_reg_reg[9]\,
      O => \n_0_RX/ff_crc_reg[9]_i_1__0\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ap_crc_reg[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_ap_crc_reg[5]_i_2__0\,
      I2 => dec_vid(2),
      I3 => tx_ce(0),
      I4 => \^o3\,
      O => \n_0_ap_crc_reg[0]_i_1__2\
    );
\ap_crc_reg[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_ff_crc_reg[5]_i_3\,
      I2 => \n_0_ap_crc_reg[11]_i_3__0\,
      I3 => \n_0_checksum[8]_i_6\,
      I4 => \n_0_ap_crc_reg[5]_i_2__0\,
      O => \n_0_ap_crc_reg[11]_i_2__0\
    );
\ap_crc_reg[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_ap_crc_reg[11]_i_4__0\,
      I1 => \n_0_ff_crc_reg[15]_i_4\,
      I2 => tx_ce(0),
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_ap_crc_reg[11]_i_3__0\
    );
\ap_crc_reg[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_ap_crc_reg[11]_i_4__0\
    );
\ap_crc_reg[15]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_ap_crc_reg[15]_i_3__0\,
      I3 => \n_0_checksum[8]_i_6\,
      I4 => \n_0_FSM_onehot_current_state[26]_i_10__0\,
      I5 => tx_ce(0),
      O => \n_0_ap_crc_reg[15]_i_2__1\
    );
\ap_crc_reg[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_ap_crc_reg[15]_i_3__0\
    );
\ap_crc_reg[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_ap_crc_reg[5]_i_2__0\,
      I2 => dec_vid(3),
      I3 => tx_ce(0),
      I4 => \^o4\,
      O => \n_0_ap_crc_reg[1]_i_1__2\
    );
\ap_crc_reg[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_ap_crc_reg[5]_i_2__0\,
      I2 => dec_vid(4),
      I3 => tx_ce(0),
      I4 => \^o5\,
      O => \n_0_ap_crc_reg[2]_i_1__2\
    );
\ap_crc_reg[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_ap_crc_reg[5]_i_2__0\,
      I2 => dec_vid(5),
      I3 => tx_ce(0),
      I4 => \^o6\,
      O => \n_0_ap_crc_reg[3]_i_1__2\
    );
\ap_crc_reg[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_ap_crc_reg[5]_i_2__0\,
      I2 => dec_vid(6),
      I3 => tx_ce(0),
      I4 => \^o7\,
      O => \n_0_ap_crc_reg[4]_i_1__2\
    );
\ap_crc_reg[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51FF4000"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_ap_crc_reg[5]_i_2__0\,
      I2 => dec_vid(7),
      I3 => tx_ce(0),
      I4 => \^o8\,
      O => \n_0_ap_crc_reg[5]_i_1__2\
    );
\ap_crc_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => \n_0_checksum[8]_i_6\,
      I1 => \n_0_ap_crc_reg[5]_i_3\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_ap_crc_reg[5]_i_4\,
      I5 => \n_0_ap_crc_reg[5]_i_5\,
      O => \n_0_ap_crc_reg[5]_i_2__0\
    );
\ap_crc_reg[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_ap_crc_reg[5]_i_3\
    );
\ap_crc_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_ap_crc_reg[5]_i_4\
    );
\ap_crc_reg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
    port map (
      I0 => \n_0_ff_crc_reg[15]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_ap_crc_reg[5]_i_6\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_ap_crc_reg[5]_i_5\
    );
\ap_crc_reg[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_ap_crc_reg[5]_i_6\
    );
\ap_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[0]_i_1__2\,
      Q => \^o3\,
      R => \<const0>\
    );
\ap_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[10]_i_1__0\,
      Q => \^o27\,
      R => \<const0>\
    );
\ap_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[11]_i_1__0\,
      Q => \^o26\,
      R => \<const0>\
    );
\ap_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[12]_i_1__0\,
      Q => \^o25\,
      R => \<const0>\
    );
\ap_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[13]_i_1__0\,
      Q => \^o24\,
      R => \<const0>\
    );
\ap_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[14]_i_1__0\,
      Q => \^o23\,
      R => \<const0>\
    );
\ap_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[15]_i_1__0\,
      Q => \^o22\,
      R => \<const0>\
    );
\ap_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[1]_i_1__2\,
      Q => \^o4\,
      R => \<const0>\
    );
\ap_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[2]_i_1__2\,
      Q => \^o5\,
      R => \<const0>\
    );
\ap_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[3]_i_1__2\,
      Q => \^o6\,
      R => \<const0>\
    );
\ap_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[4]_i_1__2\,
      Q => \^o7\,
      R => \<const0>\
    );
\ap_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_reg[5]_i_1__2\,
      Q => \^o8\,
      R => \<const0>\
    );
\ap_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[6]_i_1__0\,
      Q => \^o31\,
      R => \<const0>\
    );
\ap_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[7]_i_1__0\,
      Q => \^o30\,
      R => \<const0>\
    );
\ap_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[8]_i_1__0\,
      Q => \^o29\,
      R => \<const0>\
    );
\ap_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ap_crc_reg[9]_i_1__0\,
      Q => \^o28\,
      R => \<const0>\
    );
\ap_crc_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => rx_ap_crc_valid,
      I1 => \n_0_ap_crc_reg[15]_i_2__1\,
      I2 => dec_vid(7),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_ap_crc_valid_i_1__0\
    );
ap_crc_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ap_crc_valid_i_1__0\,
      Q => rx_ap_crc_valid,
      R => \<const0>\
    );
\checksum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(3),
      I1 => dec_vid(3),
      O => \n_0_checksum[3]_i_2\
    );
\checksum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(2),
      I1 => dec_vid(2),
      O => \n_0_checksum[3]_i_3\
    );
\checksum[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(1),
      I1 => dec_vid(1),
      O => \n_0_checksum[3]_i_4\
    );
\checksum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(0),
      I1 => dec_vid(0),
      O => \n_0_checksum[3]_i_5\
    );
\checksum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(7),
      I1 => dec_vid(7),
      O => \n_0_checksum[7]_i_2\
    );
\checksum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(6),
      I1 => dec_vid(6),
      O => \n_0_checksum[7]_i_3\
    );
\checksum[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(5),
      I1 => dec_vid(5),
      O => \n_0_checksum[7]_i_4\
    );
\checksum[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(4),
      I1 => dec_vid(4),
      O => \n_0_checksum[7]_i_5\
    );
\checksum[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[26]\,
      I1 => \n_0_FSM_onehot_current_state_reg[25]\,
      I2 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_checksum[8]_i_10\
    );
\checksum[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I20(0),
      I2 => \n_0_checksum[8]_i_3__1\,
      I3 => \n_0_checksum[8]_i_4__0\,
      I4 => \n_0_checksum[8]_i_5\,
      I5 => \n_0_checksum[8]_i_6\,
      O => \n_0_checksum[8]_i_1__3\
    );
\checksum[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => tx_ce(0),
      O => \n_0_checksum[8]_i_3__1\
    );
\checksum[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_ff_crc_reg[15]_i_4\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_checksum[8]_i_4__0\
    );
\checksum[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_checksum[8]_i_5\
    );
\checksum[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_checksum[8]_i_8\,
      I3 => \n_0_checksum[8]_i_9\,
      I4 => \n_0_checksum[8]_i_10\,
      I5 => \n_0_FSM_onehot_current_state_reg[27]\,
      O => \n_0_checksum[8]_i_6\
    );
\checksum[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^out\(8),
      I1 => dec_vid(8),
      O => \n_0_checksum[8]_i_7\
    );
\checksum[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_checksum[8]_i_8\
    );
\checksum[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_checksum[8]_i_9\
    );
\checksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(0),
      Q => \^out\(0),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(1),
      Q => \^out\(1),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(2),
      Q => \^out\(2),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(3),
      Q => \^out\(3),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_checksum_reg[3]_i_1\,
      CO(2) => \n_1_checksum_reg[3]_i_1\,
      CO(1) => \n_2_checksum_reg[3]_i_1\,
      CO(0) => \n_3_checksum_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^out\(3 downto 0),
      O(3 downto 0) => \p_0_in__2\(3 downto 0),
      S(3) => \n_0_checksum[3]_i_2\,
      S(2) => \n_0_checksum[3]_i_3\,
      S(1) => \n_0_checksum[3]_i_4\,
      S(0) => \n_0_checksum[3]_i_5\
    );
\checksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(4),
      Q => \^out\(4),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(5),
      Q => \^out\(5),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(6),
      Q => \^out\(6),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(7),
      Q => \^out\(7),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[3]_i_1\,
      CO(3) => \n_0_checksum_reg[7]_i_1\,
      CO(2) => \n_1_checksum_reg[7]_i_1\,
      CO(1) => \n_2_checksum_reg[7]_i_1\,
      CO(0) => \n_3_checksum_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => \^out\(7 downto 4),
      O(3 downto 0) => \p_0_in__2\(7 downto 4),
      S(3) => \n_0_checksum[7]_i_2\,
      S(2) => \n_0_checksum[7]_i_3\,
      S(1) => \n_0_checksum[7]_i_4\,
      S(0) => \n_0_checksum[7]_i_5\
    );
\checksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__2\(8),
      Q => \^out\(8),
      R => \n_0_checksum[8]_i_1__3\
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__2\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_checksum[8]_i_7\
    );
\ff_crc_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \n_0_checksum[8]_i_6\,
      I2 => \n_0_FSM_onehot_current_state[26]_i_10__0\,
      I3 => \n_0_ff_crc_reg[11]_i_3__0\,
      I4 => \n_0_checksum[8]_i_5\,
      I5 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_ff_crc_reg[11]_i_2\
    );
\ff_crc_reg[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_ff_crc_reg[11]_i_3__0\
    );
\ff_crc_reg[15]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_ff_crc_reg[15]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_ff_crc_reg[15]_i_4\,
      O => \n_0_ff_crc_reg[15]_i_2__2\
    );
\ff_crc_reg[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => \n_0_checksum[8]_i_6\,
      I1 => \n_0_ap_crc_reg[5]_i_3\,
      I2 => \n_0_ff_crc_reg[15]_i_5__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => tx_ce(0),
      O => \n_0_ff_crc_reg[15]_i_3__0\
    );
\ff_crc_reg[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_ff_crc_reg[15]_i_4\
    );
\ff_crc_reg[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_ff_crc_reg[15]_i_5__0\
    );
\ff_crc_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555555555555"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_ff_crc_reg[15]_i_4\,
      I2 => \n_0_ff_crc_reg[5]_i_3\,
      I3 => \n_0_ff_crc_reg[5]_i_4\,
      I4 => \n_0_ff_crc_reg[5]_i_5\,
      I5 => \n_0_checksum[8]_i_6\,
      O => \n_0_ff_crc_reg[5]_i_2__0\
    );
\ff_crc_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_ff_crc_reg[5]_i_3\
    );
\ff_crc_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_ff_crc_reg[5]_i_4\
    );
\ff_crc_reg[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_ff_crc_reg[5]_i_5\
    );
\ff_crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[0]_i_1\,
      Q => \^o21\,
      R => \<const0>\
    );
\ff_crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[10]_i_1__0\,
      Q => \n_0_ff_crc_reg_reg[10]\,
      R => \<const0>\
    );
\ff_crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[11]_i_1__0\,
      Q => \n_0_ff_crc_reg_reg[11]\,
      R => \<const0>\
    );
\ff_crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[12]_i_1__0\,
      Q => \^o12\,
      R => \<const0>\
    );
\ff_crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[13]_i_1__0\,
      Q => \^o11\,
      R => \<const0>\
    );
\ff_crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[14]_i_1__0\,
      Q => \^o10\,
      R => \<const0>\
    );
\ff_crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[15]_i_1__0\,
      Q => \^o9\,
      R => \<const0>\
    );
\ff_crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[1]_i_1\,
      Q => \^o20\,
      R => \<const0>\
    );
\ff_crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[2]_i_1\,
      Q => \^o19\,
      R => \<const0>\
    );
\ff_crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[3]_i_1\,
      Q => \^o18\,
      R => \<const0>\
    );
\ff_crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[4]_i_1\,
      Q => \^o17\,
      R => \<const0>\
    );
\ff_crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[5]_i_1\,
      Q => \^o16\,
      R => \<const0>\
    );
\ff_crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[6]_i_1__0\,
      Q => \^o15\,
      R => \<const0>\
    );
\ff_crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[7]_i_1__0\,
      Q => \^o14\,
      R => \<const0>\
    );
\ff_crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[8]_i_1__0\,
      Q => \^o13\,
      R => \<const0>\
    );
\ff_crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_RX/ff_crc_reg[9]_i_1__0\,
      Q => \n_0_ff_crc_reg_reg[9]\,
      R => \<const0>\
    );
\ff_crc_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => \^rx_ff_crc_valid\,
      I1 => \n_0_ff_crc_reg[15]_i_2__2\,
      I2 => dec_vid(7),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_ff_crc_valid_i_1__0\
    );
ff_crc_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_ff_crc_valid_i_1__0\,
      Q => \^rx_ff_crc_valid\,
      R => \<const0>\
    );
\rx_edh_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
    port map (
      I0 => n_0_rx_edh_reg,
      I1 => dec_edh_next,
      I2 => tx_ce(0),
      I3 => I20(0),
      O => \n_0_rx_edh_i_1__0\
    );
rx_edh_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_rx_edh_i_1__0\,
      Q => n_0_rx_edh_reg,
      R => \<const0>\
    );
\vid_out[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \n_0_ff_crc_reg_reg[11]\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => \n_0_ff_crc_reg_reg[9]\,
      I4 => Q(1),
      I5 => \n_0_ff_crc_reg_reg[10]\,
      O => S(0)
    );
\vid_out[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => O2(0),
      I1 => rx_ap_crc_valid,
      I2 => ap_valid,
      I3 => I3,
      O => O1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_tx is
  port (
    tx_edh_packet : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    tx_edh_next : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_rst_int : in STD_LOGIC;
    I1 : in STD_LOGIC;
    dec_vid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_edh_tx;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_tx is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[15]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_6__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[18]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[19]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[21]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[22]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_16__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_21\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_22\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_23\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_24\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_25\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_26\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_27\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_28__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_29\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_30\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_31__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_32__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_33\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_34\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_35\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[15]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[16]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[17]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[18]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[19]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[20]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[21]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[22]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[23]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[24]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_12\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_7\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_8\ : STD_LOGIC;
  signal \n_0_ap_flags[0]_i_9\ : STD_LOGIC;
  signal n_0_edh_packet_i_1 : STD_LOGIC;
  signal n_0_edh_packet_i_2 : STD_LOGIC;
  signal \n_0_edh_packet_i_3__0\ : STD_LOGIC;
  signal n_0_edh_packet_i_4 : STD_LOGIC;
  signal n_0_edh_packet_i_5 : STD_LOGIC;
  signal n_0_edh_packet_i_6 : STD_LOGIC;
  signal n_0_edh_packet_i_7 : STD_LOGIC;
  signal \n_0_ff_flags[0]_i_3\ : STD_LOGIC;
  signal \^tx_edh_packet\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_1__2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[11]_i_1__3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_1__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_1__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[15]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_1__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_4\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_6__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[17]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[18]_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[19]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[20]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[21]_i_1__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[22]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_12\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_13\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_14\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_15\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_18\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_19\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_22\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_23\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_24\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_26\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_27\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_29\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_30\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_34\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_35\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_7\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1__3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1__4\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_1__3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_1__5\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_1__4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_1__3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_1__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_1__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ap_flags[0]_i_12\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \ap_flags[0]_i_8\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ap_flags[0]_i_9\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \edh_packet_i_3__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of edh_packet_i_4 : label is "soft_lutpair295";
begin
  O1 <= \^o1\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  tx_edh_packet <= \^tx_edh_packet\;
\FSM_onehot_current_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808000008080010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => tx_edh_next,
      I4 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__1\
    );
\FSM_onehot_current_state[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__2\
    );
\FSM_onehot_current_state[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__3\
    );
\FSM_onehot_current_state[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[12]_i_1__1\
    );
\FSM_onehot_current_state[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[13]_i_1__2\
    );
\FSM_onehot_current_state[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[14]_i_1__1\
    );
\FSM_onehot_current_state[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[15]_i_1__1\
    );
\FSM_onehot_current_state[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[16]_i_1__0\
    );
\FSM_onehot_current_state[16]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E003E0100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_4\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_5__1\,
      O => \n_0_FSM_onehot_current_state[16]_i_2__2\
    );
\FSM_onehot_current_state[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[16]_i_3\
    );
\FSM_onehot_current_state[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[16]_i_4\
    );
\FSM_onehot_current_state[16]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000088888"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_6__1\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_23\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_7\,
      O => \n_0_FSM_onehot_current_state[16]_i_5__1\
    );
\FSM_onehot_current_state[16]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      I4 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_FSM_onehot_current_state[16]_i_6__1\
    );
\FSM_onehot_current_state[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4\,
      O => \n_0_FSM_onehot_current_state[17]_i_1__0\
    );
\FSM_onehot_current_state[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4\,
      O => \n_0_FSM_onehot_current_state[18]_i_1__0\
    );
\FSM_onehot_current_state[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4\,
      O => \n_0_FSM_onehot_current_state[19]_i_1__0\
    );
\FSM_onehot_current_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => tx_edh_next,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__4\
    );
\FSM_onehot_current_state[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3\,
      O => \n_0_FSM_onehot_current_state[20]_i_1__0\
    );
\FSM_onehot_current_state[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5\,
      O => \n_0_FSM_onehot_current_state[21]_i_1__0\
    );
\FSM_onehot_current_state[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5\,
      O => \n_0_FSM_onehot_current_state[22]_i_1__0\
    );
\FSM_onehot_current_state[23]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[23]_i_10__0\
    );
\FSM_onehot_current_state[23]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEEEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_28__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[23]_i_11__0\
    );
\FSM_onehot_current_state[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E8E9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[23]_i_12\
    );
\FSM_onehot_current_state[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDD6FDD7"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_29\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_30\,
      O => \n_0_FSM_onehot_current_state[23]_i_13\
    );
\FSM_onehot_current_state[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_29\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[23]_i_14\
    );
\FSM_onehot_current_state[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[23]_i_15\
    );
\FSM_onehot_current_state[23]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_31__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_32__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_FSM_onehot_current_state[23]_i_16__0\
    );
\FSM_onehot_current_state[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0CC8000C0CCF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_18\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_33\,
      O => \n_0_FSM_onehot_current_state[23]_i_17\
    );
\FSM_onehot_current_state[23]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_23\,
      O => \n_0_FSM_onehot_current_state[23]_i_18\
    );
\FSM_onehot_current_state[23]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_FSM_onehot_current_state[23]_i_19\
    );
\FSM_onehot_current_state[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5\,
      O => \n_0_FSM_onehot_current_state[23]_i_1__0\
    );
\FSM_onehot_current_state[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_6\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_8\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_FSM_onehot_current_state[23]_i_2\
    );
\FSM_onehot_current_state[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[23]_i_20\
    );
\FSM_onehot_current_state[23]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_34\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_FSM_onehot_current_state[23]_i_21\
    );
\FSM_onehot_current_state[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_FSM_onehot_current_state[23]_i_22\
    );
\FSM_onehot_current_state[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_FSM_onehot_current_state[23]_i_23\
    );
\FSM_onehot_current_state[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[23]_i_24\
    );
\FSM_onehot_current_state[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFDD7"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_35\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[22]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[23]_i_25\
    );
\FSM_onehot_current_state[23]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_FSM_onehot_current_state[23]_i_26\
    );
\FSM_onehot_current_state[23]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[23]_i_27\
    );
\FSM_onehot_current_state[23]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[17]\,
      I5 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_FSM_onehot_current_state[23]_i_28__0\
    );
\FSM_onehot_current_state[23]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[23]_i_29\
    );
\FSM_onehot_current_state[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_9__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_10__0\,
      I2 => \n_0_ff_flags[0]_i_3\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_11__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_3\
    );
\FSM_onehot_current_state[23]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010117"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_FSM_onehot_current_state[23]_i_30\
    );
\FSM_onehot_current_state[23]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_FSM_onehot_current_state[23]_i_31__0\
    );
\FSM_onehot_current_state[23]_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[23]_i_32__0\
    );
\FSM_onehot_current_state[23]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFCC1FFFD"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_22\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_23\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[23]_i_33\
    );
\FSM_onehot_current_state[23]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[17]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[23]_i_34\
    );
\FSM_onehot_current_state[23]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_FSM_onehot_current_state[23]_i_35\
    );
\FSM_onehot_current_state[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7703050000000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_12\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_13\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_14\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_15\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_16__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_4\
    );
\FSM_onehot_current_state[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A22200000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_17\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_18\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_19\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_20\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_21\,
      O => \n_0_FSM_onehot_current_state[23]_i_5\
    );
\FSM_onehot_current_state[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003033E00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_22\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_23\,
      O => \n_0_FSM_onehot_current_state[23]_i_6\
    );
\FSM_onehot_current_state[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_20\,
      O => \n_0_FSM_onehot_current_state[23]_i_7\
    );
\FSM_onehot_current_state[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_24\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[23]_i_8\
    );
\FSM_onehot_current_state[23]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCAAAAA882"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_25\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_26\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_27\,
      O => \n_0_FSM_onehot_current_state[23]_i_9__0\
    );
\FSM_onehot_current_state[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__3\
    );
\FSM_onehot_current_state[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__4\
    );
\FSM_onehot_current_state[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__3\
    );
\FSM_onehot_current_state[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__5\
    );
\FSM_onehot_current_state[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__4\
    );
\FSM_onehot_current_state[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__3\
    );
\FSM_onehot_current_state[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[8]_i_1__1\
    );
\FSM_onehot_current_state[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_4\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_5\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__2\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I7(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[12]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[13]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[14]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[14]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[15]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[15]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[16]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[16]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[17]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[17]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[18]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[18]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[19]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[19]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[20]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[20]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[21]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[21]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[22]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[22]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[23]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[23]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[24]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I7(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I7(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\anc_flags[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440555055505550"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => dec_vid(1),
      I3 => dec_vid(0),
      I4 => \^o3\,
      I5 => \^o1\,
      O => D(0)
    );
\anc_flags[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440555055505550"
    )
    port map (
      I0 => I1,
      I1 => \^o2\,
      I2 => dec_vid(3),
      I3 => dec_vid(2),
      I4 => \^o3\,
      I5 => \^o1\,
      O => D(1)
    );
\ap_flags[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[18]\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_ap_flags[0]_i_12\
    );
\ap_flags[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_ap_flags[0]_i_7\,
      I1 => \n_0_ap_flags[0]_i_8\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_ap_flags[0]_i_9\,
      O => \^o3\
    );
\ap_flags[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
    port map (
      I0 => \n_0_ap_flags[0]_i_7\,
      I1 => \n_0_ap_flags[0]_i_8\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_ap_flags[0]_i_9\,
      O => \^o1\
    );
\ap_flags[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => n_0_edh_packet_i_2,
      I1 => \n_0_ap_flags[0]_i_12\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      I4 => \n_0_FSM_onehot_current_state_reg[24]\,
      I5 => \n_0_FSM_onehot_current_state_reg[21]\,
      O => \n_0_ap_flags[0]_i_7\
    );
\ap_flags[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_ap_flags[0]_i_8\
    );
\ap_flags[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_ap_flags[0]_i_9\
    );
edh_packet_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF557F00AA0000"
    )
    port map (
      I0 => \out\(0),
      I1 => n_0_edh_packet_i_2,
      I2 => \n_0_edh_packet_i_3__0\,
      I3 => rx_rst_int,
      I4 => tx_edh_next,
      I5 => \^tx_edh_packet\,
      O => n_0_edh_packet_i_1
    );
edh_packet_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => n_0_edh_packet_i_4,
      I5 => n_0_edh_packet_i_5,
      O => n_0_edh_packet_i_2
    );
\edh_packet_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_ap_flags[0]_i_9\,
      I3 => n_0_edh_packet_i_6,
      I4 => n_0_edh_packet_i_7,
      O => \n_0_edh_packet_i_3__0\
    );
edh_packet_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => n_0_edh_packet_i_4
    );
edh_packet_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => n_0_edh_packet_i_5
    );
edh_packet_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[22]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[24]\,
      I4 => \n_0_FSM_onehot_current_state_reg[21]\,
      O => n_0_edh_packet_i_6
    );
edh_packet_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      I5 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => n_0_edh_packet_i_7
    );
edh_packet_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_edh_packet_i_1,
      Q => \^tx_edh_packet\,
      R => \<const0>\
    );
\ff_flags[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^o2\,
      I1 => \out\(0),
      O => E(0)
    );
\ff_flags[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => \n_0_ap_flags[0]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_ff_flags[0]_i_3\,
      I5 => \n_0_ap_flags[0]_i_9\,
      O => \^o2\
    );
\ff_flags[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_ff_flags[0]_i_3\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_tx_12 is
  port (
    tx_edh_packet : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O1 : out STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_vid : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_edh_next : in STD_LOGIC;
    ap_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    anc_edh_local : in STD_LOGIC;
    ff_crc_valid : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_ff_crc_valid : in STD_LOGIC;
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_edh_tx_12 : entity is "v_smpte_sdi_v3_0_edh_tx";
end smpte_sdiv_smpte_sdi_v3_0_edh_tx_12;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_tx_12 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o1\ : STD_LOGIC;
  signal \checksum_reg__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \n_0_FSM_onehot_current_state[0]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[13]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[14]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[15]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[16]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[18]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[19]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[20]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[21]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[22]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_13__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_14__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_15__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_17__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_18__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_19__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_20__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_21__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_22__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_23__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_24__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_25__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_26__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_27__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_28\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_29__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_30__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_31\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_32\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_33__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_34__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_35__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_36\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_37\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_38\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_39\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_40\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_41\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[23]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[14]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[15]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[16]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[17]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[18]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[19]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[20]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[21]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[22]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[23]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[24]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[3]_i_6\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_2\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_3\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_4\ : STD_LOGIC;
  signal \n_0_checksum[7]_i_5\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_10__0\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_4__1\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_6__0\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_7\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_8__0\ : STD_LOGIC;
  signal \n_0_checksum[8]_i_9__0\ : STD_LOGIC;
  signal \n_0_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_0_edh_packet_i_1__0\ : STD_LOGIC;
  signal \n_0_edh_packet_i_2__0\ : STD_LOGIC;
  signal n_0_edh_packet_i_3 : STD_LOGIC;
  signal \n_0_vid_out[0]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[0]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[0]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_13\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_14\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_15\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_18\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_19\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_20\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_21\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_22\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_23\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_24\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_2__1\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[2]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_13\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_14\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_15\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_16\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_13\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_14\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_15\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_16\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_17\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_13\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_14\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_15\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_16\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_17\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_18\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_19\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_20\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_21\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_22\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_23\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_13\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_14\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_15\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_16\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_17\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_18\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_19\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_20\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_21\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_22\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_23\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_24\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_25\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_26\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_27\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_28\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_29\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_3__1\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_4\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_13\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_14\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_15\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_16\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_17\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_18\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_19\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_20\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_21\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_22\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_23\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_24\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_25\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_26\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_27\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_28\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_29\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_30\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_31\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_32\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_33\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_34\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_35\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_36\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_37\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_38\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_39\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_40\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_6__0\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_9\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_10\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_11\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_12\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_13\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_14\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_15\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_16\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_17\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_18\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_19\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_20\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_21\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_22\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_23\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_24\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_25\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_26\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_27\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_28\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_29\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_30\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_31\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_32\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_33\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_34\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_35\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_36\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_37\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_38\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_39\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_3__1\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_40\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_41\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_42\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_43\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_44\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_45\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_46\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_47\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_48\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_49\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_4__0\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_50\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_51\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_52\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_53\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_54\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_55\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_6\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_7\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_8\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_9\ : STD_LOGIC;
  signal \n_1_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_1_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_2_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[3]_i_1\ : STD_LOGIC;
  signal \n_3_checksum_reg[7]_i_1\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tx_edh_packet\ : STD_LOGIC;
  signal \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_1__5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[11]_i_1__6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_1__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_1__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[15]_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_4__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_5__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[16]_i_6__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[17]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[18]_i_1__2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[19]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[20]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[21]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[22]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_10\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_15__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_16\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_18__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_19__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_20__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_22__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_23__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_24__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_25__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_27__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_28\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_29__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_32\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_33__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_35__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_37\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_39\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_40\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[23]_i_9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_1__7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1__8\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[4]_i_1__7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_1__8\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_1__8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_1__7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[8]_i_1__5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[9]_i_1__5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \checksum[8]_i_3__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \checksum[8]_i_5__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \checksum[8]_i_7\ : label is "soft_lutpair46";
  attribute counter : integer;
  attribute counter of \checksum_reg[0]\ : label is 33;
  attribute counter of \checksum_reg[1]\ : label is 33;
  attribute counter of \checksum_reg[2]\ : label is 33;
  attribute counter of \checksum_reg[3]\ : label is 33;
  attribute counter of \checksum_reg[4]\ : label is 33;
  attribute counter of \checksum_reg[5]\ : label is 33;
  attribute counter of \checksum_reg[6]\ : label is 33;
  attribute counter of \checksum_reg[7]\ : label is 33;
  attribute counter of \checksum_reg[8]\ : label is 33;
  attribute SOFT_HLUTNM of \vid_out[0]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \vid_out[1]_i_12\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \vid_out[1]_i_7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \vid_out[1]_i_8\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \vid_out[1]_i_9\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vid_out[2]_i_10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \vid_out[2]_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \vid_out[2]_i_12\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \vid_out[2]_i_13\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vid_out[2]_i_21\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \vid_out[2]_i_22\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \vid_out[2]_i_23\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \vid_out[2]_i_24\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \vid_out[2]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \vid_out[3]_i_10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \vid_out[3]_i_11\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \vid_out[3]_i_14\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vid_out[3]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \vid_out[3]_i_9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \vid_out[4]_i_16\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \vid_out[4]_i_17\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \vid_out[5]_i_16\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vid_out[5]_i_17\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \vid_out[5]_i_18\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \vid_out[5]_i_19\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \vid_out[5]_i_20\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \vid_out[5]_i_21\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \vid_out[5]_i_22\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \vid_out[5]_i_23\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \vid_out[6]_i_10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \vid_out[6]_i_12\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vid_out[6]_i_13\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \vid_out[6]_i_14\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vid_out[6]_i_16\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \vid_out[6]_i_17\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \vid_out[6]_i_18\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \vid_out[6]_i_19\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \vid_out[6]_i_23\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \vid_out[6]_i_24\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \vid_out[6]_i_27\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vid_out[6]_i_28\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \vid_out[6]_i_29\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \vid_out[6]_i_7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \vid_out[7]_i_10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \vid_out[7]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \vid_out[7]_i_6\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \vid_out[7]_i_7\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \vid_out[7]_i_9\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \vid_out[8]_i_19\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vid_out[8]_i_24\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \vid_out[8]_i_25\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \vid_out[8]_i_26\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \vid_out[8]_i_27\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \vid_out[8]_i_28\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \vid_out[8]_i_29\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \vid_out[8]_i_30\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \vid_out[8]_i_32\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \vid_out[8]_i_33\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \vid_out[8]_i_37\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \vid_out[8]_i_38\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \vid_out[8]_i_39\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \vid_out[8]_i_40\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \vid_out[8]_i_4__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \vid_out[8]_i_7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \vid_out[8]_i_8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \vid_out[9]_i_10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \vid_out[9]_i_16\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \vid_out[9]_i_17\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \vid_out[9]_i_19\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \vid_out[9]_i_20\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \vid_out[9]_i_22\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \vid_out[9]_i_29\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vid_out[9]_i_30\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \vid_out[9]_i_31\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \vid_out[9]_i_32\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \vid_out[9]_i_35\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \vid_out[9]_i_39\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \vid_out[9]_i_45\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \vid_out[9]_i_52\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \vid_out[9]_i_54\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \vid_out[9]_i_55\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \vid_out[9]_i_8\ : label is "soft_lutpair45";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
  O1 <= \^o1\;
  tx_edh_packet <= \^tx_edh_packet\;
\FSM_onehot_current_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0000100000"
    )
    port map (
      I0 => tx_edh_next,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__3\
    );
\FSM_onehot_current_state[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__5\
    );
\FSM_onehot_current_state[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__6\
    );
\FSM_onehot_current_state[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[12]_i_1__4\
    );
\FSM_onehot_current_state[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[13]_i_1__4\
    );
\FSM_onehot_current_state[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[14]_i_1__3\
    );
\FSM_onehot_current_state[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[15]_i_1__3\
    );
\FSM_onehot_current_state[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[16]_i_1__2\
    );
\FSM_onehot_current_state[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002022A00000228"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_3__1\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[16]_i_2__0\
    );
\FSM_onehot_current_state[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_11\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_6__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_22__0\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_FSM_onehot_current_state[16]_i_3__1\
    );
\FSM_onehot_current_state[16]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_FSM_onehot_current_state[16]_i_4__0\
    );
\FSM_onehot_current_state[16]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_FSM_onehot_current_state[16]_i_5__0\
    );
\FSM_onehot_current_state[16]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_FSM_onehot_current_state[16]_i_6__0\
    );
\FSM_onehot_current_state[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[17]_i_1__2\
    );
\FSM_onehot_current_state[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[18]_i_1__2\
    );
\FSM_onehot_current_state[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[19]_i_1__2\
    );
\FSM_onehot_current_state[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => tx_edh_next,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__8\
    );
\FSM_onehot_current_state[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[20]_i_1__2\
    );
\FSM_onehot_current_state[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[21]_i_1__2\
    );
\FSM_onehot_current_state[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[22]_i_1__2\
    );
\FSM_onehot_current_state[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCC1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[23]_i_10\
    );
\FSM_onehot_current_state[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"033E000200000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_27__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_28\,
      I5 => \n_0_vid_out[9]_i_8\,
      O => \n_0_FSM_onehot_current_state[23]_i_11\
    );
\FSM_onehot_current_state[23]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_29__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_12__0\
    );
\FSM_onehot_current_state[23]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[22]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_30__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_13__0\
    );
\FSM_onehot_current_state[23]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_31\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_32\,
      I2 => \n_0_FSM_onehot_current_state_reg[24]\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_33__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[16]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_FSM_onehot_current_state[23]_i_14__0\
    );
\FSM_onehot_current_state[23]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_FSM_onehot_current_state[23]_i_15__0\
    );
\FSM_onehot_current_state[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      O => \n_0_FSM_onehot_current_state[23]_i_16\
    );
\FSM_onehot_current_state[23]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F002FFFFFFFA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_34__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_35__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_17__0\
    );
\FSM_onehot_current_state[23]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_FSM_onehot_current_state[23]_i_18__0\
    );
\FSM_onehot_current_state[23]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      I4 => \n_0_vid_out[9]_i_22\,
      O => \n_0_FSM_onehot_current_state[23]_i_19__0\
    );
\FSM_onehot_current_state[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_1__2\
    );
\FSM_onehot_current_state[23]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_FSM_onehot_current_state[23]_i_20__0\
    );
\FSM_onehot_current_state[23]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_36\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[24]\,
      I3 => \n_0_vid_out[9]_i_17\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_37\,
      I5 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_FSM_onehot_current_state[23]_i_21__0\
    );
\FSM_onehot_current_state[23]_i_22__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[23]_i_22__0\
    );
\FSM_onehot_current_state[23]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_FSM_onehot_current_state[23]_i_23__0\
    );
\FSM_onehot_current_state[23]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_FSM_onehot_current_state[23]_i_24__0\
    );
\FSM_onehot_current_state[23]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[23]_i_25__0\
    );
\FSM_onehot_current_state[23]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_FSM_onehot_current_state[23]_i_26__0\
    );
\FSM_onehot_current_state[23]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[23]_i_27__0\
    );
\FSM_onehot_current_state[23]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_FSM_onehot_current_state[23]_i_28\
    );
\FSM_onehot_current_state[23]_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[23]_i_29__0\
    );
\FSM_onehot_current_state[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_6__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_8__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_9\,
      O => \n_0_FSM_onehot_current_state[23]_i_2__0\
    );
\FSM_onehot_current_state[23]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_38\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_39\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_40\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_FSM_onehot_current_state[23]_i_30__0\
    );
\FSM_onehot_current_state[23]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000057"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_FSM_onehot_current_state[23]_i_31\
    );
\FSM_onehot_current_state[23]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[23]_i_32\
    );
\FSM_onehot_current_state[23]_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[23]_i_33__0\
    );
\FSM_onehot_current_state[23]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFCFCC5"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_20__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_16\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_FSM_onehot_current_state[23]_i_34__0\
    );
\FSM_onehot_current_state[23]_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_FSM_onehot_current_state[23]_i_35__0\
    );
\FSM_onehot_current_state[23]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_41\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_22__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_36\
    );
\FSM_onehot_current_state[23]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_FSM_onehot_current_state[23]_i_37\
    );
\FSM_onehot_current_state[23]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[23]_i_38\
    );
\FSM_onehot_current_state[23]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_FSM_onehot_current_state[23]_i_39\
    );
\FSM_onehot_current_state[23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0C0D0C00000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_10\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_11\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_12__0\,
      I4 => \n_0_vid_out[9]_i_8\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_13__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_3__0\
    );
\FSM_onehot_current_state[23]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[23]_i_40\
    );
\FSM_onehot_current_state[23]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[23]_i_41\
    );
\FSM_onehot_current_state[23]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AA02AA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_14__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_16\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_17__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_4__0\
    );
\FSM_onehot_current_state[23]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB111B1BB"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_18__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_19__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_16\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_20__0\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_21__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_5__0\
    );
\FSM_onehot_current_state[23]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEAAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_22__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_vid_out[6]_i_18\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_23__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[23]_i_6__0\
    );
\FSM_onehot_current_state[23]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFCC5"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_24__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_23__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_25__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_7__0\
    );
\FSM_onehot_current_state[23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_26__0\,
      O => \n_0_FSM_onehot_current_state[23]_i_8__0\
    );
\FSM_onehot_current_state[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      O => \n_0_FSM_onehot_current_state[23]_i_9\
    );
\FSM_onehot_current_state[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__7\
    );
\FSM_onehot_current_state[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__8\
    );
\FSM_onehot_current_state[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__7\
    );
\FSM_onehot_current_state[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__8\
    );
\FSM_onehot_current_state[6]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__8\
    );
\FSM_onehot_current_state[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__7\
    );
\FSM_onehot_current_state[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      O => \n_0_FSM_onehot_current_state[8]_i_1__5\
    );
\FSM_onehot_current_state[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_2__0\,
      I3 => \n_0_FSM_onehot_current_state[23]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_2__0\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__5\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I24(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[12]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[13]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[14]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[14]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[15]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[15]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[16]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[16]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[17]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[17]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[18]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[18]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[19]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[19]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[20]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[20]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[21]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[21]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[22]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[22]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[23]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[23]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[24]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__8\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__7\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I24(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I24(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\checksum[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(3),
      I1 => \n_0_vid_out[3]_i_2\,
      O => \n_0_checksum[3]_i_2\
    );
\checksum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_0_out(2),
      I1 => \n_0_checksum[3]_i_6\,
      O => \n_0_checksum[3]_i_3\
    );
\checksum[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0455FBAA"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_2\,
      I1 => \n_0_vid_out[6]_i_2__0\,
      I2 => \n_0_vid_out[1]_i_3\,
      I3 => dec_vid(1),
      I4 => p_0_out(1),
      O => \n_0_checksum[3]_i_4\
    );
\checksum[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(0),
      I1 => \n_0_vid_out[0]_i_2\,
      O => \n_0_checksum[3]_i_5\
    );
\checksum[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0FFD0D0D0FFD0"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_4\,
      I1 => \n_0_vid_out[2]_i_2__1\,
      I2 => \n_0_vid_out[2]_i_3\,
      I3 => dec_vid(2),
      I4 => \n_0_vid_out[6]_i_2__0\,
      I5 => \n_0_vid_out[5]_i_2\,
      O => \n_0_checksum[3]_i_6\
    );
\checksum[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => p_0_out(7),
      I1 => \n_0_vid_out[7]_i_2__0\,
      O => \n_0_checksum[7]_i_2\
    );
\checksum[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_0_out(6),
      I1 => \^d\(6),
      O => \n_0_checksum[7]_i_3\
    );
\checksum[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002FFFD0"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_2__0\,
      I1 => \n_0_vid_out[5]_i_2\,
      I2 => dec_vid(5),
      I3 => \n_0_vid_out[5]_i_3\,
      I4 => p_0_out(5),
      O => \n_0_checksum[7]_i_4\
    );
\checksum[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => p_0_out(4),
      I1 => \^d\(4),
      O => \n_0_checksum[7]_i_5\
    );
\checksum[8]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
    port map (
      I0 => \checksum_reg__0\(8),
      I1 => \n_0_vid_out[8]_i_2__1\,
      I2 => \n_0_vid_out[8]_i_3__1\,
      I3 => dec_vid(8),
      O => \n_0_checksum[8]_i_10__0\
    );
\checksum[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
    port map (
      I0 => SR(0),
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_checksum[8]_i_3__0\,
      I4 => \n_0_checksum[8]_i_4__1\,
      I5 => \n_0_checksum[8]_i_5__0\,
      O => \n_0_checksum[8]_i_1__4\
    );
\checksum[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[24]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_checksum[8]_i_3__0\
    );
\checksum[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_checksum[8]_i_7\,
      O => \n_0_checksum[8]_i_4__1\
    );
\checksum[8]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[17]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_checksum[8]_i_5__0\
    );
\checksum[8]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F7F0B08"
    )
    port map (
      I0 => \n_0_checksum[8]_i_8__0\,
      I1 => \n_0_vid_out[9]_i_15\,
      I2 => \checksum_reg__0\(8),
      I3 => \n_0_checksum[8]_i_9__0\,
      I4 => \n_0_checksum[8]_i_10__0\,
      O => \n_0_checksum[8]_i_6__0\
    );
\checksum[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_checksum[8]_i_7\
    );
\checksum[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAA2"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_6__0\,
      I1 => \n_0_vid_out[8]_i_15\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_vid_out[8]_i_4__0\,
      O => \n_0_checksum[8]_i_8__0\
    );
\checksum[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_6__0\,
      I1 => \n_0_vid_out[8]_i_16\,
      I2 => \n_0_vid_out[8]_i_4__0\,
      O => \n_0_checksum[8]_i_9__0\
    );
\checksum_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(0),
      Q => p_0_out(0),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(1),
      Q => p_0_out(1),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(2),
      Q => p_0_out(2),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(3),
      Q => p_0_out(3),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_checksum_reg[3]_i_1\,
      CO(2) => \n_1_checksum_reg[3]_i_1\,
      CO(1) => \n_2_checksum_reg[3]_i_1\,
      CO(0) => \n_3_checksum_reg[3]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => p_0_out(3 downto 0),
      O(3 downto 0) => \p_0_in__3\(3 downto 0),
      S(3) => \n_0_checksum[3]_i_2\,
      S(2) => \n_0_checksum[3]_i_3\,
      S(1) => \n_0_checksum[3]_i_4\,
      S(0) => \n_0_checksum[3]_i_5\
    );
\checksum_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(4),
      Q => p_0_out(4),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(5),
      Q => p_0_out(5),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(6),
      Q => p_0_out(6),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(7),
      Q => p_0_out(7),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[3]_i_1\,
      CO(3) => \n_0_checksum_reg[7]_i_1\,
      CO(2) => \n_1_checksum_reg[7]_i_1\,
      CO(1) => \n_2_checksum_reg[7]_i_1\,
      CO(0) => \n_3_checksum_reg[7]_i_1\,
      CYINIT => \<const0>\,
      DI(3 downto 0) => p_0_out(7 downto 4),
      O(3 downto 0) => \p_0_in__3\(7 downto 4),
      S(3) => \n_0_checksum[7]_i_2\,
      S(2) => \n_0_checksum[7]_i_3\,
      S(1) => \n_0_checksum[7]_i_4\,
      S(0) => \n_0_checksum[7]_i_5\
    );
\checksum_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \p_0_in__3\(8),
      Q => \checksum_reg__0\(8),
      R => \n_0_checksum[8]_i_1__4\
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_checksum_reg[7]_i_1\,
      CO(3 downto 0) => \NLW_checksum_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 1) => \NLW_checksum_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \p_0_in__3\(8),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \<const0>\,
      S(0) => \n_0_checksum[8]_i_6__0\
    );
\edh_packet_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55F700AA0000"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \n_0_edh_packet_i_2__0\,
      I2 => n_0_edh_packet_i_3,
      I3 => I20(0),
      I4 => tx_edh_next,
      I5 => \^tx_edh_packet\,
      O => \n_0_edh_packet_i_1__0\
    );
\edh_packet_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_checksum[8]_i_7\,
      O => \n_0_edh_packet_i_2__0\
    );
edh_packet_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_8\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      I2 => \n_0_FSM_onehot_current_state_reg[21]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[22]\,
      I5 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => n_0_edh_packet_i_3
    );
edh_packet_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_edh_packet_i_1__0\,
      Q => \^tx_edh_packet\,
      R => \<const0>\
    );
\vid_out[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vid_out[0]_i_2\,
      O => \^d\(0)
    );
\vid_out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5111"
    )
    port map (
      I0 => \n_0_vid_out[0]_i_3\,
      I1 => dec_vid(0),
      I2 => \n_0_vid_out[6]_i_2__0\,
      I3 => \n_0_vid_out[0]_i_4\,
      O => \n_0_vid_out[0]_i_2\
    );
\vid_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F666"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => p_0_out(0),
      I4 => \n_0_vid_out[1]_i_4\,
      O => \n_0_vid_out[0]_i_3\
    );
\vid_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010011111011"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_6\,
      I1 => \n_0_vid_out[1]_i_5\,
      I2 => \n_0_vid_out[1]_i_8\,
      I3 => \n_0_vid_out[1]_i_7\,
      I4 => \n_0_vid_out[1]_i_9\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_vid_out[0]_i_4\
    );
\vid_out[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_vid_out[1]_i_10\
    );
\vid_out[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_14\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_22__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_vid_out[8]_i_29\,
      O => \n_0_vid_out[1]_i_11\
    );
\vid_out[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_vid_out[1]_i_12\
    );
\vid_out[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_2\,
      I1 => \n_0_vid_out[6]_i_2__0\,
      I2 => \n_0_vid_out[1]_i_3\,
      I3 => dec_vid(1),
      O => \^d\(1)
    );
\vid_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55141414"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_4\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => p_0_out(1),
      O => \n_0_vid_out[1]_i_2\
    );
\vid_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEEFFEFEEFE"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_5\,
      I1 => \n_0_vid_out[1]_i_6\,
      I2 => \n_0_vid_out[1]_i_7\,
      I3 => \n_0_vid_out[1]_i_8\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_vid_out[1]_i_9\,
      O => \n_0_vid_out[1]_i_3\
    );
\vid_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_23\,
      I1 => \n_0_vid_out[1]_i_10\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_vid_out[1]_i_11\,
      O => \n_0_vid_out[1]_i_4\
    );
\vid_out[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_vid_out[1]_i_8\,
      I2 => \n_0_checksum[8]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I4 => \n_0_vid_out[8]_i_29\,
      I5 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_vid_out[1]_i_5\
    );
\vid_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEFEFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_vid_out[1]_i_6\
    );
\vid_out[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_vid_out[1]_i_12\,
      O => \n_0_vid_out[1]_i_7\
    );
\vid_out[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[20]\,
      I1 => \n_0_FSM_onehot_current_state_reg[19]\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_vid_out[1]_i_8\
    );
\vid_out[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_checksum[8]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_vid_out[1]_i_9\
    );
\vid_out[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_vid_out[2]_i_10\
    );
\vid_out[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_22\,
      I1 => \n_0_FSM_onehot_current_state_reg[20]\,
      I2 => \n_0_FSM_onehot_current_state_reg[24]\,
      I3 => \n_0_FSM_onehot_current_state_reg[21]\,
      I4 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_vid_out[2]_i_11\
    );
\vid_out[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_29\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[2]_i_12\
    );
\vid_out[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => p_0_out(2),
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[2]_i_13\
    );
\vid_out[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => anc_edh_local,
      O => \n_0_vid_out[2]_i_14\
    );
\vid_out[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD00FDFDFDFD"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_23\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I2 => \n_0_vid_out[2]_i_24\,
      I3 => \n_0_vid_out[7]_i_3\,
      I4 => \n_0_vid_out[5]_i_19\,
      I5 => I1(12),
      O => \n_0_vid_out[2]_i_15\
    );
\vid_out[2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_vid_out[9]_i_17\,
      O => \n_0_vid_out[2]_i_18\
    );
\vid_out[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_vid_out[7]_i_9\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => Q(12),
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      O => \n_0_vid_out[2]_i_19\
    );
\vid_out[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8CFFFF8C8C8C8C"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_2__1\,
      I1 => \n_0_vid_out[2]_i_3\,
      I2 => \n_0_vid_out[2]_i_4\,
      I3 => \n_0_vid_out[5]_i_2\,
      I4 => \n_0_vid_out[6]_i_2__0\,
      I5 => dec_vid(2),
      O => \^d\(2)
    );
\vid_out[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => Q(6),
      I1 => \n_0_vid_out[3]_i_9\,
      I2 => \n_0_vid_out[3]_i_10\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[2]_i_20\
    );
\vid_out[2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => p_0_out(2),
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[2]_i_21\
    );
\vid_out[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[17]\,
      I3 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_vid_out[2]_i_22\
    );
\vid_out[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => I1(6),
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_vid_out[2]_i_23\
    );
\vid_out[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => I1(0),
      O => \n_0_vid_out[2]_i_24\
    );
\vid_out[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFF7FB000800"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_5\,
      I1 => \n_0_vid_out[2]_i_6\,
      I2 => I2,
      I3 => \n_0_vid_out[2]_i_8\,
      I4 => \n_0_vid_out[2]_i_9\,
      I5 => \n_0_vid_out[2]_i_10\,
      O => \n_0_vid_out[2]_i_2__1\
    );
\vid_out[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_11\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_vid_out[2]_i_3\
    );
\vid_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFDFF"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_12\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_vid_out[2]_i_4\
    );
\vid_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABB0000FFFFFFFF"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_24\,
      I1 => \n_0_vid_out[2]_i_13\,
      I2 => \n_0_vid_out[2]_i_14\,
      I3 => \n_0_vid_out[5]_i_12\,
      I4 => \n_0_vid_out[2]_i_15\,
      I5 => \n_0_vid_out[8]_i_33\,
      O => \n_0_vid_out[2]_i_5\
    );
\vid_out[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => CO(0),
      I1 => \n_0_vid_out[5]_i_13\,
      I2 => rx_ff_crc_valid,
      I3 => ff_crc_valid,
      O => \n_0_vid_out[2]_i_6\
    );
\vid_out[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_22__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_vid_out[2]_i_18\,
      I3 => Q(0),
      I4 => \n_0_vid_out[2]_i_19\,
      I5 => \n_0_vid_out[2]_i_20\,
      O => \n_0_vid_out[2]_i_8\
    );
\vid_out[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF450000FFFFFFFF"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_21\,
      I1 => \n_0_vid_out[2]_i_14\,
      I2 => \n_0_vid_out[5]_i_12\,
      I3 => \n_0_vid_out[8]_i_24\,
      I4 => \n_0_vid_out[2]_i_15\,
      I5 => \n_0_vid_out[8]_i_33\,
      O => \n_0_vid_out[2]_i_9\
    );
\vid_out[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[3]_i_10\
    );
\vid_out[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[3]_i_11\
    );
\vid_out[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001010101"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => I1(13),
      I4 => \n_0_vid_out[8]_i_35\,
      I5 => \n_0_vid_out[3]_i_16\,
      O => \n_0_vid_out[3]_i_12\
    );
\vid_out[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F222F"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_vid_out[5]_i_12\,
      I2 => dec_vid(2),
      I3 => dec_vid(3),
      I4 => \n_0_vid_out[5]_i_13\,
      O => \n_0_vid_out[3]_i_13\
    );
\vid_out[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => p_0_out(3),
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[3]_i_14\
    );
\vid_out[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I1 => Q(1),
      I2 => \n_0_vid_out[9]_i_17\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[3]_i_15\
    );
\vid_out[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFDCFFF"
    )
    port map (
      I0 => I1(1),
      I1 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => I1(7),
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[3]_i_16\
    );
\vid_out[3]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vid_out[3]_i_2\,
      O => \^d\(3)
    );
\vid_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500D500D500D5D5"
    )
    port map (
      I0 => dec_vid(3),
      I1 => \n_0_vid_out[6]_i_2__0\,
      I2 => \n_0_vid_out[3]_i_3\,
      I3 => \n_0_vid_out[3]_i_4\,
      I4 => \n_0_vid_out[3]_i_5\,
      I5 => \n_0_vid_out[3]_i_6\,
      O => \n_0_vid_out[3]_i_2\
    );
\vid_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010011111011"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_6\,
      I1 => \n_0_vid_out[1]_i_5\,
      I2 => \n_0_vid_out[1]_i_8\,
      I3 => \n_0_vid_out[1]_i_7\,
      I4 => \n_0_vid_out[1]_i_9\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_vid_out[3]_i_3\
    );
\vid_out[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF54FF"
    )
    port map (
      I0 => \n_0_vid_out[3]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_vid_out[2]_i_3\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_vid_out[3]_i_4\
    );
\vid_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFEEE"
    )
    port map (
      I0 => \n_0_vid_out[3]_i_8\,
      I1 => \n_0_vid_out[3]_i_7\,
      I2 => Q(7),
      I3 => \n_0_vid_out[3]_i_9\,
      I4 => \n_0_vid_out[3]_i_10\,
      I5 => \n_0_vid_out[3]_i_11\,
      O => \n_0_vid_out[3]_i_5\
    );
\vid_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAFAFAAA8A0A0"
    )
    port map (
      I0 => \n_0_vid_out[3]_i_12\,
      I1 => \n_0_vid_out[3]_i_13\,
      I2 => \n_0_vid_out[8]_i_24\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_vid_out[3]_i_14\,
      I5 => \n_0_vid_out[8]_i_33\,
      O => \n_0_vid_out[3]_i_6\
    );
\vid_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_vid_out[8]_i_29\,
      I5 => \n_0_vid_out[8]_i_30\,
      O => \n_0_vid_out[3]_i_7\
    );
\vid_out[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => Q(13),
      I3 => \n_0_vid_out[6]_i_18\,
      I4 => \n_0_vid_out[7]_i_9\,
      I5 => \n_0_vid_out[3]_i_15\,
      O => \n_0_vid_out[3]_i_8\
    );
\vid_out[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_vid_out[3]_i_9\
    );
\vid_out[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_vid_out[1]_i_10\,
      I4 => \n_0_FSM_onehot_current_state[23]_i_18__0\,
      I5 => \n_0_vid_out[6]_i_14\,
      O => \n_0_vid_out[4]_i_10\
    );
\vid_out[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
    port map (
      I0 => \n_0_vid_out[7]_i_9\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => Q(14),
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      O => \n_0_vid_out[4]_i_11\
    );
\vid_out[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => Q(8),
      I1 => \n_0_vid_out[3]_i_9\,
      I2 => \n_0_vid_out[3]_i_10\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[4]_i_12\
    );
\vid_out[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I1 => Q(2),
      I2 => \n_0_vid_out[9]_i_17\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[4]_i_13\
    );
\vid_out[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
    port map (
      I0 => p_0_out(4),
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => \n_0_vid_out[8]_i_24\,
      O => \n_0_vid_out[4]_i_14\
    );
\vid_out[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003080008"
    )
    port map (
      I0 => I1(8),
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => I1(2),
      I5 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      O => \n_0_vid_out[4]_i_15\
    );
\vid_out[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_vid_out[4]_i_16\
    );
\vid_out[4]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[4]_i_17\
    );
\vid_out[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
    port map (
      I0 => dec_vid(4),
      I1 => \n_0_vid_out[8]_i_3__1\,
      I2 => \n_0_vid_out[4]_i_2__0\,
      I3 => \n_0_vid_out[4]_i_3\,
      O => \^d\(4)
    );
\vid_out[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_vid_out[8]_i_7\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_vid_out[4]_i_2__0\
    );
\vid_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A80BABF8A80"
    )
    port map (
      I0 => \n_0_vid_out[4]_i_4\,
      I1 => \n_0_vid_out[4]_i_5\,
      I2 => \n_0_vid_out[4]_i_6\,
      I3 => \n_0_vid_out[4]_i_7\,
      I4 => \n_0_vid_out[8]_i_13\,
      I5 => \n_0_vid_out[4]_i_8\,
      O => \n_0_vid_out[4]_i_3\
    );
\vid_out[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_vid_out[4]_i_9\,
      I2 => \n_0_vid_out[4]_i_10\,
      O => \n_0_vid_out[4]_i_4\
    );
\vid_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_vid_out[4]_i_11\,
      I4 => \n_0_vid_out[4]_i_12\,
      I5 => \n_0_vid_out[4]_i_13\,
      O => \n_0_vid_out[4]_i_5\
    );
\vid_out[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
    port map (
      I0 => \n_0_vid_out[4]_i_14\,
      I1 => \n_0_vid_out[4]_i_15\,
      I2 => I1(14),
      I3 => \n_0_vid_out[8]_i_35\,
      O => \n_0_vid_out[4]_i_6\
    );
\vid_out[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => \n_0_vid_out[4]_i_16\,
      I1 => \n_0_vid_out[4]_i_11\,
      I2 => \n_0_vid_out[4]_i_12\,
      I3 => \n_0_vid_out[8]_i_33\,
      I4 => \n_0_vid_out[4]_i_13\,
      O => \n_0_vid_out[4]_i_7\
    );
\vid_out[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAA1FFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_vid_out[4]_i_17\,
      I5 => \n_0_vid_out[2]_i_12\,
      O => \n_0_vid_out[4]_i_8\
    );
\vid_out[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_vid_out[4]_i_17\,
      I4 => \n_0_vid_out[8]_i_29\,
      I5 => \n_0_vid_out[8]_i_30\,
      O => \n_0_vid_out[4]_i_9\
    );
\vid_out[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_24\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => p_0_out(5),
      I5 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_vid_out[5]_i_10\
    );
\vid_out[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_vid_out[5]_i_20\,
      I1 => \n_0_vid_out[1]_i_12\,
      I2 => \n_0_vid_out[1]_i_8\,
      I3 => \n_0_checksum[8]_i_3__0\,
      I4 => \n_0_checksum[8]_i_7\,
      I5 => \n_0_vid_out[5]_i_21\,
      O => \^o1\
    );
\vid_out[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_8\,
      I1 => \n_0_checksum[8]_i_3__0\,
      I2 => \n_0_checksum[8]_i_7\,
      I3 => \n_0_vid_out[5]_i_21\,
      I4 => \n_0_vid_out[5]_i_22\,
      I5 => \n_0_vid_out[1]_i_12\,
      O => \n_0_vid_out[5]_i_12\
    );
\vid_out[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_8\,
      I1 => \n_0_checksum[8]_i_3__0\,
      I2 => \n_0_checksum[8]_i_7\,
      I3 => \n_0_vid_out[5]_i_21\,
      I4 => \n_0_vid_out[5]_i_23\,
      I5 => \n_0_vid_out[1]_i_12\,
      O => \n_0_vid_out[5]_i_13\
    );
\vid_out[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEAEE"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_24\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => p_0_out(5),
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[5]_i_14\
    );
\vid_out[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[5]_i_15\
    );
\vid_out[5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => Q(15),
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[5]_i_16\
    );
\vid_out[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => I1(9),
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_vid_out[5]_i_17\
    );
\vid_out[5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => I1(3),
      O => \n_0_vid_out[5]_i_18\
    );
\vid_out[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[5]_i_19\
    );
\vid_out[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_2__0\,
      I1 => \n_0_vid_out[5]_i_2\,
      I2 => dec_vid(5),
      I3 => \n_0_vid_out[5]_i_3\,
      O => \^d\(5)
    );
\vid_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAEBFA"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_10\,
      I1 => \n_0_vid_out[6]_i_13\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_vid_out[6]_i_12\,
      I4 => \n_0_vid_out[6]_i_11\,
      O => \n_0_vid_out[5]_i_2\
    );
\vid_out[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_vid_out[5]_i_20\
    );
\vid_out[5]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_vid_out[5]_i_21\
    );
\vid_out[5]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[5]_i_22\
    );
\vid_out[5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[5]_i_23\
    );
\vid_out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_3\,
      I1 => \n_0_vid_out[5]_i_4\,
      I2 => \n_0_vid_out[5]_i_5\,
      I3 => \n_0_vid_out[5]_i_6\,
      I4 => \n_0_vid_out[2]_i_4\,
      O => \n_0_vid_out[5]_i_3\
    );
\vid_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEE00000000"
    )
    port map (
      I0 => \n_0_vid_out[5]_i_7\,
      I1 => \n_0_vid_out[5]_i_8\,
      I2 => \n_0_vid_out[5]_i_9\,
      I3 => \n_0_vid_out[5]_i_10\,
      I4 => \n_0_vid_out[8]_i_33\,
      I5 => \n_0_vid_out[2]_i_10\,
      O => \n_0_vid_out[5]_i_4\
    );
\vid_out[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F222F"
    )
    port map (
      I0 => \^o1\,
      I1 => \n_0_vid_out[5]_i_12\,
      I2 => dec_vid(4),
      I3 => dec_vid(5),
      I4 => \n_0_vid_out[5]_i_13\,
      O => \n_0_vid_out[5]_i_5\
    );
\vid_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEE00000000"
    )
    port map (
      I0 => \n_0_vid_out[5]_i_7\,
      I1 => \n_0_vid_out[5]_i_8\,
      I2 => \n_0_vid_out[5]_i_9\,
      I3 => \n_0_vid_out[5]_i_14\,
      I4 => \n_0_vid_out[8]_i_33\,
      I5 => \n_0_vid_out[2]_i_10\,
      O => \n_0_vid_out[5]_i_6\
    );
\vid_out[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I1 => Q(3),
      I2 => \n_0_vid_out[9]_i_17\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[5]_i_7\
    );
\vid_out[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404040"
    )
    port map (
      I0 => \n_0_vid_out[5]_i_15\,
      I1 => \n_0_vid_out[3]_i_9\,
      I2 => Q(9),
      I3 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I4 => \n_0_vid_out[5]_i_16\,
      I5 => \n_0_vid_out[7]_i_9\,
      O => \n_0_vid_out[5]_i_8\
    );
\vid_out[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD00FDFDFDFD"
    )
    port map (
      I0 => \n_0_vid_out[5]_i_17\,
      I1 => \n_0_FSM_onehot_current_state[23]_i_15__0\,
      I2 => \n_0_vid_out[5]_i_18\,
      I3 => \n_0_vid_out[7]_i_3\,
      I4 => \n_0_vid_out[5]_i_19\,
      I5 => I1(15),
      O => \n_0_vid_out[5]_i_9\
    );
\vid_out[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_vid_out[6]_i_10\
    );
\vid_out[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_vid_out[6]_i_18\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_vid_out[6]_i_11\
    );
\vid_out[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_vid_out[1]_i_8\,
      O => \n_0_vid_out[6]_i_12\
    );
\vid_out[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_vid_out[6]_i_13\
    );
\vid_out[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[22]\,
      I1 => \n_0_FSM_onehot_current_state_reg[20]\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      O => \n_0_vid_out[6]_i_14\
    );
\vid_out[6]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_vid_out[6]_i_15\
    );
\vid_out[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_vid_out[6]_i_16\
    );
\vid_out[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_vid_out[6]_i_17\
    );
\vid_out[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_vid_out[6]_i_18\
    );
\vid_out[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_vid_out[6]_i_19\
    );
\vid_out[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2FFE2E2E2E2E2"
    )
    port map (
      I0 => dec_vid(6),
      I1 => \n_0_vid_out[6]_i_2__0\,
      I2 => \n_0_vid_out[6]_i_3__1\,
      I3 => \n_0_vid_out[6]_i_4\,
      I4 => \n_0_vid_out[6]_i_5\,
      I5 => \n_0_vid_out[6]_i_6\,
      O => \^d\(6)
    );
\vid_out[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002022220"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_24\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[14]\,
      I5 => \n_0_vid_out[6]_i_18\,
      O => \n_0_vid_out[6]_i_20\
    );
\vid_out[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => I1(10),
      I4 => \n_0_vid_out[6]_i_17\,
      I5 => \n_0_vid_out[6]_i_25\,
      O => \n_0_vid_out[6]_i_21\
    );
\vid_out[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFECCCCCCCCCCCC"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_vid_out[6]_i_26\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_vid_out[6]_i_27\,
      I5 => \n_0_vid_out[6]_i_17\,
      O => \n_0_vid_out[6]_i_22\
    );
\vid_out[6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[6]_i_23\
    );
\vid_out[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => p_0_out(6),
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[6]_i_24\
    );
\vid_out[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208000802000000"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_28\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => Q(10),
      I5 => I1(4),
      O => \n_0_vid_out[6]_i_25\
    );
\vid_out[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_28\,
      I1 => \n_0_vid_out[6]_i_29\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_38\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => Q(4),
      O => \n_0_vid_out[6]_i_26\
    );
\vid_out[6]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[6]_i_27\
    );
\vid_out[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[14]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[6]_i_28\
    );
\vid_out[6]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_vid_out[6]_i_29\
    );
\vid_out[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBF0080"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_7\,
      I1 => \n_0_vid_out[8]_i_9\,
      I2 => \n_0_vid_out[8]_i_10\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_vid_out[6]_i_8\,
      I5 => \n_0_vid_out[6]_i_9\,
      O => \n_0_vid_out[6]_i_2__0\
    );
\vid_out[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8888A8AA8A88"
    )
    port map (
      I0 => dec_vid(6),
      I1 => \n_0_vid_out[6]_i_10\,
      I2 => \n_0_vid_out[6]_i_11\,
      I3 => \n_0_vid_out[6]_i_12\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_vid_out[6]_i_13\,
      O => \n_0_vid_out[6]_i_3__1\
    );
\vid_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_14\,
      I1 => \n_0_vid_out[6]_i_15\,
      I2 => \n_0_FSM_onehot_current_state[23]_i_18__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_vid_out[6]_i_16\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_9\,
      O => \n_0_vid_out[6]_i_4\
    );
\vid_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_vid_out[6]_i_17\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_vid_out[6]_i_18\,
      I5 => \n_0_vid_out[6]_i_19\,
      O => \n_0_vid_out[6]_i_5\
    );
\vid_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01010100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_vid_out[6]_i_20\,
      I4 => \n_0_vid_out[6]_i_21\,
      I5 => \n_0_vid_out[6]_i_22\,
      O => \n_0_vid_out[6]_i_6\
    );
\vid_out[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_vid_out[8]_i_17\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_vid_out[6]_i_7\
    );
\vid_out[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010100000000"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_30\,
      I1 => \n_0_vid_out[9]_i_29\,
      I2 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I3 => \n_0_vid_out[8]_i_17\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_vid_out[8]_i_25\,
      O => \n_0_vid_out[6]_i_8\
    );
\vid_out[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000110000001F"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_26\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_vid_out[8]_i_27\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I4 => \n_0_vid_out[9]_i_30\,
      I5 => \n_0_vid_out[6]_i_23\,
      O => \n_0_vid_out[6]_i_9\
    );
\vid_out[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_vid_out[7]_i_10\
    );
\vid_out[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005808"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => Q(5),
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => Q(11),
      I4 => \n_0_vid_out[1]_i_12\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[7]_i_11\
    );
\vid_out[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCCF77FFFFCF77"
    )
    port map (
      I0 => I1(11),
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => ff_crc_valid,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => p_0_out(7),
      O => \n_0_vid_out[7]_i_12\
    );
\vid_out[7]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vid_out[7]_i_2__0\,
      O => \^d\(7)
    );
\vid_out[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D005D5D5D5D5D5D"
    )
    port map (
      I0 => dec_vid(7),
      I1 => \n_0_vid_out[6]_i_2__0\,
      I2 => \n_0_vid_out[5]_i_2\,
      I3 => \n_0_vid_out[7]_i_3\,
      I4 => \n_0_vid_out[2]_i_3\,
      I5 => \n_0_vid_out[7]_i_4\,
      O => \n_0_vid_out[7]_i_2__0\
    );
\vid_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[7]_i_3\
    );
\vid_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
    port map (
      I0 => \n_0_vid_out[7]_i_5\,
      I1 => \n_0_vid_out[2]_i_10\,
      I2 => \n_0_vid_out[8]_i_29\,
      I3 => \n_0_vid_out[7]_i_6\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => \n_0_vid_out[7]_i_7\,
      O => \n_0_vid_out[7]_i_4\
    );
\vid_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA2AAA"
    )
    port map (
      I0 => \n_0_vid_out[7]_i_8\,
      I1 => \n_0_vid_out[7]_i_9\,
      I2 => ap_valid,
      I3 => \n_0_vid_out[7]_i_10\,
      I4 => \n_0_vid_out[7]_i_6\,
      I5 => \n_0_vid_out[7]_i_11\,
      O => \n_0_vid_out[7]_i_5\
    );
\vid_out[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_vid_out[7]_i_6\
    );
\vid_out[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"16"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_vid_out[7]_i_7\
    );
\vid_out[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE2EEFFFFFFFF"
    )
    port map (
      I0 => \n_0_vid_out[7]_i_12\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => I1(5),
      I4 => \n_0_vid_out[7]_i_6\,
      I5 => \n_0_vid_out[8]_i_33\,
      O => \n_0_vid_out[7]_i_8\
    );
\vid_out[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[7]_i_9\
    );
\vid_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD0D0D0FFD0"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_2__1\,
      I1 => \n_0_vid_out[8]_i_3__1\,
      I2 => dec_vid(8),
      I3 => \n_0_vid_out[8]_i_4__0\,
      I4 => \n_0_vid_out[8]_i_5__0\,
      I5 => \n_0_vid_out[8]_i_6__0\,
      O => \^d\(8)
    );
\vid_out[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4F4F4444444F"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_22\,
      I1 => \n_0_vid_out[8]_i_23\,
      I2 => \n_0_vid_out[8]_i_24\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_vid_out[9]_i_27\,
      O => \n_0_vid_out[8]_i_10\
    );
\vid_out[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF4F"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_17\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_vid_out[8]_i_25\,
      I3 => \n_0_vid_out[9]_i_30\,
      I4 => \n_0_vid_out[9]_i_29\,
      I5 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      O => \n_0_vid_out[8]_i_11\
    );
\vid_out[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000500000007"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_26\,
      I1 => \n_0_vid_out[8]_i_27\,
      I2 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I3 => \n_0_vid_out[9]_i_30\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_vid_out[8]_i_12\
    );
\vid_out[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002FF"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_28\,
      I1 => \n_0_vid_out[8]_i_29\,
      I2 => \n_0_vid_out[8]_i_30\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_vid_out[8]_i_31\,
      I5 => \n_0_vid_out[8]_i_32\,
      O => \n_0_vid_out[8]_i_13\
    );
\vid_out[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_vid_out[9]_i_39\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_vid_out[8]_i_29\,
      O => \n_0_vid_out[8]_i_14\
    );
\vid_out[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_24\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \checksum_reg__0\(8),
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      I5 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_vid_out[8]_i_15\
    );
\vid_out[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FD55"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_33\,
      I1 => \n_0_vid_out[8]_i_34\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_vid_out[8]_i_35\,
      I4 => \n_0_vid_out[8]_i_15\,
      I5 => \n_0_vid_out[8]_i_36\,
      O => \n_0_vid_out[8]_i_16\
    );
\vid_out[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_37\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      I4 => \n_0_checksum[8]_i_3__0\,
      I5 => \n_0_vid_out[1]_i_8\,
      O => \n_0_vid_out[8]_i_17\
    );
\vid_out[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010011"
    )
    port map (
      I0 => \n_0_checksum[8]_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[20]\,
      I2 => \n_0_FSM_onehot_current_state_reg[16]\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[17]\,
      I5 => \n_0_vid_out[8]_i_38\,
      O => \n_0_vid_out[8]_i_18\
    );
\vid_out[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      O => \n_0_vid_out[8]_i_19\
    );
\vid_out[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[23]\,
      I1 => \n_0_FSM_onehot_current_state_reg[21]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_vid_out[8]_i_38\,
      I4 => \n_0_FSM_onehot_current_state_reg[20]\,
      I5 => \n_0_FSM_onehot_current_state_reg[24]\,
      O => \n_0_vid_out[8]_i_20\
    );
\vid_out[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_vid_out[1]_i_10\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_vid_out[8]_i_21\
    );
\vid_out[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEEE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_vid_out[8]_i_22\
    );
\vid_out[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_checksum[8]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_vid_out[8]_i_23\
    );
\vid_out[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_vid_out[8]_i_24\
    );
\vid_out[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_vid_out[8]_i_25\
    );
\vid_out[8]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_vid_out[8]_i_26\
    );
\vid_out[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_vid_out[8]_i_27\
    );
\vid_out[8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_vid_out[8]_i_28\
    );
\vid_out[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_vid_out[8]_i_29\
    );
\vid_out[8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_vid_out[8]_i_7\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_vid_out[8]_i_2__1\
    );
\vid_out[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_vid_out[8]_i_30\
    );
\vid_out[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[20]\,
      I2 => \n_0_FSM_onehot_current_state_reg[22]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_vid_out[8]_i_31\
    );
\vid_out[8]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_vid_out[8]_i_32\
    );
\vid_out[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[8]_i_33\
    );
\vid_out[8]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFFCF4F5"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_39\,
      I1 => \n_0_vid_out[8]_i_40\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_vid_out[8]_i_34\
    );
\vid_out[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_vid_out[6]_i_18\,
      O => \n_0_vid_out[8]_i_35\
    );
\vid_out[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00060000FFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_vid_out[3]_i_10\,
      I4 => \n_0_vid_out[3]_i_9\,
      I5 => \n_0_vid_out[2]_i_18\,
      O => \n_0_vid_out[8]_i_36\
    );
\vid_out[8]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_vid_out[8]_i_37\
    );
\vid_out[8]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      O => \n_0_vid_out[8]_i_38\
    );
\vid_out[8]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1154"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[8]_i_39\
    );
\vid_out[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBF0080"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_8\,
      I1 => \n_0_vid_out[8]_i_9\,
      I2 => \n_0_vid_out[8]_i_10\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_vid_out[8]_i_11\,
      I5 => \n_0_vid_out[8]_i_12\,
      O => \n_0_vid_out[8]_i_3__1\
    );
\vid_out[8]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[8]_i_40\
    );
\vid_out[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022A0002"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_13\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_vid_out[8]_i_14\,
      O => \n_0_vid_out[8]_i_4__0\
    );
\vid_out[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFD0000"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_15\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_vid_out[9]_i_15\,
      I5 => \n_0_vid_out[8]_i_16\,
      O => \n_0_vid_out[8]_i_5__0\
    );
\vid_out[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080808088880"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_13\,
      I1 => \n_0_vid_out[8]_i_14\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_vid_out[8]_i_6__0\
    );
\vid_out[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_vid_out[2]_i_12\,
      I4 => \n_0_vid_out[9]_i_31\,
      O => \n_0_vid_out[8]_i_7\
    );
\vid_out[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_vid_out[8]_i_17\,
      O => \n_0_vid_out[8]_i_8\
    );
\vid_out[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABFFABABABFF"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_18\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      I2 => \n_0_vid_out[9]_i_30\,
      I3 => \n_0_vid_out[8]_i_19\,
      I4 => \n_0_vid_out[8]_i_20\,
      I5 => \n_0_vid_out[8]_i_21\,
      O => \n_0_vid_out[8]_i_9\
    );
\vid_out[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_vid_out[9]_i_10\
    );
\vid_out[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_26\,
      I1 => \n_0_vid_out[9]_i_27\,
      I2 => \n_0_vid_out[9]_i_28\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_vid_out[9]_i_11\
    );
\vid_out[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010101"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I1 => \n_0_vid_out[9]_i_29\,
      I2 => \n_0_vid_out[9]_i_30\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_vid_out[9]_i_12\
    );
\vid_out[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_vid_out[2]_i_12\,
      I2 => \n_0_vid_out[9]_i_31\,
      I3 => \n_0_vid_out[9]_i_32\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_vid_out[9]_i_13\
    );
\vid_out[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_7\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_vid_out[9]_i_31\,
      O => \n_0_vid_out[9]_i_14\
    );
\vid_out[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_33\,
      I1 => \n_0_vid_out[0]_i_2\,
      I2 => \n_0_vid_out[9]_i_34\,
      I3 => \n_0_vid_out[3]_i_2\,
      I4 => \^d\(4),
      I5 => \^d\(6),
      O => \n_0_vid_out[9]_i_15\
    );
\vid_out[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_12\,
      I1 => \n_0_vid_out[9]_i_31\,
      I2 => \n_0_FSM_onehot_current_state_reg[15]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_vid_out[9]_i_16\
    );
\vid_out[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_vid_out[9]_i_17\
    );
\vid_out[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0F0EEFFFFFFEE"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_35\,
      I1 => \n_0_vid_out[9]_i_36\,
      I2 => \n_0_vid_out[9]_i_22\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_vid_out[6]_i_12\,
      O => \n_0_vid_out[9]_i_18\
    );
\vid_out[9]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_vid_out[9]_i_19\
    );
\vid_out[9]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_vid_out[9]_i_31\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_vid_out[9]_i_20\
    );
\vid_out[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_37\,
      I1 => \n_0_vid_out[9]_i_38\,
      I2 => \n_0_vid_out[9]_i_31\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      I4 => \n_0_FSM_onehot_current_state_reg[15]\,
      I5 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[9]_i_21\
    );
\vid_out[9]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      I2 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[9]_i_22\
    );
\vid_out[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_vid_out[9]_i_32\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_vid_out[9]_i_39\,
      O => \n_0_vid_out[9]_i_23\
    );
\vid_out[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEB"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_14\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[21]\,
      I5 => \n_0_FSM_onehot_current_state_reg[23]\,
      O => \n_0_vid_out[9]_i_24\
    );
\vid_out[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F004F4F404F"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_vid_out[9]_i_40\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_vid_out[6]_i_17\,
      I4 => \n_0_vid_out[6]_i_11\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_vid_out[9]_i_25\
    );
\vid_out[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEE8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[9]_i_26\
    );
\vid_out[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_checksum[8]_i_3__0\,
      I1 => \n_0_vid_out[9]_i_32\,
      I2 => \n_0_FSM_onehot_current_state_reg[18]\,
      I3 => \n_0_FSM_onehot_current_state_reg[17]\,
      I4 => \n_0_FSM_onehot_current_state_reg[19]\,
      I5 => \n_0_FSM_onehot_current_state_reg[20]\,
      O => \n_0_vid_out[9]_i_27\
    );
\vid_out[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777770"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_41\,
      I1 => \n_0_vid_out[2]_i_22\,
      I2 => \n_0_vid_out[9]_i_30\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_vid_out[9]_i_32\,
      O => \n_0_vid_out[9]_i_28\
    );
\vid_out[9]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_vid_out[9]_i_29\
    );
\vid_out[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABBBABABABA"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_3__1\,
      I1 => \n_0_vid_out[9]_i_4__0\,
      I2 => \n_0_vid_out[9]_i_5\,
      I3 => \n_0_vid_out[9]_i_6\,
      I4 => \n_0_vid_out[9]_i_7\,
      I5 => \n_0_vid_out[9]_i_8\,
      O => \^d\(9)
    );
\vid_out[9]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      I4 => \n_0_checksum[8]_i_3__0\,
      O => \n_0_vid_out[9]_i_30\
    );
\vid_out[9]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[17]\,
      I1 => \n_0_FSM_onehot_current_state_reg[18]\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state_reg[20]\,
      I4 => \n_0_vid_out[9]_i_22\,
      O => \n_0_vid_out[9]_i_31\
    );
\vid_out[9]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[15]\,
      I1 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_vid_out[9]_i_32\
    );
\vid_out[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7300730073008CFF"
    )
    port map (
      I0 => \n_0_vid_out[2]_i_2__1\,
      I1 => \n_0_vid_out[2]_i_3\,
      I2 => \n_0_vid_out[2]_i_4\,
      I3 => \n_0_vid_out[9]_i_42\,
      I4 => \n_0_vid_out[9]_i_43\,
      I5 => \n_0_vid_out[1]_i_2\,
      O => \n_0_vid_out[9]_i_33\
    );
\vid_out[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEEEE155E1E1"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_44\,
      I1 => dec_vid(7),
      I2 => dec_vid(5),
      I3 => \n_0_vid_out[5]_i_2\,
      I4 => \n_0_vid_out[6]_i_2__0\,
      I5 => \n_0_vid_out[5]_i_3\,
      O => \n_0_vid_out[9]_i_34\
    );
\vid_out[9]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[14]\,
      I1 => \n_0_FSM_onehot_current_state_reg[15]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_vid_out[9]_i_35\
    );
\vid_out[9]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_vid_out[9]_i_22\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[19]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_vid_out[9]_i_36\
    );
\vid_out[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF01FF01FF02"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[19]\,
      I1 => \n_0_vid_out[9]_i_22\,
      I2 => \n_0_FSM_onehot_current_state_reg[20]\,
      I3 => \n_0_FSM_onehot_current_state_reg[16]\,
      I4 => \n_0_FSM_onehot_current_state_reg[18]\,
      I5 => \n_0_FSM_onehot_current_state_reg[17]\,
      O => \n_0_vid_out[9]_i_37\
    );
\vid_out[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFFFFFFF"
    )
    port map (
      I0 => \checksum_reg__0\(8),
      I1 => \n_0_FSM_onehot_current_state_reg[23]\,
      I2 => \n_0_FSM_onehot_current_state_reg[19]\,
      I3 => \n_0_FSM_onehot_current_state_reg[18]\,
      I4 => \n_0_FSM_onehot_current_state_reg[17]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_20__0\,
      O => \n_0_vid_out[9]_i_38\
    );
\vid_out[9]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[14]\,
      O => \n_0_vid_out[9]_i_39\
    );
\vid_out[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222A2AAAAAA"
    )
    port map (
      I0 => dec_vid(9),
      I1 => \n_0_vid_out[9]_i_9\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_vid_out[9]_i_10\,
      I4 => \n_0_vid_out[9]_i_11\,
      I5 => \n_0_vid_out[9]_i_12\,
      O => \n_0_vid_out[9]_i_3__1\
    );
\vid_out[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[16]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I5 => \n_0_vid_out[9]_i_30\,
      O => \n_0_vid_out[9]_i_40\
    );
\vid_out[9]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020202"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[23]_i_39\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_vid_out[9]_i_45\,
      I3 => \n_0_FSM_onehot_current_state_reg[15]\,
      I4 => \n_0_FSM_onehot_current_state_reg[23]\,
      I5 => \n_0_vid_out[9]_i_39\,
      O => \n_0_vid_out[9]_i_41\
    );
\vid_out[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55450040FFFFFFFF"
    )
    port map (
      I0 => \n_0_vid_out[5]_i_2\,
      I1 => \n_0_vid_out[9]_i_46\,
      I2 => \n_0_vid_out[8]_i_9\,
      I3 => \n_0_vid_out[9]_i_47\,
      I4 => \n_0_vid_out[9]_i_48\,
      I5 => dec_vid(2),
      O => \n_0_vid_out[9]_i_42\
    );
\vid_out[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A88AAAA8AAA"
    )
    port map (
      I0 => dec_vid(1),
      I1 => \n_0_vid_out[1]_i_3\,
      I2 => \n_0_vid_out[9]_i_46\,
      I3 => \n_0_vid_out[8]_i_9\,
      I4 => \n_0_vid_out[9]_i_47\,
      I5 => \n_0_vid_out[9]_i_48\,
      O => \n_0_vid_out[9]_i_43\
    );
\vid_out[9]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AE00"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_49\,
      I1 => \n_0_vid_out[2]_i_10\,
      I2 => \n_0_vid_out[7]_i_5\,
      I3 => \n_0_vid_out[2]_i_3\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_vid_out[8]_i_40\,
      O => \n_0_vid_out[9]_i_44\
    );
\vid_out[9]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[21]\,
      I1 => \n_0_FSM_onehot_current_state_reg[22]\,
      O => \n_0_vid_out[9]_i_45\
    );
\vid_out[9]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_vid_out[8]_i_17\,
      I2 => \n_0_vid_out[8]_i_25\,
      I3 => \n_0_vid_out[9]_i_50\,
      I4 => \n_0_vid_out[9]_i_51\,
      O => \n_0_vid_out[9]_i_46\
    );
\vid_out[9]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFFBBA"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_vid_out[9]_i_27\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[14]\,
      I4 => \n_0_vid_out[8]_i_24\,
      I5 => \n_0_vid_out[9]_i_52\,
      O => \n_0_vid_out[9]_i_47\
    );
\vid_out[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_53\,
      I1 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I2 => \n_0_vid_out[9]_i_29\,
      I3 => \n_0_vid_out[9]_i_30\,
      I4 => \n_0_vid_out[9]_i_50\,
      I5 => \n_0_vid_out[9]_i_51\,
      O => \n_0_vid_out[9]_i_48\
    );
\vid_out[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000016"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[23]\,
      I4 => \n_0_vid_out[7]_i_6\,
      I5 => \n_0_vid_out[8]_i_29\,
      O => \n_0_vid_out[9]_i_49\
    );
\vid_out[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_13\,
      I1 => \n_0_FSM_onehot_current_state_reg[24]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_vid_out[9]_i_4__0\
    );
\vid_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44FFFFF444444444"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_14\,
      I1 => \n_0_vid_out[9]_i_15\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_vid_out[9]_i_16\,
      O => \n_0_vid_out[9]_i_5\
    );
\vid_out[9]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_vid_out[9]_i_54\,
      I2 => \n_0_vid_out[1]_i_8\,
      I3 => \n_0_checksum[8]_i_3__0\,
      I4 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I5 => \n_0_vid_out[8]_i_27\,
      O => \n_0_vid_out[9]_i_50\
    );
\vid_out[9]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_vid_out[1]_i_8\,
      I2 => \n_0_checksum[8]_i_3__0\,
      I3 => \n_0_FSM_onehot_current_state[16]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[16]\,
      I5 => \n_0_vid_out[8]_i_29\,
      O => \n_0_vid_out[9]_i_51\
    );
\vid_out[9]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_vid_out[1]_i_8\,
      I1 => \n_0_checksum[8]_i_3__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[16]\,
      I3 => \n_0_vid_out[8]_i_22\,
      O => \n_0_vid_out[9]_i_52\
    );
\vid_out[9]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDD5DD"
    )
    port map (
      I0 => \n_0_vid_out[8]_i_25\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_vid_out[8]_i_37\,
      I3 => \n_0_vid_out[9]_i_55\,
      I4 => \n_0_checksum[8]_i_3__0\,
      I5 => \n_0_vid_out[1]_i_8\,
      O => \n_0_vid_out[9]_i_53\
    );
\vid_out[9]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_vid_out[9]_i_54\
    );
\vid_out[9]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[16]\,
      O => \n_0_vid_out[9]_i_55\
    );
\vid_out[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBBBFBAAFBAA"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_17\,
      I1 => \n_0_vid_out[9]_i_15\,
      I2 => \n_0_vid_out[9]_i_18\,
      I3 => \n_0_vid_out[9]_i_19\,
      I4 => \n_0_vid_out[9]_i_20\,
      I5 => \n_0_vid_out[9]_i_21\,
      O => \n_0_vid_out[9]_i_6\
    );
\vid_out[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000800080AAAA"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_15\,
      I1 => \n_0_checksum[8]_i_5__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_vid_out[9]_i_22\,
      I4 => \n_0_vid_out[9]_i_23\,
      I5 => \n_0_vid_out[9]_i_24\,
      O => \n_0_vid_out[9]_i_7\
    );
\vid_out[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_vid_out[9]_i_8\
    );
\vid_out[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002A"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_25\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state[23]_i_22__0\,
      O => \n_0_vid_out[9]_i_9\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_field is
  port (
    f : out STD_LOGIC;
    O1 : out STD_LOGIC;
    rx_f_prev : out STD_LOGIC;
    new_rx_field : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    rx_s4444 : in STD_LOGIC;
    v : in STD_LOGIC;
    h : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_rst_int : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_fly_field;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_field is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^f\ : STD_LOGIC;
  signal n_0_f_i_1 : STD_LOGIC;
  signal n_0_rx_f_now_i_1 : STD_LOGIC;
  signal n_0_rx_f_prev_i_1 : STD_LOGIC;
  signal \^rx_f_prev\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of rx_f_prev_i_1 : label is "soft_lutpair303";
begin
  O1 <= \^o1\;
  f <= \^f\;
  rx_f_prev <= \^rx_f_prev\;
\FSM_onehot_current_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => \^rx_f_prev\,
      O => new_rx_field
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
f_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAF909AAAA"
    )
    port map (
      I0 => \^f\,
      I1 => I3,
      I2 => I4,
      I3 => \^o1\,
      I4 => \out\(0),
      I5 => rx_rst_int,
      O => n_0_f_i_1
    );
f_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_f_i_1,
      Q => \^f\,
      R => \<const0>\
    );
rx_f_now_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^o1\,
      I1 => I5,
      I2 => Q(0),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => n_0_rx_f_now_i_1
    );
rx_f_now_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_rx_f_now_i_1,
      Q => \^o1\,
      R => \<const0>\
    );
rx_f_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^rx_f_prev\,
      I1 => I5,
      I2 => \^o1\,
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => n_0_rx_f_prev_i_1
    );
rx_f_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_rx_f_prev_i_1,
      Q => \^rx_f_prev\,
      R => \<const0>\
    );
v_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^f\,
      I1 => D(0),
      O => S(0)
    );
\vid_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C0000A55AA55A"
    )
    port map (
      I0 => \^f\,
      I1 => rx_s4444,
      I2 => v,
      I3 => h,
      I4 => I1,
      I5 => I2,
      O => O2
    );
\vid_out[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^f\,
      I1 => I1,
      I2 => I2,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_field_21 is
  port (
    f : out STD_LOGIC;
    O1 : out STD_LOGIC;
    rx_f_prev : out STD_LOGIC;
    new_rx_field : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC;
    rx_s4444 : in STD_LOGIC;
    v : in STD_LOGIC;
    h : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_fly_field_21 : entity is "v_smpte_sdi_v3_0_fly_field";
end smpte_sdiv_smpte_sdi_v3_0_fly_field_21;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_field_21 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^f\ : STD_LOGIC;
  signal \n_0_f_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_f_now_i_1__0\ : STD_LOGIC;
  signal \n_0_rx_f_prev_i_1__0\ : STD_LOGIC;
  signal \^rx_f_prev\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_3__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rx_f_prev_i_1__0\ : label is "soft_lutpair80";
begin
  O1 <= \^o1\;
  f <= \^f\;
  rx_f_prev <= \^rx_f_prev\;
\FSM_onehot_current_state[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \^o1\,
      I1 => \^rx_f_prev\,
      O => new_rx_field
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\f_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E626F606E626"
    )
    port map (
      I0 => \^f\,
      I1 => I3,
      I2 => I4,
      I3 => \^o1\,
      I4 => tx_ce(0),
      I5 => I20(0),
      O => \n_0_f_i_1__0\
    );
f_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_f_i_1__0\,
      Q => \^f\,
      R => \<const0>\
    );
\rx_f_now_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^o1\,
      I1 => I5,
      I2 => Q(0),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_rx_f_now_i_1__0\
    );
rx_f_now_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_rx_f_now_i_1__0\,
      Q => \^o1\,
      R => \<const0>\
    );
\rx_f_prev_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^rx_f_prev\,
      I1 => I5,
      I2 => \^o1\,
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_rx_f_prev_i_1__0\
    );
rx_f_prev_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_rx_f_prev_i_1__0\,
      Q => \^rx_f_prev\,
      R => \<const0>\
    );
\v_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^f\,
      I1 => D(0),
      O => S(0)
    );
\vid_out[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C0000A55AA55A"
    )
    port map (
      I0 => \^f\,
      I1 => rx_s4444,
      I2 => v,
      I3 => h,
      I4 => I1,
      I5 => I2,
      O => O2
    );
\vid_out[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^f\,
      I1 => I1,
      I2 => I2,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_fsm is
  port (
    lock : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    dec_std_locked : in STD_LOGIC;
    rx_eav_first : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rx_f : in STD_LOGIC;
    I5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    switch_interval : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    O22 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I11 : in STD_LOGIC;
    new_rx_field : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    rx_f_prev : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    line_err : in STD_LOGIC;
    I18 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_fly_fsm;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_fsm is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal lerr_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^lock\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_11\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_12\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_13__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_14\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_15\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_16\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_17\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_18\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_19\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_20\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_7__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_8\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_errcnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_errcnt[1]_i_1\ : STD_LOGIC;
  signal \n_0_errcnt[2]_i_1\ : STD_LOGIC;
  signal \n_0_errcnt[2]_i_2\ : STD_LOGIC;
  signal \n_0_errcnt[2]_i_3\ : STD_LOGIC;
  signal \n_0_errcnt_reg[0]\ : STD_LOGIC;
  signal \n_0_errcnt_reg[1]\ : STD_LOGIC;
  signal \n_0_errcnt_reg[2]\ : STD_LOGIC;
  signal \n_0_hcount[11]_i_5\ : STD_LOGIC;
  signal \n_0_hcount[11]_i_6\ : STD_LOGIC;
  signal \n_0_hcount[11]_i_7\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_8\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_9\ : STD_LOGIC;
  signal n_0_line_err_i_1 : STD_LOGIC;
  signal n_0_line_err_reg : STD_LOGIC;
  signal n_0_lock_i_1 : STD_LOGIC;
  signal n_0_lock_i_2 : STD_LOGIC;
  signal n_0_lock_i_3 : STD_LOGIC;
  signal n_0_lock_i_4 : STD_LOGIC;
  signal n_0_lock_i_5 : STD_LOGIC;
  signal n_0_lock_i_6 : STD_LOGIC;
  signal n_0_lock_i_7 : STD_LOGIC;
  signal n_0_switch_interval_i_4 : STD_LOGIC;
  signal n_0_switch_interval_i_5 : STD_LOGIC;
  signal n_0_switch_interval_i_6 : STD_LOGIC;
  signal \n_0_vcount[9]_i_11\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_3\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_4\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 11 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_11\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_14\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_17\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_19\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_20\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \errcnt[2]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \errcnt[2]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \hcount[10]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \hcount[11]_i_3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \hcount[11]_i_5\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \hcount[11]_i_7\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \hcount[6]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \hcount[7]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \hcount[8]_i_9\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of lock_i_4 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of lock_i_5 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of lock_i_6 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of lock_i_7 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of sloppy_v_i_3 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of switch_interval_i_5 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of switch_interval_i_6 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \vcount[3]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \vcount[9]_i_3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \vcount[9]_i_5\ : label is "soft_lutpair320";
begin
  O1 <= \^o1\;
  O11 <= \^o11\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O7 <= \^o7\;
  lock <= \^lock\;
\FSM_onehot_current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B888B800030000"
    )
    port map (
      I0 => I1,
      I1 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      I2 => \^o3\,
      I3 => dec_std_locked,
      I4 => \^o2\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_2\,
      O => \n_0_FSM_onehot_current_state[0]_i_1\
    );
\FSM_onehot_current_state[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I2 => \^o3\,
      I3 => \^o2\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__1\
    );
\FSM_onehot_current_state[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I2 => \^o3\,
      I3 => \^o2\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__2\
    );
\FSM_onehot_current_state[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[12]_i_10\
    );
\FSM_onehot_current_state[12]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[12]_i_11\
    );
\FSM_onehot_current_state[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[12]_i_12\
    );
\FSM_onehot_current_state[12]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[13]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[12]_i_13__0\
    );
\FSM_onehot_current_state[12]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[12]_i_14\
    );
\FSM_onehot_current_state[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_FSM_onehot_current_state[12]_i_15\
    );
\FSM_onehot_current_state[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999099909009"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[7]\,
      I5 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_FSM_onehot_current_state[12]_i_16\
    );
\FSM_onehot_current_state[12]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545441"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_FSM_onehot_current_state[12]_i_17\
    );
\FSM_onehot_current_state[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_hcount[11]_i_5\,
      I2 => \n_0_FSM_onehot_current_state_reg[0]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_12\,
      O => \n_0_FSM_onehot_current_state[12]_i_18\
    );
\FSM_onehot_current_state[12]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_FSM_onehot_current_state[12]_i_19\
    );
\FSM_onehot_current_state[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I1 => \^o2\,
      I2 => I15,
      I3 => \n_0_FSM_onehot_current_state[12]_i_5\,
      I4 => \^o3\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[12]_i_1__0\
    );
\FSM_onehot_current_state[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001011600000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_8\,
      O => \n_0_FSM_onehot_current_state[12]_i_2\
    );
\FSM_onehot_current_state[12]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[12]_i_20\
    );
\FSM_onehot_current_state[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_9\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_10\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_11\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_12\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \^o2\
    );
\FSM_onehot_current_state[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => Q(0),
      I1 => I6,
      O => \n_0_FSM_onehot_current_state[12]_i_5\
    );
\FSM_onehot_current_state[12]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA020000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_13__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[0]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_14\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_15\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_16\,
      O => \^o3\
    );
\FSM_onehot_current_state[12]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_17\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_18\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_FSM_onehot_current_state[12]_i_7__0\
    );
\FSM_onehot_current_state[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_19\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_20\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[9]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[12]_i_8\
    );
\FSM_onehot_current_state[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[12]_i_9\
    );
\FSM_onehot_current_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]_i_2\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I2 => \^o2\,
      I3 => dec_std_locked,
      I4 => \^o3\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__3\
    );
\FSM_onehot_current_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FFA800A8FFA8FF"
    )
    port map (
      I0 => dec_std_locked,
      I1 => \n_0_errcnt_reg[2]\,
      I2 => \n_0_errcnt_reg[1]\,
      I3 => \^o2\,
      I4 => Q(0),
      I5 => I6,
      O => \n_0_FSM_onehot_current_state[1]_i_3\
    );
\FSM_onehot_current_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
    port map (
      I0 => I11,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I2 => \^o3\,
      I3 => \^o2\,
      I4 => new_rx_field,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__2\
    );
\FSM_onehot_current_state[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I1 => \^o3\,
      I2 => I12,
      I3 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__3\
    );
\FSM_onehot_current_state[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000600000"
    )
    port map (
      I0 => I13,
      I1 => rx_f_prev,
      I2 => \^o2\,
      I3 => \^o3\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__2\
    );
\FSM_onehot_current_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C080803003030"
    )
    port map (
      I0 => rx_eav_first,
      I1 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[5]_i_2\,
      I4 => \^o2\,
      I5 => \^o3\,
      O => \n_0_FSM_onehot_current_state[5]_i_1\
    );
\FSM_onehot_current_state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => switch_interval,
      I1 => \n_0_errcnt_reg[1]\,
      I2 => \n_0_errcnt_reg[2]\,
      I3 => dec_std_locked,
      O => \n_0_FSM_onehot_current_state[5]_i_2\
    );
\FSM_onehot_current_state[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022400040"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => \n_0_FSM_onehot_current_state[6]_i_2\,
      I3 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I4 => I14,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__3\
    );
\FSM_onehot_current_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
    port map (
      I0 => switch_interval,
      I1 => \n_0_errcnt_reg[1]\,
      I2 => \n_0_errcnt_reg[2]\,
      I3 => dec_std_locked,
      O => \n_0_FSM_onehot_current_state[6]_i_2\
    );
\FSM_onehot_current_state[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o2\,
      I2 => I8(0),
      I3 => \n_0_FSM_onehot_current_state[7]_i_2__2\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__2\
    );
\FSM_onehot_current_state[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_eav_first,
      I1 => dec_std_locked,
      O => \n_0_FSM_onehot_current_state[7]_i_2__2\
    );
\FSM_onehot_current_state[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002000A0A0200"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      I1 => \^o2\,
      I2 => rx_eav_first,
      I3 => \^o3\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I5 => CO(0),
      O => \n_0_FSM_onehot_current_state[8]_i_1__0\
    );
\FSM_onehot_current_state[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800C80088008800"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2\,
      I2 => dec_std_locked,
      I3 => rx_eav_first,
      I4 => \^o2\,
      I5 => \^o3\,
      O => \n_0_FSM_onehot_current_state[9]_i_1\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I17(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[12]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[1]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_onehot_current_state[1]_i_3\,
      I1 => I5,
      O => \n_0_FSM_onehot_current_state_reg[1]_i_2\,
      S => \^o3\
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__0\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I17(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I17(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\errcnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096AAAAAA"
    )
    port map (
      I0 => \n_0_errcnt_reg[0]\,
      I1 => n_0_line_err_reg,
      I2 => p_0_in,
      I3 => \out\(0),
      I4 => I8(0),
      I5 => I18,
      O => \n_0_errcnt[0]_i_1\
    );
\errcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6AA9AAA"
    )
    port map (
      I0 => \n_0_errcnt_reg[1]\,
      I1 => n_0_line_err_reg,
      I2 => p_0_in,
      I3 => E(0),
      I4 => \n_0_errcnt_reg[0]\,
      I5 => I18,
      O => \n_0_errcnt[1]_i_1\
    );
\errcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAA6"
    )
    port map (
      I0 => \n_0_errcnt_reg[2]\,
      I1 => \n_0_errcnt[2]_i_2\,
      I2 => \n_0_errcnt_reg[0]\,
      I3 => \n_0_errcnt_reg[1]\,
      I4 => \n_0_errcnt[2]_i_3\,
      I5 => I18,
      O => \n_0_errcnt[2]_i_1\
    );
\errcnt[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
    port map (
      I0 => I8(0),
      I1 => \out\(0),
      I2 => p_0_in,
      I3 => n_0_line_err_reg,
      O => \n_0_errcnt[2]_i_2\
    );
\errcnt[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_line_err_reg,
      I1 => p_0_in,
      O => \n_0_errcnt[2]_i_3\
    );
\errcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_errcnt[0]_i_1\,
      Q => \n_0_errcnt_reg[0]\,
      R => \<const0>\
    );
\errcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_errcnt[1]_i_1\,
      Q => \n_0_errcnt_reg[1]\,
      R => \<const0>\
    );
\errcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_errcnt[2]_i_1\,
      Q => \n_0_errcnt_reg[2]\,
      R => \<const0>\
    );
\hcount[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(7),
      I3 => p_2_in(10),
      I4 => I16,
      O => O19
    );
\hcount[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
    port map (
      I0 => I10,
      I1 => I9,
      I2 => \^o1\,
      I3 => O22(7),
      O => p_2_in(10)
    );
\hcount[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(8),
      I3 => p_2_in(11),
      I4 => I16,
      O => O20
    );
\hcount[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555551555555555"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_hcount[11]_i_5\,
      I2 => \n_0_hcount[11]_i_6\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_hcount[11]_i_7\,
      O => \^o11\
    );
\hcount[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => I10,
      I1 => I9,
      I2 => \^o1\,
      I3 => O22(8),
      O => p_2_in(11)
    );
\hcount[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_hcount[11]_i_5\
    );
\hcount[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_hcount[11]_i_6\
    );
\hcount[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_hcount[11]_i_7\
    );
\hcount[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8D8D850"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(0),
      I3 => O22(0),
      I4 => \^o1\,
      I5 => I16,
      O => O12
    );
\hcount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050D85050"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(1),
      I3 => \^o1\,
      I4 => O22(1),
      I5 => I16,
      O => O13
    );
\hcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050D85050"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(2),
      I3 => \^o1\,
      I4 => O22(2),
      I5 => I16,
      O => O14
    );
\hcount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050D85050"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(3),
      I3 => \^o1\,
      I4 => O22(3),
      I5 => I16,
      O => O15
    );
\hcount[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(4),
      I3 => p_2_in(6),
      I4 => I16,
      O => O16
    );
\hcount[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => I10,
      I1 => I9,
      I2 => \^o1\,
      I3 => O22(4),
      O => p_2_in(6)
    );
\hcount[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(5),
      I3 => p_2_in(7),
      I4 => I16,
      O => O17
    );
\hcount[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
    port map (
      I0 => I10,
      I1 => I9,
      I2 => \^o1\,
      I3 => O22(5),
      O => p_2_in(7)
    );
\hcount[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8D8D850"
    )
    port map (
      I0 => \out\(0),
      I1 => \^o11\,
      I2 => D(6),
      I3 => O22(6),
      I4 => \^o1\,
      I5 => I16,
      O => O18
    );
\hcount[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_hcount[8]_i_8\,
      I1 => \n_0_hcount[8]_i_9\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \^o1\
    );
\hcount[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_12\,
      I3 => \n_0_hcount[11]_i_7\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_hcount[8]_i_8\
    );
\hcount[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_hcount[8]_i_9\
    );
\lerr_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => n_0_line_err_reg,
      Q => lerr_shifter(0),
      R => I18
    );
\lerr_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(9),
      Q => lerr_shifter(10),
      R => I18
    );
\lerr_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(10),
      Q => lerr_shifter(11),
      R => I18
    );
\lerr_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(11),
      Q => lerr_shifter(12),
      R => I18
    );
\lerr_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(12),
      Q => lerr_shifter(13),
      R => I18
    );
\lerr_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(13),
      Q => lerr_shifter(14),
      R => I18
    );
\lerr_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(14),
      Q => lerr_shifter(15),
      R => I18
    );
\lerr_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(15),
      Q => lerr_shifter(16),
      R => I18
    );
\lerr_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(16),
      Q => lerr_shifter(17),
      R => I18
    );
\lerr_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(17),
      Q => lerr_shifter(18),
      R => I18
    );
\lerr_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(18),
      Q => lerr_shifter(19),
      R => I18
    );
\lerr_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(0),
      Q => lerr_shifter(1),
      R => I18
    );
\lerr_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(19),
      Q => lerr_shifter(20),
      R => I18
    );
\lerr_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(20),
      Q => lerr_shifter(21),
      R => I18
    );
\lerr_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(21),
      Q => lerr_shifter(22),
      R => I18
    );
\lerr_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(22),
      Q => lerr_shifter(23),
      R => I18
    );
\lerr_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(23),
      Q => lerr_shifter(24),
      R => I18
    );
\lerr_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(24),
      Q => lerr_shifter(25),
      R => I18
    );
\lerr_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(25),
      Q => lerr_shifter(26),
      R => I18
    );
\lerr_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(26),
      Q => lerr_shifter(27),
      R => I18
    );
\lerr_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(27),
      Q => lerr_shifter(28),
      R => I18
    );
\lerr_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(28),
      Q => lerr_shifter(29),
      R => I18
    );
\lerr_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(1),
      Q => lerr_shifter(2),
      R => I18
    );
\lerr_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(29),
      Q => lerr_shifter(30),
      R => I18
    );
\lerr_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(30),
      Q => p_0_in,
      R => I18
    );
\lerr_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(2),
      Q => lerr_shifter(3),
      R => I18
    );
\lerr_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(3),
      Q => lerr_shifter(4),
      R => I18
    );
\lerr_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(4),
      Q => lerr_shifter(5),
      R => I18
    );
\lerr_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(5),
      Q => lerr_shifter(6),
      R => I18
    );
\lerr_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(6),
      Q => lerr_shifter(7),
      R => I18
    );
\lerr_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(7),
      Q => lerr_shifter(8),
      R => I18
    );
\lerr_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => lerr_shifter(8),
      Q => lerr_shifter(9),
      R => I18
    );
line_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0E0E"
    )
    port map (
      I0 => n_0_line_err_reg,
      I1 => line_err,
      I2 => I18,
      I3 => \out\(0),
      I4 => I8(0),
      O => n_0_line_err_i_1
    );
line_err_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I9,
      I1 => I10,
      O => O10
    );
line_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_line_err_i_1,
      Q => n_0_line_err_reg,
      R => \<const0>\
    );
lock_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7577777720202020"
    )
    port map (
      I0 => \out\(0),
      I1 => rx_rst_int,
      I2 => n_0_lock_i_2,
      I3 => n_0_lock_i_3,
      I4 => n_0_lock_i_4,
      I5 => \^lock\,
      O => n_0_lock_i_1
    );
lock_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => \n_0_vcount[9]_i_11\,
      I1 => n_0_lock_i_5,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => n_0_lock_i_6,
      I5 => \n_0_hcount[11]_i_7\,
      O => n_0_lock_i_2
    );
lock_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_hcount[11]_i_7\,
      I5 => n_0_lock_i_7,
      O => n_0_lock_i_3
    );
lock_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => n_0_lock_i_4
    );
lock_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => n_0_lock_i_5
    );
lock_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => n_0_lock_i_6
    );
lock_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => n_0_lock_i_7
    );
lock_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_lock_i_1,
      Q => \^lock\,
      R => \<const0>\
    );
sloppy_v_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o7\,
      I1 => rx_rst_int,
      I2 => I4,
      O => O6
    );
\std[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
    port map (
      I0 => n_0_lock_i_3,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[0]\,
      I5 => \out\(0),
      O => O4
    );
switch_interval_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
    port map (
      I0 => n_0_switch_interval_i_4,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => n_0_switch_interval_i_5,
      I3 => n_0_switch_interval_i_6,
      I4 => switch_interval,
      I5 => I7,
      O => O9
    );
switch_interval_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => n_0_switch_interval_i_4
    );
switch_interval_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => n_0_switch_interval_i_5
    );
switch_interval_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F55557F"
    )
    port map (
      I0 => \n_0_vcount[9]_i_5\,
      I1 => CO(0),
      I2 => \n_0_FSM_onehot_current_state_reg[8]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => n_0_switch_interval_i_6
    );
\vcount[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => rx_f,
      I1 => \^o7\,
      O => O8
    );
\vcount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200AAAAAAAAAAAA"
    )
    port map (
      I0 => \out\(0),
      I1 => \n_0_vcount[9]_i_3\,
      I2 => \n_0_vcount[9]_i_4\,
      I3 => \n_0_vcount[9]_i_5\,
      I4 => I2,
      I5 => I3,
      O => O5
    );
\vcount[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_vcount[9]_i_11\
    );
\vcount[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_vcount[9]_i_3\
    );
\vcount[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_12\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      I4 => \n_0_FSM_onehot_current_state_reg[9]\,
      I5 => CO(0),
      O => \n_0_vcount[9]_i_4\
    );
\vcount[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_vcount[9]_i_5\
    );
\vcount[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => \n_0_vcount[9]_i_11\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_vcount[9]_i_3\,
      O => \^o7\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_fsm_23 is
  port (
    lock : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    rx_f_now : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    dec_std_locked : in STD_LOGIC;
    rx_eav_first : in STD_LOGIC;
    I1 : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    sloppy_v : in STD_LOGIC;
    O20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    fly_trs : in STD_LOGIC;
    I9 : in STD_LOGIC;
    new_rx_field : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rx_f_prev : in STD_LOGIC;
    I12 : in STD_LOGIC;
    rx_f : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I13 : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    line_err : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_fly_fsm_23 : entity is "v_smpte_sdi_v3_0_fly_fsm";
end smpte_sdiv_smpte_sdi_v3_0_fly_fsm_23;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_fsm_23 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal lerr_shifter : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^lock\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[0]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[10]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[11]_i_1__4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_10__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_11__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_12__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_13\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_14__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_15__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_16__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_17__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_18__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_19__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_1__2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_7\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_8__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[12]_i_9__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_2\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[1]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[3]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[4]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_1__6\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_1__5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_2__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_1__3\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[9]_i_1__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[10]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[11]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[12]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[13]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[3]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[4]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[5]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[6]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[7]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[8]\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state_reg[9]\ : STD_LOGIC;
  signal \n_0_errcnt[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_errcnt[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_errcnt[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_errcnt[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_errcnt[2]_i_3__0\ : STD_LOGIC;
  signal \n_0_errcnt_reg[0]\ : STD_LOGIC;
  signal \n_0_errcnt_reg[1]\ : STD_LOGIC;
  signal \n_0_errcnt_reg[2]\ : STD_LOGIC;
  signal \n_0_hcount[11]_i_5__0\ : STD_LOGIC;
  signal \n_0_hcount[11]_i_6__0\ : STD_LOGIC;
  signal \n_0_line_err_i_1__0\ : STD_LOGIC;
  signal n_0_line_err_reg : STD_LOGIC;
  signal \n_0_lock_i_1__0\ : STD_LOGIC;
  signal \n_0_lock_i_2__0\ : STD_LOGIC;
  signal \n_0_lock_i_3__0\ : STD_LOGIC;
  signal \n_0_lock_i_4__0\ : STD_LOGIC;
  signal \n_0_lock_i_5__0\ : STD_LOGIC;
  signal \n_0_lock_i_6__0\ : STD_LOGIC;
  signal \n_0_std[2]_i_3__1\ : STD_LOGIC;
  signal \n_0_std[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_std[2]_i_5__0\ : STD_LOGIC;
  signal \n_0_switch_interval_i_10__0\ : STD_LOGIC;
  signal \n_0_switch_interval_i_9__0\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_10\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_11\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_5\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 11 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[10]_i_1__3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_11__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_14__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_15__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_17__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_19__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_2__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_3__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[1]_i_4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_1__6\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[5]_i_2__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \errcnt[2]_i_2__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \errcnt[2]_i_3__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \hcount[10]_i_2__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \hcount[11]_i_3__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \hcount[11]_i_5__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \hcount[11]_i_6__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \hcount[6]_i_2__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \hcount[7]_i_2__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \line_err_i_3__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \lock_i_3__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \lock_i_6__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \std[2]_i_4__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \std[2]_i_5__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \switch_interval_i_9__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \vcount[8]_i_10\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \vcount[8]_i_11\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \vcount[8]_i_9\ : label is "soft_lutpair94";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O12 <= \^o12\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  lock <= \^lock\;
\FSM_onehot_current_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80B080B080808083"
    )
    port map (
      I0 => I1,
      I1 => \n_0_FSM_onehot_current_state[12]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I3 => dec_std_locked,
      I4 => \^o2\,
      I5 => \^o3\,
      O => \n_0_FSM_onehot_current_state[0]_i_1__2\
    );
\FSM_onehot_current_state[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I2 => \^o3\,
      I3 => \^o2\,
      O => \n_0_FSM_onehot_current_state[10]_i_1__3\
    );
\FSM_onehot_current_state[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I2 => \^o2\,
      I3 => \^o3\,
      O => \n_0_FSM_onehot_current_state[11]_i_1__4\
    );
\FSM_onehot_current_state[12]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005700000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_11__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_17__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_18__0\,
      O => \n_0_FSM_onehot_current_state[12]_i_10__0\
    );
\FSM_onehot_current_state[12]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_FSM_onehot_current_state[12]_i_11__0\
    );
\FSM_onehot_current_state[12]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      I4 => \n_0_FSM_onehot_current_state_reg[2]\,
      I5 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_FSM_onehot_current_state[12]_i_12__0\
    );
\FSM_onehot_current_state[12]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[5]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \n_0_FSM_onehot_current_state[12]_i_13\
    );
\FSM_onehot_current_state[12]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      O => \n_0_FSM_onehot_current_state[12]_i_14__0\
    );
\FSM_onehot_current_state[12]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[12]_i_15__0\
    );
\FSM_onehot_current_state[12]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_hcount[11]_i_5__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[5]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[12]_i_16__0\
    );
\FSM_onehot_current_state[12]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_FSM_onehot_current_state[12]_i_17__0\
    );
\FSM_onehot_current_state[12]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001500000000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_19__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_14__0\,
      O => \n_0_FSM_onehot_current_state[12]_i_18__0\
    );
\FSM_onehot_current_state[12]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[13]\,
      I1 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_FSM_onehot_current_state[12]_i_19__0\
    );
\FSM_onehot_current_state[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_3__1\,
      I2 => I12,
      I3 => \^o2\,
      I4 => \^o3\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7\,
      O => \n_0_FSM_onehot_current_state[12]_i_1__2\
    );
\FSM_onehot_current_state[12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_8__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_9__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \n_0_FSM_onehot_current_state[12]_i_2__1\
    );
\FSM_onehot_current_state[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I6,
      I1 => Q(0),
      O => \n_0_FSM_onehot_current_state[12]_i_3__1\
    );
\FSM_onehot_current_state[12]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A888A8AA8"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_10__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_11__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[7]\,
      I3 => \n_0_FSM_onehot_current_state_reg[6]\,
      I4 => \n_0_FSM_onehot_current_state_reg[10]\,
      I5 => \n_0_FSM_onehot_current_state_reg[4]\,
      O => \^o2\
    );
\FSM_onehot_current_state[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_12__0\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_13\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_14__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_15__0\,
      O => \^o3\
    );
\FSM_onehot_current_state[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020228"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_16__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[12]_i_7\
    );
\FSM_onehot_current_state[12]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_FSM_onehot_current_state[12]_i_8__0\
    );
\FSM_onehot_current_state[12]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      I5 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_FSM_onehot_current_state[12]_i_9__0\
    );
\FSM_onehot_current_state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010151010101"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[1]_i_2\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I3 => \^o3\,
      I4 => dec_std_locked,
      I5 => \^o2\,
      O => \n_0_FSM_onehot_current_state[1]_i_1__6\
    );
\FSM_onehot_current_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50505050CFC0CFCF"
    )
    port map (
      I0 => I4,
      I1 => \n_0_FSM_onehot_current_state[12]_i_3__1\,
      I2 => \^o2\,
      I3 => \n_0_FSM_onehot_current_state[1]_i_4\,
      I4 => dec_std_locked,
      I5 => \^o3\,
      O => \n_0_FSM_onehot_current_state[1]_i_2\
    );
\FSM_onehot_current_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_errcnt_reg[1]\,
      I1 => \n_0_errcnt_reg[2]\,
      O => \n_0_FSM_onehot_current_state[1]_i_4\
    );
\FSM_onehot_current_state[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222E"
    )
    port map (
      I0 => I9,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I2 => \^o3\,
      I3 => \^o2\,
      I4 => new_rx_field,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7\,
      O => \n_0_FSM_onehot_current_state[2]_i_1__5\
    );
\FSM_onehot_current_state[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I1 => \^o3\,
      I2 => I10,
      I3 => \^o2\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_7\,
      O => \n_0_FSM_onehot_current_state[3]_i_1__6\
    );
\FSM_onehot_current_state[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000140000"
    )
    port map (
      I0 => \^o2\,
      I1 => I11,
      I2 => rx_f_prev,
      I3 => \^o3\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7\,
      O => \n_0_FSM_onehot_current_state[4]_i_1__5\
    );
\FSM_onehot_current_state[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080C0C30300003"
    )
    port map (
      I0 => rx_eav_first,
      I1 => \n_0_FSM_onehot_current_state[12]_i_7\,
      I2 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I3 => \n_0_FSM_onehot_current_state[5]_i_2__0\,
      I4 => \^o2\,
      I5 => \^o3\,
      O => \n_0_FSM_onehot_current_state[5]_i_1__1\
    );
\FSM_onehot_current_state[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
    port map (
      I0 => dec_std_locked,
      I1 => \n_0_errcnt_reg[2]\,
      I2 => \n_0_errcnt_reg[1]\,
      O => \n_0_FSM_onehot_current_state[5]_i_2__0\
    );
\FSM_onehot_current_state[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
    port map (
      I0 => \^o3\,
      I1 => CO(0),
      I2 => \n_0_FSM_onehot_current_state[7]_i_2__3\,
      I3 => \^o2\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7\,
      O => \n_0_FSM_onehot_current_state[6]_i_1__6\
    );
\FSM_onehot_current_state[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => \^o3\,
      I1 => CO(0),
      I2 => \n_0_FSM_onehot_current_state[7]_i_2__3\,
      I3 => \^o2\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I5 => \n_0_FSM_onehot_current_state[12]_i_7\,
      O => \n_0_FSM_onehot_current_state[7]_i_1__5\
    );
\FSM_onehot_current_state[7]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => rx_eav_first,
      I1 => dec_std_locked,
      O => \n_0_FSM_onehot_current_state[7]_i_2__3\
    );
\FSM_onehot_current_state[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008000A0A0800"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7\,
      I1 => \^o2\,
      I2 => rx_eav_first,
      I3 => \^o3\,
      I4 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I5 => I5(0),
      O => \n_0_FSM_onehot_current_state[8]_i_1__3\
    );
\FSM_onehot_current_state[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888000088880000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[12]_i_7\,
      I1 => \n_0_FSM_onehot_current_state[12]_i_2__1\,
      I2 => \^o2\,
      I3 => dec_std_locked,
      I4 => rx_eav_first,
      I5 => \^o3\,
      O => \n_0_FSM_onehot_current_state[9]_i_1__1\
    );
\FSM_onehot_current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[0]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[0]\,
      S => I22(0)
    );
\FSM_onehot_current_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[10]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[10]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[11]_i_1__4\,
      Q => \n_0_FSM_onehot_current_state_reg[11]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[12]_i_1__2\,
      Q => \n_0_FSM_onehot_current_state_reg[12]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \<const0>\,
      Q => \n_0_FSM_onehot_current_state_reg[13]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[1]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[1]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[2]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[2]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[3]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[3]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[4]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[4]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[5]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[5]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[6]_i_1__6\,
      Q => \n_0_FSM_onehot_current_state_reg[6]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[7]_i_1__5\,
      Q => \n_0_FSM_onehot_current_state_reg[7]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[8]_i_1__3\,
      Q => \n_0_FSM_onehot_current_state_reg[8]\,
      R => I22(0)
    );
\FSM_onehot_current_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_FSM_onehot_current_state[9]_i_1__1\,
      Q => \n_0_FSM_onehot_current_state_reg[9]\,
      R => I22(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\errcnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000096AAAAAA"
    )
    port map (
      I0 => \n_0_errcnt_reg[0]\,
      I1 => n_0_line_err_reg,
      I2 => p_0_in,
      I3 => tx_ce(0),
      I4 => CO(0),
      I5 => \^o7\,
      O => \n_0_errcnt[0]_i_1__0\
    );
\errcnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A6AA9AAA"
    )
    port map (
      I0 => \n_0_errcnt_reg[1]\,
      I1 => n_0_line_err_reg,
      I2 => p_0_in,
      I3 => E(0),
      I4 => \n_0_errcnt_reg[0]\,
      I5 => \^o7\,
      O => \n_0_errcnt[1]_i_1__0\
    );
\errcnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAA6"
    )
    port map (
      I0 => \n_0_errcnt_reg[2]\,
      I1 => \n_0_errcnt[2]_i_2__0\,
      I2 => \n_0_errcnt_reg[0]\,
      I3 => \n_0_errcnt_reg[1]\,
      I4 => \n_0_errcnt[2]_i_3__0\,
      I5 => \^o7\,
      O => \n_0_errcnt[2]_i_1__0\
    );
\errcnt[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
    port map (
      I0 => CO(0),
      I1 => tx_ce(0),
      I2 => p_0_in,
      I3 => n_0_line_err_reg,
      O => \n_0_errcnt[2]_i_2__0\
    );
\errcnt[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_line_err_reg,
      I1 => p_0_in,
      O => \n_0_errcnt[2]_i_3__0\
    );
\errcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_errcnt[0]_i_1__0\,
      Q => \n_0_errcnt_reg[0]\,
      R => \<const0>\
    );
\errcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_errcnt[1]_i_1__0\,
      Q => \n_0_errcnt_reg[1]\,
      R => \<const0>\
    );
\errcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_errcnt[2]_i_1__0\,
      Q => \n_0_errcnt_reg[2]\,
      R => \<const0>\
    );
\hcount[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(7),
      I3 => p_2_in(10),
      I4 => I13,
      O => O23
    );
\hcount[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
    port map (
      I0 => I8,
      I1 => I7,
      I2 => \^o1\,
      I3 => O20(7),
      O => p_2_in(10)
    );
\hcount[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(8),
      I3 => p_2_in(11),
      I4 => I13,
      O => O24
    );
\hcount[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555554555555"
    )
    port map (
      I0 => I20(0),
      I1 => \n_0_hcount[11]_i_5__0\,
      I2 => \n_0_hcount[11]_i_6__0\,
      I3 => \n_0_std[2]_i_5__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[12]\,
      I5 => \n_0_FSM_onehot_current_state_reg[13]\,
      O => \^o12\
    );
\hcount[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => I8,
      I1 => I7,
      I2 => \^o1\,
      I3 => O20(8),
      O => p_2_in(11)
    );
\hcount[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[2]\,
      I1 => \n_0_FSM_onehot_current_state_reg[3]\,
      I2 => \n_0_FSM_onehot_current_state_reg[1]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_hcount[11]_i_5__0\
    );
\hcount[11]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[10]\,
      I1 => \n_0_FSM_onehot_current_state_reg[11]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => \n_0_hcount[11]_i_6__0\
    );
\hcount[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8D8D850"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(0),
      I3 => O20(0),
      I4 => \^o1\,
      I5 => I13,
      O => O15
    );
\hcount[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050D85050"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(1),
      I3 => \^o1\,
      I4 => O20(1),
      I5 => I13,
      O => O16
    );
\hcount[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050D85050"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(2),
      I3 => \^o1\,
      I4 => O20(2),
      I5 => I13,
      O => O17
    );
\hcount[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050D85050"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(3),
      I3 => \^o1\,
      I4 => O20(3),
      I5 => I13,
      O => O18
    );
\hcount[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(4),
      I3 => p_2_in(6),
      I4 => I13,
      O => O19
    );
\hcount[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => I8,
      I1 => I7,
      I2 => \^o1\,
      I3 => O20(4),
      O => p_2_in(6)
    );
\hcount[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D850"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(5),
      I3 => p_2_in(7),
      I4 => I13,
      O => O21
    );
\hcount[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
    port map (
      I0 => I8,
      I1 => I7,
      I2 => \^o1\,
      I3 => O20(5),
      O => p_2_in(7)
    );
\hcount[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8D8D850"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o12\,
      I2 => D(6),
      I3 => O20(6),
      I4 => \^o1\,
      I5 => I13,
      O => O22
    );
\hcount[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
    port map (
      I0 => \n_0_lock_i_3__0\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[9]\,
      I3 => \n_0_std[2]_i_4__0\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \^o1\
    );
\lerr_shifter[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o6\,
      I2 => I20(0),
      O => \^o7\
    );
\lerr_shifter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => n_0_line_err_reg,
      Q => lerr_shifter(0),
      R => \^o7\
    );
\lerr_shifter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(9),
      Q => lerr_shifter(10),
      R => \^o7\
    );
\lerr_shifter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(10),
      Q => lerr_shifter(11),
      R => \^o7\
    );
\lerr_shifter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(11),
      Q => lerr_shifter(12),
      R => \^o7\
    );
\lerr_shifter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(12),
      Q => lerr_shifter(13),
      R => \^o7\
    );
\lerr_shifter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(13),
      Q => lerr_shifter(14),
      R => \^o7\
    );
\lerr_shifter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(14),
      Q => lerr_shifter(15),
      R => \^o7\
    );
\lerr_shifter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(15),
      Q => lerr_shifter(16),
      R => \^o7\
    );
\lerr_shifter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(16),
      Q => lerr_shifter(17),
      R => \^o7\
    );
\lerr_shifter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(17),
      Q => lerr_shifter(18),
      R => \^o7\
    );
\lerr_shifter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(18),
      Q => lerr_shifter(19),
      R => \^o7\
    );
\lerr_shifter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(0),
      Q => lerr_shifter(1),
      R => \^o7\
    );
\lerr_shifter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(19),
      Q => lerr_shifter(20),
      R => \^o7\
    );
\lerr_shifter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(20),
      Q => lerr_shifter(21),
      R => \^o7\
    );
\lerr_shifter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(21),
      Q => lerr_shifter(22),
      R => \^o7\
    );
\lerr_shifter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(22),
      Q => lerr_shifter(23),
      R => \^o7\
    );
\lerr_shifter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(23),
      Q => lerr_shifter(24),
      R => \^o7\
    );
\lerr_shifter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(24),
      Q => lerr_shifter(25),
      R => \^o7\
    );
\lerr_shifter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(25),
      Q => lerr_shifter(26),
      R => \^o7\
    );
\lerr_shifter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(26),
      Q => lerr_shifter(27),
      R => \^o7\
    );
\lerr_shifter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(27),
      Q => lerr_shifter(28),
      R => \^o7\
    );
\lerr_shifter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(28),
      Q => lerr_shifter(29),
      R => \^o7\
    );
\lerr_shifter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(1),
      Q => lerr_shifter(2),
      R => \^o7\
    );
\lerr_shifter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(29),
      Q => lerr_shifter(30),
      R => \^o7\
    );
\lerr_shifter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(30),
      Q => p_0_in,
      R => \^o7\
    );
\lerr_shifter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(2),
      Q => lerr_shifter(3),
      R => \^o7\
    );
\lerr_shifter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(3),
      Q => lerr_shifter(4),
      R => \^o7\
    );
\lerr_shifter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(4),
      Q => lerr_shifter(5),
      R => \^o7\
    );
\lerr_shifter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(5),
      Q => lerr_shifter(6),
      R => \^o7\
    );
\lerr_shifter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(6),
      Q => lerr_shifter(7),
      R => \^o7\
    );
\lerr_shifter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(7),
      Q => lerr_shifter(8),
      R => \^o7\
    );
\lerr_shifter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => E(0),
      D => lerr_shifter(8),
      Q => lerr_shifter(9),
      R => \^o7\
    );
\line_err_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0E0E"
    )
    port map (
      I0 => n_0_line_err_reg,
      I1 => line_err,
      I2 => \^o7\,
      I3 => tx_ce(0),
      I4 => CO(0),
      O => \n_0_line_err_i_1__0\
    );
\line_err_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I6,
      O => rx_f_now
    );
\line_err_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I7,
      I1 => I8,
      O => O9
    );
line_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_line_err_i_1__0\,
      Q => n_0_line_err_reg,
      R => \<const0>\
    );
\lock_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777520202020"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I20(0),
      I2 => \n_0_lock_i_2__0\,
      I3 => \n_0_lock_i_3__0\,
      I4 => \n_0_lock_i_4__0\,
      I5 => \^lock\,
      O => \n_0_lock_i_1__0\
    );
\lock_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
    port map (
      I0 => \n_0_std[2]_i_3__1\,
      I1 => \n_0_std[2]_i_4__0\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_lock_i_5__0\,
      I5 => \n_0_lock_i_6__0\,
      O => \n_0_lock_i_2__0\
    );
\lock_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[11]\,
      I1 => \n_0_FSM_onehot_current_state_reg[10]\,
      I2 => \n_0_FSM_onehot_current_state_reg[13]\,
      I3 => \n_0_FSM_onehot_current_state_reg[12]\,
      I4 => \n_0_std[2]_i_5__0\,
      O => \n_0_lock_i_3__0\
    );
\lock_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFF"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[8]\,
      I1 => \n_0_FSM_onehot_current_state_reg[9]\,
      I2 => \n_0_FSM_onehot_current_state_reg[3]\,
      I3 => \n_0_FSM_onehot_current_state_reg[2]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_lock_i_4__0\
    );
\lock_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[0]\,
      I1 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \n_0_lock_i_5__0\
    );
\lock_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[7]\,
      I1 => \n_0_FSM_onehot_current_state_reg[6]\,
      O => \n_0_lock_i_6__0\
    );
lock_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_lock_i_1__0\,
      Q => \^lock\,
      R => \<const0>\
    );
\sloppy_v_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \^o6\,
      I1 => I20(0),
      I2 => I3,
      O => O8
    );
\std[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => \n_0_std[2]_i_3__1\,
      I1 => \n_0_std[2]_i_4__0\,
      I2 => tx_ce(0),
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => \n_0_std[2]_i_5__0\,
      O => O4
    );
\std[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => \n_0_FSM_onehot_current_state_reg[11]\,
      I3 => \n_0_FSM_onehot_current_state_reg[10]\,
      I4 => \n_0_FSM_onehot_current_state_reg[13]\,
      I5 => \n_0_FSM_onehot_current_state_reg[12]\,
      O => \n_0_std[2]_i_3__1\
    );
\std[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      O => \n_0_std[2]_i_4__0\
    );
\std[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[4]\,
      I1 => \n_0_FSM_onehot_current_state_reg[5]\,
      I2 => \n_0_FSM_onehot_current_state_reg[6]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      O => \n_0_std[2]_i_5__0\
    );
\switch_interval_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[3]\,
      I1 => \n_0_FSM_onehot_current_state_reg[4]\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[1]\,
      I4 => \n_0_FSM_onehot_current_state_reg[6]\,
      I5 => \n_0_FSM_onehot_current_state_reg[10]\,
      O => \n_0_switch_interval_i_10__0\
    );
\switch_interval_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000C0C000"
    )
    port map (
      I0 => I5(0),
      I1 => \n_0_switch_interval_i_9__0\,
      I2 => \n_0_switch_interval_i_10__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      I4 => \n_0_FSM_onehot_current_state_reg[11]\,
      I5 => \n_0_FSM_onehot_current_state_reg[8]\,
      O => O14
    );
\switch_interval_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[12]\,
      I3 => \n_0_FSM_onehot_current_state_reg[7]\,
      I4 => \n_0_FSM_onehot_current_state_reg[5]\,
      O => \n_0_switch_interval_i_9__0\
    );
\vcount[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
    port map (
      I0 => \n_0_std[2]_i_3__1\,
      I1 => \n_0_vcount[8]_i_9\,
      I2 => \n_0_std[2]_i_4__0\,
      I3 => \n_0_FSM_onehot_current_state_reg[4]\,
      I4 => \n_0_FSM_onehot_current_state_reg[1]\,
      I5 => rx_f,
      O => O13
    );
\vcount[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[1]\,
      I1 => \n_0_FSM_onehot_current_state_reg[2]\,
      I2 => \n_0_FSM_onehot_current_state_reg[4]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      O => \n_0_vcount[8]_i_10\
    );
\vcount[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[12]\,
      I1 => \n_0_FSM_onehot_current_state_reg[13]\,
      I2 => \n_0_FSM_onehot_current_state_reg[10]\,
      I3 => \n_0_FSM_onehot_current_state_reg[11]\,
      O => \n_0_vcount[8]_i_11\
    );
\vcount[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I2,
      I2 => \n_0_vcount[8]_i_5\,
      I3 => I20(0),
      I4 => \^o6\,
      O => O5
    );
\vcount[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[9]\,
      I1 => \n_0_FSM_onehot_current_state_reg[8]\,
      I2 => I5(0),
      I3 => \n_0_vcount[8]_i_9\,
      I4 => \n_0_vcount[8]_i_10\,
      I5 => \n_0_vcount[8]_i_11\,
      O => \n_0_vcount[8]_i_5\
    );
\vcount[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
    port map (
      I0 => \n_0_std[2]_i_3__1\,
      I1 => \n_0_vcount[8]_i_9\,
      I2 => \n_0_FSM_onehot_current_state_reg[2]\,
      I3 => \n_0_FSM_onehot_current_state_reg[3]\,
      I4 => \n_0_FSM_onehot_current_state_reg[4]\,
      I5 => \n_0_FSM_onehot_current_state_reg[1]\,
      O => \^o6\
    );
\vcount[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state_reg[6]\,
      I1 => \n_0_FSM_onehot_current_state_reg[7]\,
      I2 => \n_0_FSM_onehot_current_state_reg[5]\,
      I3 => \n_0_FSM_onehot_current_state_reg[0]\,
      O => \n_0_vcount[8]_i_9\
    );
\vid_out[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^o10\,
      I1 => fly_trs,
      O => O11
    );
\vid_out[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^lock\,
      I1 => sloppy_v,
      O => \^o10\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_horz is
  port (
    h : out STD_LOGIC;
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    line_err : out STD_LOGIC;
    hcount : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    xyz_word_d : out STD_LOGIC;
    h_blank_d : out STD_LOGIC;
    fly_trs : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    switch_interval : in STD_LOGIC;
    lock : in STD_LOGIC;
    rx_eav_first : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_f_now : in STD_LOGIC;
    rx_xyz_err : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rx_h : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    rx_s4444 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    v : in STD_LOGIC;
    f : in STD_LOGIC;
    dec_std_locked : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_fly_horz;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_horz is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o10\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^fly_trs\ : STD_LOGIC;
  signal \^h\ : STD_LOGIC;
  signal \^hcount\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal hcount0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_FSM_onehot_current_state[2]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[2]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_3__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_6__0\ : STD_LOGIC;
  signal n_0_eav_next_i_2 : STD_LOGIC;
  signal n_0_eav_next_i_3 : STD_LOGIC;
  signal n_0_eav_next_i_4 : STD_LOGIC;
  signal n_0_eav_next_i_5 : STD_LOGIC;
  signal n_0_fly_xyz_i_1 : STD_LOGIC;
  signal n_0_fly_xyz_reg : STD_LOGIC;
  signal n_0_h_i_1 : STD_LOGIC;
  signal n_0_h_i_2 : STD_LOGIC;
  signal \n_0_hcount[0]_i_1\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_3\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_4\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_5\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_6\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_3\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_4\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_5\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_6\ : STD_LOGIC;
  signal \n_0_hcount[5]_i_1\ : STD_LOGIC;
  signal \n_0_hcount[5]_i_2\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_4\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_5\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_6\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_7\ : STD_LOGIC;
  signal \n_0_hcount[9]_i_1\ : STD_LOGIC;
  signal \n_0_hcount[9]_i_2\ : STD_LOGIC;
  signal \n_0_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal n_0_line_err_i_4 : STD_LOGIC;
  signal n_0_trs_i_1 : STD_LOGIC;
  signal \n_0_trs_word[0]_i_1\ : STD_LOGIC;
  signal \n_0_trs_word[1]_i_1\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_2__0\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_3\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_4\ : STD_LOGIC;
  signal \n_1_FSM_onehot_current_state_reg[8]_i_2\ : STD_LOGIC;
  signal n_1_eav_next_reg_i_1 : STD_LOGIC;
  signal \n_1_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_hcount_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_FSM_onehot_current_state_reg[8]_i_2\ : STD_LOGIC;
  signal n_2_eav_next_reg_i_1 : STD_LOGIC;
  signal \n_2_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_hcount_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_FSM_onehot_current_state_reg[8]_i_2\ : STD_LOGIC;
  signal n_3_eav_next_reg_i_1 : STD_LOGIC;
  signal \n_3_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_hcount_reg[8]_i_2\ : STD_LOGIC;
  signal trs : STD_LOGIC;
  signal \NLW_FSM_onehot_current_state_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_eav_next_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hcount_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_4\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_3__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of f_i_2 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of h_i_2 : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \hcount[11]_i_4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \hcount[5]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \hcount[9]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of line_err_i_4 : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of switch_interval_i_7 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of trs_i_2 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \trs_word[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \vcount[9]_i_6\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \vid_out[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \vid_out[6]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \vid_out[6]_i_3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \vid_out[9]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \vid_out[9]_i_4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of xyz_word_i_1 : label is "soft_lutpair304";
begin
  CO(0) <= \^co\(0);
  I5(0) <= \^i5\(0);
  O10 <= \^o10\;
  O18 <= \^o18\;
  O9 <= \^o9\;
  fly_trs <= \^fly_trs\;
  h <= \^h\;
  hcount(11 downto 0) <= \^hcount\(11 downto 0);
\FSM_onehot_current_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^co\(0),
      I1 => rx_eav_first,
      O => O15
    );
\FSM_onehot_current_state[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_fly_xyz_reg,
      I1 => \^h\,
      O => O4
    );
\FSM_onehot_current_state[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAAAAAA"
    )
    port map (
      I0 => I15,
      I1 => I16,
      I2 => Q(6),
      I3 => \^h\,
      I4 => n_0_fly_xyz_reg,
      O => O19
    );
\FSM_onehot_current_state[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
    port map (
      I0 => Q(6),
      I1 => I16,
      I2 => n_0_fly_xyz_reg,
      I3 => \^h\,
      I4 => I15,
      O => \n_0_FSM_onehot_current_state[2]_i_4__0\
    );
\FSM_onehot_current_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7777777"
    )
    port map (
      I0 => n_0_fly_xyz_reg,
      I1 => \^h\,
      I2 => Q(6),
      I3 => I16,
      I4 => rx_xyz_err,
      I5 => I15,
      O => \n_0_FSM_onehot_current_state[2]_i_5\
    );
\FSM_onehot_current_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
    port map (
      I0 => rx_xyz_err,
      I1 => n_0_fly_xyz_reg,
      I2 => \^h\,
      I3 => I16,
      I4 => Q(6),
      I5 => I15,
      O => O20
    );
\FSM_onehot_current_state[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => \^i5\(0),
      I1 => dec_std_locked,
      I2 => rx_eav_first,
      O => O21
    );
\FSM_onehot_current_state[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00448200"
    )
    port map (
      I0 => \^hcount\(11),
      I1 => \^hcount\(10),
      I2 => I7,
      I3 => I4,
      I4 => \^hcount\(9),
      O => \n_0_FSM_onehot_current_state[8]_i_3__0\
    );
\FSM_onehot_current_state[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000044"
    )
    port map (
      I0 => \^hcount\(8),
      I1 => \^hcount\(7),
      I2 => I7,
      I3 => I4,
      I4 => \^hcount\(6),
      O => \n_0_FSM_onehot_current_state[8]_i_4\
    );
\FSM_onehot_current_state[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8202882200200000"
    )
    port map (
      I0 => \^hcount\(5),
      I1 => \^hcount\(4),
      I2 => I4,
      I3 => I6,
      I4 => I7,
      I5 => \^hcount\(3),
      O => \n_0_FSM_onehot_current_state[8]_i_5__0\
    );
\FSM_onehot_current_state[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF4000000000000"
    )
    port map (
      I0 => I7,
      I1 => I6,
      I2 => I4,
      I3 => \^hcount\(2),
      I4 => \^hcount\(1),
      I5 => \^hcount\(0),
      O => \n_0_FSM_onehot_current_state[8]_i_6__0\
    );
\FSM_onehot_current_state_reg[2]_i_2\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_FSM_onehot_current_state[2]_i_4__0\,
      I1 => \n_0_FSM_onehot_current_state[2]_i_5\,
      O => O1,
      S => I1
    );
\FSM_onehot_current_state_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \^co\(0),
      CO(2) => \n_1_FSM_onehot_current_state_reg[8]_i_2\,
      CO(1) => \n_2_FSM_onehot_current_state_reg[8]_i_2\,
      CO(0) => \n_3_FSM_onehot_current_state_reg[8]_i_2\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_current_state[8]_i_3__0\,
      S(2) => \n_0_FSM_onehot_current_state[8]_i_4\,
      S(1) => \n_0_FSM_onehot_current_state[8]_i_5__0\,
      S(0) => \n_0_FSM_onehot_current_state[8]_i_6__0\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
eav_next_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000044"
    )
    port map (
      I0 => \^hcount\(11),
      I1 => \^hcount\(10),
      I2 => I7,
      I3 => I4,
      I4 => \^hcount\(9),
      O => n_0_eav_next_i_2
    );
eav_next_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00282008"
    )
    port map (
      I0 => \^hcount\(8),
      I1 => \^hcount\(7),
      I2 => I4,
      I3 => \^hcount\(6),
      I4 => I7,
      O => n_0_eav_next_i_3
    );
eav_next_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => I4,
      I1 => \^hcount\(5),
      I2 => \^hcount\(4),
      I3 => \^hcount\(3),
      O => n_0_eav_next_i_4
    );
eav_next_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^hcount\(2),
      I1 => \^hcount\(1),
      I2 => \^hcount\(0),
      O => n_0_eav_next_i_5
    );
eav_next_reg_i_1: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \^i5\(0),
      CO(2) => n_1_eav_next_reg_i_1,
      CO(1) => n_2_eav_next_reg_i_1,
      CO(0) => n_3_eav_next_reg_i_1,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_eav_next_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_eav_next_i_2,
      S(2) => n_0_eav_next_i_3,
      S(1) => n_0_eav_next_i_4,
      S(0) => n_0_eav_next_i_5
    );
f_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^i5\(0),
      I1 => I2(0),
      O => O5
    );
fly_xyz_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50D8505050505050"
    )
    port map (
      I0 => \out\(0),
      I1 => I17,
      I2 => n_0_fly_xyz_reg,
      I3 => \^o9\,
      I4 => \^o10\,
      I5 => \^fly_trs\,
      O => n_0_fly_xyz_i_1
    );
fly_xyz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_fly_xyz_i_1,
      Q => n_0_fly_xyz_reg,
      R => \<const0>\
    );
h_blank_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFB0"
    )
    port map (
      I0 => rx_h,
      I1 => I12,
      I2 => I13,
      I3 => \^h\,
      I4 => \^fly_trs\,
      O => h_blank_d
    );
h_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555FDD5F000A000A"
    )
    port map (
      I0 => \out\(0),
      I1 => I17,
      I2 => rx_rst_int,
      I3 => n_0_h_i_2,
      I4 => \^co\(0),
      I5 => \^h\,
      O => n_0_h_i_1
    );
h_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^i5\(0),
      I1 => I14,
      O => n_0_h_i_2
    );
h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_h_i_1,
      Q => \^h\,
      R => \<const0>\
    );
\hcount[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF22222222"
    )
    port map (
      I0 => \^hcount\(0),
      I1 => \^o18\,
      I2 => hcount0(0),
      I3 => I14,
      I4 => I17,
      I5 => \out\(0),
      O => \n_0_hcount[0]_i_1\
    );
\hcount[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I14,
      I1 => \out\(0),
      I2 => \^h\,
      I3 => n_0_fly_xyz_reg,
      O => \^o18\
    );
\hcount[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(3),
      O => \n_0_hcount[3]_i_3\
    );
\hcount[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(2),
      O => \n_0_hcount[3]_i_4\
    );
\hcount[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(1),
      O => \n_0_hcount[3]_i_5\
    );
\hcount[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^hcount\(0),
      O => \n_0_hcount[3]_i_6\
    );
\hcount[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(7),
      O => \n_0_hcount[4]_i_3\
    );
\hcount[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(6),
      O => \n_0_hcount[4]_i_4\
    );
\hcount[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(5),
      O => \n_0_hcount[4]_i_5\
    );
\hcount[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(4),
      O => \n_0_hcount[4]_i_6\
    );
\hcount[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \out\(0),
      I1 => I17,
      I2 => \n_0_hcount[5]_i_2\,
      I3 => \^o18\,
      O => \n_0_hcount[5]_i_1\
    );
\hcount[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
    port map (
      I0 => I4,
      I1 => I14,
      I2 => hcount0(5),
      I3 => \out\(0),
      I4 => \^hcount\(5),
      O => \n_0_hcount[5]_i_2\
    );
\hcount[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(11),
      O => \n_0_hcount[8]_i_4\
    );
\hcount[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(10),
      O => \n_0_hcount[8]_i_5\
    );
\hcount[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(9),
      O => \n_0_hcount[8]_i_6\
    );
\hcount[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(8),
      O => \n_0_hcount[8]_i_7\
    );
\hcount[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => \out\(0),
      I1 => I17,
      I2 => \n_0_hcount[9]_i_2\,
      I3 => \^o18\,
      O => \n_0_hcount[9]_i_1\
    );
\hcount[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I4,
      I1 => I14,
      I2 => hcount0(9),
      I3 => \out\(0),
      I4 => \^hcount\(9),
      O => \n_0_hcount[9]_i_2\
    );
\hcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hcount[0]_i_1\,
      Q => \^hcount\(0),
      R => \<const0>\
    );
\hcount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I19,
      Q => \^hcount\(10),
      R => \<const0>\
    );
\hcount_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I18,
      Q => \^hcount\(11),
      R => \<const0>\
    );
\hcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I26,
      Q => \^hcount\(1),
      R => \<const0>\
    );
\hcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I25,
      Q => \^hcount\(2),
      R => \<const0>\
    );
\hcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I24,
      Q => \^hcount\(3),
      R => \<const0>\
    );
\hcount_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_hcount_reg[3]_i_2\,
      CO(2) => \n_1_hcount_reg[3]_i_2\,
      CO(1) => \n_2_hcount_reg[3]_i_2\,
      CO(0) => \n_3_hcount_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \^hcount\(0),
      O(3 downto 1) => O22(2 downto 0),
      O(0) => hcount0(0),
      S(3) => \n_0_hcount[3]_i_3\,
      S(2) => \n_0_hcount[3]_i_4\,
      S(1) => \n_0_hcount[3]_i_5\,
      S(0) => \n_0_hcount[3]_i_6\
    );
\hcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I23,
      Q => \^hcount\(4),
      R => \<const0>\
    );
\hcount_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcount_reg[3]_i_2\,
      CO(3) => \n_0_hcount_reg[4]_i_2\,
      CO(2) => \n_1_hcount_reg[4]_i_2\,
      CO(1) => \n_2_hcount_reg[4]_i_2\,
      CO(0) => \n_3_hcount_reg[4]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => O22(5 downto 4),
      O(1) => hcount0(5),
      O(0) => O22(3),
      S(3) => \n_0_hcount[4]_i_3\,
      S(2) => \n_0_hcount[4]_i_4\,
      S(1) => \n_0_hcount[4]_i_5\,
      S(0) => \n_0_hcount[4]_i_6\
    );
\hcount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hcount[5]_i_1\,
      Q => \^hcount\(5),
      R => \<const0>\
    );
\hcount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I22,
      Q => \^hcount\(6),
      R => \<const0>\
    );
\hcount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I21,
      Q => \^hcount\(7),
      R => \<const0>\
    );
\hcount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I20,
      Q => \^hcount\(8),
      R => \<const0>\
    );
\hcount_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcount_reg[4]_i_2\,
      CO(3) => \NLW_hcount_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \n_1_hcount_reg[8]_i_2\,
      CO(1) => \n_2_hcount_reg[8]_i_2\,
      CO(0) => \n_3_hcount_reg[8]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => O22(8 downto 7),
      O(1) => hcount0(9),
      O(0) => O22(6),
      S(3) => \n_0_hcount[8]_i_4\,
      S(2) => \n_0_hcount[8]_i_5\,
      S(1) => \n_0_hcount[8]_i_6\,
      S(0) => \n_0_hcount[8]_i_7\
    );
\hcount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hcount[9]_i_1\,
      Q => \^hcount\(9),
      R => \<const0>\
    );
line_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAA2AAAAAAAA"
    )
    port map (
      I0 => rx_f_now,
      I1 => n_0_fly_xyz_reg,
      I2 => rx_xyz_err,
      I3 => n_0_line_err_i_4,
      I4 => Q(6),
      I5 => I3,
      O => line_err
    );
line_err_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^h\,
      I1 => I4,
      I2 => I7,
      O => n_0_line_err_i_4
    );
switch_interval_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^h\,
      I1 => n_0_fly_xyz_reg,
      O => O3
    );
trs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E0EEEEEEEE"
    )
    port map (
      I0 => \^fly_trs\,
      I1 => trs,
      I2 => I17,
      I3 => I14,
      I4 => n_0_fly_xyz_reg,
      I5 => \out\(0),
      O => n_0_trs_i_1
    );
trs_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \out\(0),
      I1 => \^co\(0),
      I2 => \^i5\(0),
      O => trs
    );
trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_trs_i_1,
      Q => \^fly_trs\,
      R => \<const0>\
    );
\trs_word[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222226"
    )
    port map (
      I0 => \^o9\,
      I1 => \out\(0),
      I2 => \^co\(0),
      I3 => \^i5\(0),
      I4 => rx_rst_int,
      O => \n_0_trs_word[0]_i_1\
    );
\trs_word[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0A6A"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o9\,
      I2 => \out\(0),
      I3 => \^co\(0),
      I4 => \^i5\(0),
      I5 => rx_rst_int,
      O => \n_0_trs_word[1]_i_1\
    );
\trs_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_trs_word[0]_i_1\,
      Q => \^o9\,
      R => \<const0>\
    );
\trs_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_trs_word[1]_i_1\,
      Q => \^o10\,
      R => \<const0>\
    );
\vcount[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15D5"
    )
    port map (
      I0 => \^i5\(0),
      I1 => switch_interval,
      I2 => lock,
      I3 => rx_eav_first,
      O => O2
    );
\vid_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => I8,
      I3 => I9,
      I4 => Q(0),
      O => O17
    );
\vid_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D1FFFF00D10000"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => \n_0_vid_out[1]_i_2__0\,
      I3 => I8,
      I4 => I9,
      I5 => Q(1),
      O => O12
    );
\vid_out[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228000000000000"
    )
    port map (
      I0 => \^o9\,
      I1 => rx_s4444,
      I2 => f,
      I3 => \^h\,
      I4 => I4,
      I5 => I7,
      O => \n_0_vid_out[1]_i_2__0\
    );
\vid_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0091FFFF00910000"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => I10,
      I3 => I8,
      I4 => I9,
      I5 => Q(2),
      O => O13
    );
\vid_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D1FFFF00D10000"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => \n_0_vid_out[3]_i_2__0\,
      I3 => I8,
      I4 => I9,
      I5 => Q(3),
      O => O11
    );
\vid_out[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800022A222A28000"
    )
    port map (
      I0 => \^o9\,
      I1 => I7,
      I2 => I4,
      I3 => rx_s4444,
      I4 => f,
      I5 => v,
      O => \n_0_vid_out[3]_i_2__0\
    );
\vid_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D1FFFF00D10000"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => \n_0_vid_out[4]_i_2\,
      I3 => I8,
      I4 => I9,
      I5 => Q(4),
      O => O14
    );
\vid_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800022A222A28000"
    )
    port map (
      I0 => \^o9\,
      I1 => I7,
      I2 => I4,
      I3 => v,
      I4 => f,
      I5 => \^h\,
      O => \n_0_vid_out[4]_i_2\
    );
\vid_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D1FFFF00D10000"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => \n_0_vid_out[5]_i_2__0\,
      I3 => I8,
      I4 => I9,
      I5 => Q(5),
      O => O8
    );
\vid_out[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000A222A2228000"
    )
    port map (
      I0 => \^o9\,
      I1 => I7,
      I2 => I4,
      I3 => rx_s4444,
      I4 => v,
      I5 => \^h\,
      O => \n_0_vid_out[5]_i_2__0\
    );
\vid_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
    port map (
      I0 => \n_0_vid_out[6]_i_2\,
      I1 => I8,
      I2 => \n_0_vid_out[6]_i_3\,
      I3 => Q(6),
      I4 => I9,
      I5 => rx_rst_int,
      O => O7
    );
\vid_out[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => rx_s4444,
      I1 => I4,
      I2 => I7,
      I3 => \^hcount\(0),
      O => \n_0_vid_out[6]_i_2\
    );
\vid_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00000FF"
    )
    port map (
      I0 => I7,
      I1 => I4,
      I2 => \^h\,
      I3 => \^o10\,
      I4 => \^o9\,
      O => \n_0_vid_out[6]_i_3\
    );
\vid_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0091FFFF00910000"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => I11,
      I3 => I8,
      I4 => I9,
      I5 => Q(7),
      O => O16
    );
\vid_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
    port map (
      I0 => \n_0_vid_out[9]_i_2\,
      I1 => I8,
      I2 => \n_0_vid_out[9]_i_4\,
      I3 => Q(8),
      I4 => I9,
      I5 => rx_rst_int,
      O => O6
    );
\vid_out[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
    port map (
      I0 => rx_s4444,
      I1 => I4,
      I2 => I7,
      I3 => \^hcount\(0),
      O => \n_0_vid_out[9]_i_2\
    );
\vid_out[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B00F"
    )
    port map (
      I0 => I4,
      I1 => I7,
      I2 => \^o10\,
      I3 => \^o9\,
      O => \n_0_vid_out[9]_i_4\
    );
xyz_word_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o10\,
      I2 => I8,
      O => xyz_word_d
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_horz_22 is
  port (
    h : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    line_err : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    xyz_word_d : out STD_LOGIC;
    h_blank_d : out STD_LOGIC;
    fly_trs : out STD_LOGIC;
    hcount : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I4 : in STD_LOGIC;
    switch_interval : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_xyz_err : in STD_LOGIC;
    lock : in STD_LOGIC;
    rx_eav_first : in STD_LOGIC;
    rx_f_now : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    rx_h : in STD_LOGIC;
    sloppy_v : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    rx_s4444 : in STD_LOGIC;
    v : in STD_LOGIC;
    f : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_fly_horz_22 : entity is "v_smpte_sdi_v3_0_fly_horz";
end smpte_sdiv_smpte_sdi_v3_0_fly_horz_22;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_horz_22 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o17\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^fly_trs\ : STD_LOGIC;
  signal \^h\ : STD_LOGIC;
  signal \^hcount\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal hcount0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_FSM_onehot_current_state[2]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_3__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_5__1\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[8]_i_6__1\ : STD_LOGIC;
  signal \n_0_eav_next_i_2__0\ : STD_LOGIC;
  signal \n_0_eav_next_i_3__0\ : STD_LOGIC;
  signal \n_0_eav_next_i_4__0\ : STD_LOGIC;
  signal \n_0_eav_next_i_5__0\ : STD_LOGIC;
  signal \n_0_fly_xyz_i_1__0\ : STD_LOGIC;
  signal n_0_fly_xyz_reg : STD_LOGIC;
  signal \n_0_h_i_1__0\ : STD_LOGIC;
  signal \n_0_h_i_2__0\ : STD_LOGIC;
  signal \n_0_hcount[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_3__0\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_4__0\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_5__0\ : STD_LOGIC;
  signal \n_0_hcount[3]_i_6__0\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_3__0\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_4__0\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_5__0\ : STD_LOGIC;
  signal \n_0_hcount[4]_i_6__0\ : STD_LOGIC;
  signal \n_0_hcount[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_hcount[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_4__0\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_5__0\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_6__0\ : STD_LOGIC;
  signal \n_0_hcount[8]_i_7__0\ : STD_LOGIC;
  signal \n_0_hcount[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_hcount[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_line_err_i_4__0\ : STD_LOGIC;
  signal \n_0_trs_i_1__0\ : STD_LOGIC;
  signal \n_0_trs_word[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_trs_word[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_trs_word_reg[0]\ : STD_LOGIC;
  signal \n_0_trs_word_reg[1]\ : STD_LOGIC;
  signal \n_0_vid_out[1]_i_2__1\ : STD_LOGIC;
  signal \n_0_vid_out[3]_i_2__1\ : STD_LOGIC;
  signal \n_0_vid_out[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_vid_out[5]_i_2__1\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_3__0\ : STD_LOGIC;
  signal \n_0_vid_out[8]_i_5\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_3__0\ : STD_LOGIC;
  signal \n_1_FSM_onehot_current_state_reg[8]_i_2__0\ : STD_LOGIC;
  signal \n_1_eav_next_reg_i_1__0\ : STD_LOGIC;
  signal \n_1_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_1_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal \n_1_hcount_reg[8]_i_2\ : STD_LOGIC;
  signal \n_2_FSM_onehot_current_state_reg[8]_i_2__0\ : STD_LOGIC;
  signal \n_2_eav_next_reg_i_1__0\ : STD_LOGIC;
  signal \n_2_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_2_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal \n_2_hcount_reg[8]_i_2\ : STD_LOGIC;
  signal \n_3_FSM_onehot_current_state_reg[8]_i_2__0\ : STD_LOGIC;
  signal \n_3_eav_next_reg_i_1__0\ : STD_LOGIC;
  signal \n_3_hcount_reg[3]_i_2\ : STD_LOGIC;
  signal \n_3_hcount_reg[4]_i_2\ : STD_LOGIC;
  signal \n_3_hcount_reg[8]_i_2\ : STD_LOGIC;
  signal trs : STD_LOGIC;
  signal \NLW_FSM_onehot_current_state_reg[8]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eav_next_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hcount_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[12]_i_4__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[2]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[3]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \hcount[11]_i_4__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \hcount[5]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \hcount[9]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \lerr_shifter[31]_i_2__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \line_err_i_4__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \trs_i_2__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \trs_word[0]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \vcount[8]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \vid_out[0]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \vid_out[6]_i_3__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \xyz_word_i_1__0\ : label is "soft_lutpair81";
begin
  CO(0) <= \^co\(0);
  O1(0) <= \^o1\(0);
  O17 <= \^o17\;
  O3 <= \^o3\;
  fly_trs <= \^fly_trs\;
  h <= \^h\;
  hcount(11 downto 0) <= \^hcount\(11 downto 0);
\FSM_onehot_current_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o1\(0),
      I1 => rx_eav_first,
      O => O16
    );
\FSM_onehot_current_state[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => n_0_fly_xyz_reg,
      I1 => \^h\,
      O => \^o3\
    );
\FSM_onehot_current_state[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
    port map (
      I0 => n_0_fly_xyz_reg,
      I1 => \^h\,
      I2 => Q(6),
      I3 => I3,
      O => O5
    );
\FSM_onehot_current_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080B08080808080"
    )
    port map (
      I0 => \n_0_FSM_onehot_current_state[2]_i_4\,
      I1 => I1,
      I2 => I2,
      I3 => I3,
      I4 => Q(6),
      I5 => \^o3\,
      O => O2
    );
\FSM_onehot_current_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFFFF"
    )
    port map (
      I0 => rx_xyz_err,
      I1 => I3,
      I2 => Q(6),
      I3 => \^h\,
      I4 => n_0_fly_xyz_reg,
      O => \n_0_FSM_onehot_current_state[2]_i_4\
    );
\FSM_onehot_current_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
    port map (
      I0 => Q(6),
      I1 => I3,
      I2 => \^h\,
      I3 => n_0_fly_xyz_reg,
      I4 => rx_xyz_err,
      O => O6
    );
\FSM_onehot_current_state[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00448200"
    )
    port map (
      I0 => \^hcount\(11),
      I1 => \^hcount\(10),
      I2 => I11,
      I3 => I10,
      I4 => \^hcount\(9),
      O => \n_0_FSM_onehot_current_state[8]_i_3__1\
    );
\FSM_onehot_current_state[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000044"
    )
    port map (
      I0 => \^hcount\(8),
      I1 => \^hcount\(7),
      I2 => I11,
      I3 => I10,
      I4 => \^hcount\(6),
      O => \n_0_FSM_onehot_current_state[8]_i_4__0\
    );
\FSM_onehot_current_state[8]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8202882200200000"
    )
    port map (
      I0 => \^hcount\(5),
      I1 => \^hcount\(4),
      I2 => I10,
      I3 => I14,
      I4 => I11,
      I5 => \^hcount\(3),
      O => \n_0_FSM_onehot_current_state[8]_i_5__1\
    );
\FSM_onehot_current_state[8]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BF4000000000000"
    )
    port map (
      I0 => I11,
      I1 => I14,
      I2 => I10,
      I3 => \^hcount\(2),
      I4 => \^hcount\(1),
      I5 => \^hcount\(0),
      O => \n_0_FSM_onehot_current_state[8]_i_6__1\
    );
\FSM_onehot_current_state_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \^o1\(0),
      CO(2) => \n_1_FSM_onehot_current_state_reg[8]_i_2__0\,
      CO(1) => \n_2_FSM_onehot_current_state_reg[8]_i_2__0\,
      CO(0) => \n_3_FSM_onehot_current_state_reg[8]_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[8]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_FSM_onehot_current_state[8]_i_3__1\,
      S(2) => \n_0_FSM_onehot_current_state[8]_i_4__0\,
      S(1) => \n_0_FSM_onehot_current_state[8]_i_5__1\,
      S(0) => \n_0_FSM_onehot_current_state[8]_i_6__1\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\eav_next_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000044"
    )
    port map (
      I0 => \^hcount\(11),
      I1 => \^hcount\(10),
      I2 => I11,
      I3 => I10,
      I4 => \^hcount\(9),
      O => \n_0_eav_next_i_2__0\
    );
\eav_next_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00282008"
    )
    port map (
      I0 => \^hcount\(8),
      I1 => \^hcount\(7),
      I2 => I10,
      I3 => \^hcount\(6),
      I4 => I11,
      O => \n_0_eav_next_i_3__0\
    );
\eav_next_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => I10,
      I1 => \^hcount\(5),
      I2 => \^hcount\(4),
      I3 => \^hcount\(3),
      O => \n_0_eav_next_i_4__0\
    );
\eav_next_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^hcount\(2),
      I1 => \^hcount\(1),
      I2 => \^hcount\(0),
      O => \n_0_eav_next_i_5__0\
    );
\eav_next_reg_i_1__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \^co\(0),
      CO(2) => \n_1_eav_next_reg_i_1__0\,
      CO(1) => \n_2_eav_next_reg_i_1__0\,
      CO(0) => \n_3_eav_next_reg_i_1__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_eav_next_reg_i_1__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_eav_next_i_2__0\,
      S(2) => \n_0_eav_next_i_3__0\,
      S(1) => \n_0_eav_next_i_4__0\,
      S(0) => \n_0_eav_next_i_5__0\
    );
\fly_xyz_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50D8505050505050"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I16,
      I2 => n_0_fly_xyz_reg,
      I3 => \n_0_trs_word_reg[0]\,
      I4 => \n_0_trs_word_reg[1]\,
      I5 => \^fly_trs\,
      O => \n_0_fly_xyz_i_1__0\
    );
fly_xyz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_fly_xyz_i_1__0\,
      Q => n_0_fly_xyz_reg,
      R => \<const0>\
    );
\h_blank_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80FFFF"
    )
    port map (
      I0 => rx_h,
      I1 => sloppy_v,
      I2 => lock,
      I3 => \^h\,
      I4 => \n_0_vid_out[8]_i_5\,
      O => h_blank_d
    );
\h_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555FDD5F000A000A"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I16,
      I2 => I20(0),
      I3 => \n_0_h_i_2__0\,
      I4 => \^o1\(0),
      I5 => \^h\,
      O => \n_0_h_i_1__0\
    );
\h_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^co\(0),
      I1 => I15,
      O => \n_0_h_i_2__0\
    );
h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_h_i_1__0\,
      Q => \^h\,
      R => \<const0>\
    );
\hcount[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFFF22222222"
    )
    port map (
      I0 => \^hcount\(0),
      I1 => \^o17\,
      I2 => hcount0(0),
      I3 => I15,
      I4 => I16,
      I5 => tx_ce(0),
      O => \n_0_hcount[0]_i_1__0\
    );
\hcount[11]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => I15,
      I1 => tx_ce(0),
      I2 => \^h\,
      I3 => n_0_fly_xyz_reg,
      O => \^o17\
    );
\hcount[3]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(3),
      O => \n_0_hcount[3]_i_3__0\
    );
\hcount[3]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(2),
      O => \n_0_hcount[3]_i_4__0\
    );
\hcount[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(1),
      O => \n_0_hcount[3]_i_5__0\
    );
\hcount[3]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^hcount\(0),
      O => \n_0_hcount[3]_i_6__0\
    );
\hcount[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(7),
      O => \n_0_hcount[4]_i_3__0\
    );
\hcount[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(6),
      O => \n_0_hcount[4]_i_4__0\
    );
\hcount[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(5),
      O => \n_0_hcount[4]_i_5__0\
    );
\hcount[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(4),
      O => \n_0_hcount[4]_i_6__0\
    );
\hcount[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I16,
      I2 => \n_0_hcount[5]_i_2__0\,
      I3 => \^o17\,
      O => \n_0_hcount[5]_i_1__0\
    );
\hcount[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
    port map (
      I0 => I10,
      I1 => I15,
      I2 => hcount0(5),
      I3 => tx_ce(0),
      I4 => \^hcount\(5),
      O => \n_0_hcount[5]_i_2__0\
    );
\hcount[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(11),
      O => \n_0_hcount[8]_i_4__0\
    );
\hcount[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(10),
      O => \n_0_hcount[8]_i_5__0\
    );
\hcount[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(9),
      O => \n_0_hcount[8]_i_6__0\
    );
\hcount[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^hcount\(8),
      O => \n_0_hcount[8]_i_7__0\
    );
\hcount[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I16,
      I2 => \n_0_hcount[9]_i_2__0\,
      I3 => \^o17\,
      O => \n_0_hcount[9]_i_1__0\
    );
\hcount[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => I10,
      I1 => I15,
      I2 => hcount0(9),
      I3 => tx_ce(0),
      I4 => \^hcount\(9),
      O => \n_0_hcount[9]_i_2__0\
    );
\hcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_hcount[0]_i_1__0\,
      Q => \^hcount\(0),
      R => \<const0>\
    );
\hcount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I18,
      Q => \^hcount\(10),
      R => \<const0>\
    );
\hcount_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I17,
      Q => \^hcount\(11),
      R => \<const0>\
    );
\hcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I26,
      Q => \^hcount\(1),
      R => \<const0>\
    );
\hcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I25,
      Q => \^hcount\(2),
      R => \<const0>\
    );
\hcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I24,
      Q => \^hcount\(3),
      R => \<const0>\
    );
\hcount_reg[3]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_hcount_reg[3]_i_2\,
      CO(2) => \n_1_hcount_reg[3]_i_2\,
      CO(1) => \n_2_hcount_reg[3]_i_2\,
      CO(0) => \n_3_hcount_reg[3]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \^hcount\(0),
      O(3 downto 1) => O20(2 downto 0),
      O(0) => hcount0(0),
      S(3) => \n_0_hcount[3]_i_3__0\,
      S(2) => \n_0_hcount[3]_i_4__0\,
      S(1) => \n_0_hcount[3]_i_5__0\,
      S(0) => \n_0_hcount[3]_i_6__0\
    );
\hcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I23,
      Q => \^hcount\(4),
      R => \<const0>\
    );
\hcount_reg[4]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcount_reg[3]_i_2\,
      CO(3) => \n_0_hcount_reg[4]_i_2\,
      CO(2) => \n_1_hcount_reg[4]_i_2\,
      CO(1) => \n_2_hcount_reg[4]_i_2\,
      CO(0) => \n_3_hcount_reg[4]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => O20(5 downto 4),
      O(1) => hcount0(5),
      O(0) => O20(3),
      S(3) => \n_0_hcount[4]_i_3__0\,
      S(2) => \n_0_hcount[4]_i_4__0\,
      S(1) => \n_0_hcount[4]_i_5__0\,
      S(0) => \n_0_hcount[4]_i_6__0\
    );
\hcount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_hcount[5]_i_1__0\,
      Q => \^hcount\(5),
      R => \<const0>\
    );
\hcount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I22,
      Q => \^hcount\(6),
      R => \<const0>\
    );
\hcount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I21,
      Q => \^hcount\(7),
      R => \<const0>\
    );
\hcount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => I19,
      Q => \^hcount\(8),
      R => \<const0>\
    );
\hcount_reg[8]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_hcount_reg[4]_i_2\,
      CO(3) => \NLW_hcount_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \n_1_hcount_reg[8]_i_2\,
      CO(1) => \n_2_hcount_reg[8]_i_2\,
      CO(0) => \n_3_hcount_reg[8]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => O20(8 downto 7),
      O(1) => hcount0(9),
      O(0) => O20(6),
      S(3) => \n_0_hcount[8]_i_4__0\,
      S(2) => \n_0_hcount[8]_i_5__0\,
      S(1) => \n_0_hcount[8]_i_6__0\,
      S(0) => \n_0_hcount[8]_i_7__0\
    );
\hcount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_hcount[9]_i_1__0\,
      Q => \^hcount\(9),
      R => \<const0>\
    );
\lerr_shifter[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^co\(0),
      O => E(0)
    );
\line_err_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAA2AAAAAAAA"
    )
    port map (
      I0 => rx_f_now,
      I1 => n_0_fly_xyz_reg,
      I2 => rx_xyz_err,
      I3 => \n_0_line_err_i_4__0\,
      I4 => Q(6),
      I5 => I5,
      O => line_err
    );
\line_err_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^h\,
      I1 => I10,
      I2 => I11,
      O => \n_0_line_err_i_4__0\
    );
\switch_interval_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
    port map (
      I0 => I4,
      I1 => switch_interval,
      I2 => \^h\,
      I3 => n_0_fly_xyz_reg,
      O => O4
    );
\trs_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E0EEEEEEEE"
    )
    port map (
      I0 => \^fly_trs\,
      I1 => trs,
      I2 => I16,
      I3 => I15,
      I4 => n_0_fly_xyz_reg,
      I5 => tx_ce(0),
      O => \n_0_trs_i_1__0\
    );
\trs_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \^o1\(0),
      I2 => \^co\(0),
      O => trs
    );
trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_trs_i_1__0\,
      Q => \^fly_trs\,
      R => \<const0>\
    );
\trs_word[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222226"
    )
    port map (
      I0 => \n_0_trs_word_reg[0]\,
      I1 => tx_ce(0),
      I2 => \^o1\(0),
      I3 => \^co\(0),
      I4 => I20(0),
      O => \n_0_trs_word[0]_i_1__0\
    );
\trs_word[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0A0A6A"
    )
    port map (
      I0 => \n_0_trs_word_reg[1]\,
      I1 => \n_0_trs_word_reg[0]\,
      I2 => tx_ce(0),
      I3 => \^o1\(0),
      I4 => \^co\(0),
      I5 => I20(0),
      O => \n_0_trs_word[1]_i_1__0\
    );
\trs_word_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_trs_word[0]_i_1__0\,
      Q => \n_0_trs_word_reg[0]\,
      R => \<const0>\
    );
\trs_word_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_trs_word[1]_i_1__0\,
      Q => \n_0_trs_word_reg[1]\,
      R => \<const0>\
    );
\vcount[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => \^co\(0),
      I1 => switch_interval,
      I2 => lock,
      I3 => rx_eav_first,
      O => O7
    );
\vid_out[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
    port map (
      I0 => Q(0),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => \n_0_vid_out[8]_i_5\,
      O => O8
    );
\vid_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BB8B888B"
    )
    port map (
      I0 => Q(1),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => \n_0_vid_out[1]_i_2__1\,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O9
    );
\vid_out[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228000000000000"
    )
    port map (
      I0 => \n_0_trs_word_reg[0]\,
      I1 => rx_s4444,
      I2 => f,
      I3 => \^h\,
      I4 => I10,
      I5 => I11,
      O => \n_0_vid_out[1]_i_2__1\
    );
\vid_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B88B888B"
    )
    port map (
      I0 => Q(2),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => I7,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O10
    );
\vid_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BB8B888B"
    )
    port map (
      I0 => Q(3),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => \n_0_vid_out[3]_i_2__1\,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O11
    );
\vid_out[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800022A222A28000"
    )
    port map (
      I0 => \n_0_trs_word_reg[0]\,
      I1 => I11,
      I2 => I10,
      I3 => rx_s4444,
      I4 => f,
      I5 => v,
      O => \n_0_vid_out[3]_i_2__1\
    );
\vid_out[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BB8B888B"
    )
    port map (
      I0 => Q(4),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => \n_0_vid_out[4]_i_2__1\,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O12
    );
\vid_out[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800022A222A28000"
    )
    port map (
      I0 => \n_0_trs_word_reg[0]\,
      I1 => I11,
      I2 => I10,
      I3 => v,
      I4 => f,
      I5 => \^h\,
      O => \n_0_vid_out[4]_i_2__1\
    );
\vid_out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BB8B888B"
    )
    port map (
      I0 => Q(5),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => \n_0_vid_out[5]_i_2__1\,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O13
    );
\vid_out[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000A222A2228000"
    )
    port map (
      I0 => \n_0_trs_word_reg[0]\,
      I1 => I11,
      I2 => I10,
      I3 => rx_s4444,
      I4 => v,
      I5 => \^h\,
      O => \n_0_vid_out[5]_i_2__1\
    );
\vid_out[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF88F0F0F0F0"
    )
    port map (
      I0 => I10,
      I1 => I11,
      I2 => \n_0_vid_out[6]_i_3__0\,
      I3 => \^hcount\(0),
      I4 => rx_s4444,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O18
    );
\vid_out[6]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00000FF"
    )
    port map (
      I0 => I11,
      I1 => I10,
      I2 => \^h\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => \n_0_trs_word_reg[0]\,
      O => \n_0_vid_out[6]_i_3__0\
    );
\vid_out[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B88B888B"
    )
    port map (
      I0 => Q(7),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => I8,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O14
    );
\vid_out[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B88B888B"
    )
    port map (
      I0 => Q(8),
      I1 => I6,
      I2 => \n_0_trs_word_reg[0]\,
      I3 => \n_0_trs_word_reg[1]\,
      I4 => I9,
      I5 => \n_0_vid_out[8]_i_5\,
      O => O15
    );
\vid_out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444447"
    )
    port map (
      I0 => \^fly_trs\,
      I1 => I12,
      I2 => I13(2),
      I3 => I13(1),
      I4 => D(0),
      I5 => I13(0),
      O => \n_0_vid_out[8]_i_5\
    );
\vid_out[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F070000"
    )
    port map (
      I0 => I10,
      I1 => I11,
      I2 => \^hcount\(0),
      I3 => rx_s4444,
      I4 => \n_0_vid_out[8]_i_5\,
      I5 => \n_0_vid_out[9]_i_3__0\,
      O => O19
    );
\vid_out[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAAAAAABBBB"
    )
    port map (
      I0 => I6,
      I1 => \n_0_vid_out[8]_i_5\,
      I2 => I10,
      I3 => I11,
      I4 => \n_0_trs_word_reg[1]\,
      I5 => \n_0_trs_word_reg[0]\,
      O => \n_0_vid_out[9]_i_3__0\
    );
\xyz_word_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \n_0_trs_word_reg[0]\,
      I1 => \n_0_trs_word_reg[1]\,
      I2 => \n_0_vid_out[8]_i_5\,
      O => xyz_word_d
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_vert is
  port (
    vcount : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v : out STD_LOGIC;
    switch_interval : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    I2 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC;
    rx_f : in STD_LOGIC;
    f : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    fly_trs : in STD_LOGIC;
    lock : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_fly_vert;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_vert is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \act_start__0\ : STD_LOGIC;
  signal clr_vcnt : STD_LOGIC;
  signal n_0_f_i_4 : STD_LOGIC;
  signal n_0_f_i_5 : STD_LOGIC;
  signal n_0_f_i_6 : STD_LOGIC;
  signal n_0_f_i_7 : STD_LOGIC;
  signal n_0_sloppy_v_i_1 : STD_LOGIC;
  signal n_0_sloppy_v_i_4 : STD_LOGIC;
  signal n_0_sloppy_v_i_5 : STD_LOGIC;
  signal n_0_sloppy_v_i_6 : STD_LOGIC;
  signal n_0_sloppy_v_i_7 : STD_LOGIC;
  signal n_0_switch_interval_i_1 : STD_LOGIC;
  signal n_0_switch_interval_i_10 : STD_LOGIC;
  signal n_0_switch_interval_i_11 : STD_LOGIC;
  signal \n_0_switch_interval_i_8__0\ : STD_LOGIC;
  signal n_0_switch_interval_i_9 : STD_LOGIC;
  signal n_0_v_i_10 : STD_LOGIC;
  signal n_0_v_i_11 : STD_LOGIC;
  signal n_0_v_i_12 : STD_LOGIC;
  signal \n_0_v_i_1__1\ : STD_LOGIC;
  signal n_0_v_i_5 : STD_LOGIC;
  signal n_0_v_i_6 : STD_LOGIC;
  signal n_0_v_i_7 : STD_LOGIC;
  signal n_0_v_i_8 : STD_LOGIC;
  signal \n_0_vcount[0]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[1]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[2]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[2]_i_2\ : STD_LOGIC;
  signal \n_0_vcount[3]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[3]_i_3\ : STD_LOGIC;
  signal \n_0_vcount[4]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[4]_i_2\ : STD_LOGIC;
  signal \n_0_vcount[5]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[5]_i_2\ : STD_LOGIC;
  signal \n_0_vcount[6]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[7]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[7]_i_2\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_10\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_12\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_13\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_14\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_15\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_2\ : STD_LOGIC;
  signal \n_0_vid_out[7]_i_2\ : STD_LOGIC;
  signal n_1_f_reg_i_3 : STD_LOGIC;
  signal n_1_sloppy_v_reg_i_2 : STD_LOGIC;
  signal n_1_switch_interval_reg_i_3 : STD_LOGIC;
  signal n_1_v_reg_i_2 : STD_LOGIC;
  signal n_1_v_reg_i_3 : STD_LOGIC;
  signal \n_1_vcount_reg[9]_i_9\ : STD_LOGIC;
  signal n_2_f_reg_i_3 : STD_LOGIC;
  signal n_2_sloppy_v_reg_i_2 : STD_LOGIC;
  signal n_2_switch_interval_reg_i_3 : STD_LOGIC;
  signal n_2_v_reg_i_2 : STD_LOGIC;
  signal n_2_v_reg_i_3 : STD_LOGIC;
  signal \n_2_vcount_reg[9]_i_9\ : STD_LOGIC;
  signal n_3_f_reg_i_3 : STD_LOGIC;
  signal n_3_sloppy_v_reg_i_2 : STD_LOGIC;
  signal n_3_switch_interval_reg_i_3 : STD_LOGIC;
  signal n_3_v_reg_i_2 : STD_LOGIC;
  signal n_3_v_reg_i_3 : STD_LOGIC;
  signal \n_3_vcount_reg[9]_i_9\ : STD_LOGIC;
  signal sloppy_v : STD_LOGIC;
  signal \sloppy_v0__0\ : STD_LOGIC;
  signal \^switch_interval\ : STD_LOGIC;
  signal \switch_line__0\ : STD_LOGIC;
  signal \^v\ : STD_LOGIC;
  signal \v0__0\ : STD_LOGIC;
  signal v3_out : STD_LOGIC;
  signal \^vcount\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_f_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sloppy_v_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_switch_interval_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_v_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_v_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vcount_reg[9]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of h_blank_i_3 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \vcount[3]_i_3\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \vcount[4]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \vcount[5]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \vcount[6]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \vid_out[9]_i_5__0\ : label is "soft_lutpair302";
begin
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  switch_interval <= \^switch_interval\;
  v <= \^v\;
  vcount(9 downto 0) <= \^vcount\(9 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
f_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => \^vcount\(9),
      I1 => I6,
      I2 => f,
      O => n_0_f_i_4
    );
f_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00114100"
    )
    port map (
      I0 => \^vcount\(7),
      I1 => \^vcount\(6),
      I2 => I6,
      I3 => f,
      I4 => \^vcount\(8),
      O => n_0_f_i_5
    );
f_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000006"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => f,
      I2 => I6,
      I3 => \^vcount\(4),
      I4 => \^vcount\(5),
      O => n_0_f_i_6
    );
f_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02200102"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(2),
      I2 => \^vcount\(1),
      I3 => I6,
      I4 => f,
      O => n_0_f_i_7
    );
f_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => CO(0),
      CO(2) => n_1_f_reg_i_3,
      CO(1) => n_2_f_reg_i_3,
      CO(0) => n_3_f_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_f_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_f_i_4,
      S(2) => n_0_f_i_5,
      S(1) => n_0_f_i_6,
      S(0) => n_0_f_i_7
    );
h_blank_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => lock,
      I1 => \^switch_interval\,
      I2 => sloppy_v,
      O => \^o5\
    );
line_err_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F900F5F500F9"
    )
    port map (
      I0 => Q(0),
      I1 => \^v\,
      I2 => sloppy_v,
      I3 => f,
      I4 => I7,
      I5 => Q(1),
      O => O1
    );
sloppy_v_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF555588880000"
    )
    port map (
      I0 => \out\(0),
      I1 => \sloppy_v0__0\,
      I2 => \act_start__0\,
      I3 => I5(0),
      I4 => I15,
      I5 => sloppy_v,
      O => n_0_sloppy_v_i_1
    );
sloppy_v_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^vcount\(9),
      O => n_0_sloppy_v_i_4
    );
sloppy_v_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \^vcount\(6),
      I1 => \^vcount\(7),
      I2 => \^vcount\(8),
      I3 => f,
      O => n_0_sloppy_v_i_5
    );
sloppy_v_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1002"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => \^vcount\(5),
      I2 => f,
      I3 => \^vcount\(4),
      O => n_0_sloppy_v_i_6
    );
sloppy_v_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1004"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => \^vcount\(1),
      I2 => \^vcount\(0),
      I3 => f,
      O => n_0_sloppy_v_i_7
    );
sloppy_v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_sloppy_v_i_1,
      Q => sloppy_v,
      R => \<const0>\
    );
sloppy_v_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \sloppy_v0__0\,
      CO(2) => n_1_sloppy_v_reg_i_2,
      CO(1) => n_2_sloppy_v_reg_i_2,
      CO(0) => n_3_sloppy_v_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_sloppy_v_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_sloppy_v_i_4,
      S(2) => n_0_sloppy_v_i_5,
      S(1) => n_0_sloppy_v_i_6,
      S(0) => n_0_sloppy_v_i_7
    );
switch_interval_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0E02AAAA"
    )
    port map (
      I0 => \^switch_interval\,
      I1 => I13,
      I2 => I14,
      I3 => \switch_line__0\,
      I4 => \out\(0),
      I5 => rx_rst_int,
      O => n_0_switch_interval_i_1
    );
switch_interval_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010120"
    )
    port map (
      I0 => \^vcount\(4),
      I1 => \^vcount\(5),
      I2 => f,
      I3 => I6,
      I4 => \^vcount\(3),
      O => n_0_switch_interval_i_10
    );
switch_interval_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000082"
    )
    port map (
      I0 => \^vcount\(1),
      I1 => I6,
      I2 => \^vcount\(2),
      I3 => f,
      I4 => \^vcount\(0),
      O => n_0_switch_interval_i_11
    );
\switch_interval_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^vcount\(9),
      O => \n_0_switch_interval_i_8__0\
    );
switch_interval_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \^vcount\(6),
      I1 => \^vcount\(7),
      I2 => \^vcount\(8),
      I3 => f,
      O => n_0_switch_interval_i_9
    );
switch_interval_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_switch_interval_i_1,
      Q => \^switch_interval\,
      R => \<const0>\
    );
switch_interval_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \switch_line__0\,
      CO(2) => n_1_switch_interval_reg_i_3,
      CO(1) => n_2_switch_interval_reg_i_3,
      CO(0) => n_3_switch_interval_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_switch_interval_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => \n_0_switch_interval_i_8__0\,
      S(2) => n_0_switch_interval_i_9,
      S(1) => n_0_switch_interval_i_10,
      S(0) => n_0_switch_interval_i_11
    );
v_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00114100"
    )
    port map (
      I0 => \^vcount\(7),
      I1 => \^vcount\(6),
      I2 => I6,
      I3 => f,
      I4 => \^vcount\(8),
      O => n_0_v_i_10
    );
v_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000081"
    )
    port map (
      I0 => \^vcount\(4),
      I1 => I6,
      I2 => \^vcount\(5),
      I3 => \^vcount\(3),
      I4 => f,
      O => n_0_v_i_11
    );
v_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82480000"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(1),
      I2 => I6,
      I3 => f,
      I4 => \^vcount\(2),
      O => n_0_v_i_12
    );
\v_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544FFFF45440000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => I3,
      I2 => \act_start__0\,
      I3 => \v0__0\,
      I4 => v3_out,
      I5 => \^v\,
      O => \n_0_v_i_1__1\
    );
v_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => I4,
      I1 => \v0__0\,
      I2 => \act_start__0\,
      I3 => \out\(0),
      I4 => I5(0),
      O => v3_out
    );
v_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^vcount\(9),
      O => n_0_v_i_5
    );
v_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000003"
    )
    port map (
      I0 => I6,
      I1 => \^vcount\(6),
      I2 => \^vcount\(7),
      I3 => f,
      I4 => \^vcount\(8),
      O => n_0_v_i_6
    );
v_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0600000C"
    )
    port map (
      I0 => I6,
      I1 => \^vcount\(4),
      I2 => \^vcount\(5),
      I3 => f,
      I4 => \^vcount\(3),
      O => n_0_v_i_7
    );
v_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000060"
    )
    port map (
      I0 => f,
      I1 => \^vcount\(0),
      I2 => \^vcount\(1),
      I3 => I6,
      I4 => \^vcount\(2),
      O => n_0_v_i_8
    );
v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_v_i_1__1\,
      Q => \^v\,
      R => \<const0>\
    );
v_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \act_start__0\,
      CO(2) => n_1_v_reg_i_2,
      CO(1) => n_2_v_reg_i_2,
      CO(0) => n_3_v_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_v_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_v_i_5,
      S(2) => n_0_v_i_6,
      S(1) => n_0_v_i_7,
      S(0) => n_0_v_i_8
    );
v_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \v0__0\,
      CO(2) => n_1_v_reg_i_3,
      CO(1) => n_2_v_reg_i_3,
      CO(0) => n_3_v_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_v_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => S(0),
      S(2) => n_0_v_i_10,
      S(1) => n_0_v_i_11,
      S(0) => n_0_v_i_12
    );
\vcount[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAFB"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^vcount\(0),
      I2 => clr_vcnt,
      I3 => I3,
      I4 => I6,
      O => \n_0_vcount[0]_i_1\
    );
\vcount[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00060006FF060006"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(1),
      I2 => clr_vcnt,
      I3 => I3,
      I4 => rx_f,
      I5 => I6,
      O => \n_0_vcount[1]_i_1\
    );
\vcount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000900090009FF09"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => \n_0_vcount[2]_i_2\,
      I2 => clr_vcnt,
      I3 => I3,
      I4 => rx_f,
      I5 => I6,
      O => \n_0_vcount[2]_i_1\
    );
\vcount[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(1),
      O => \n_0_vcount[2]_i_2\
    );
\vcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAEAEAEAEAEAEA"
    )
    port map (
      I0 => I16,
      I1 => \n_0_vcount[3]_i_3\,
      I2 => \^vcount\(3),
      I3 => \^vcount\(2),
      I4 => \^vcount\(0),
      I5 => \^vcount\(1),
      O => \n_0_vcount[3]_i_1\
    );
\vcount[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => clr_vcnt,
      I1 => I3,
      O => \n_0_vcount[3]_i_3\
    );
\vcount[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880F88008800880F"
    )
    port map (
      I0 => rx_f,
      I1 => I6,
      I2 => clr_vcnt,
      I3 => I3,
      I4 => \^vcount\(4),
      I5 => \n_0_vcount[4]_i_2\,
      O => \n_0_vcount[4]_i_1\
    );
\vcount[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => \^vcount\(0),
      I2 => \^vcount\(1),
      I3 => \^vcount\(3),
      O => \n_0_vcount[4]_i_2\
    );
\vcount[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888880000F00F"
    )
    port map (
      I0 => rx_f,
      I1 => I6,
      I2 => \^vcount\(5),
      I3 => \n_0_vcount[5]_i_2\,
      I4 => clr_vcnt,
      I5 => I3,
      O => \n_0_vcount[5]_i_1\
    );
\vcount[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => \^vcount\(1),
      I2 => \^vcount\(0),
      I3 => \^vcount\(2),
      I4 => \^vcount\(4),
      O => \n_0_vcount[5]_i_2\
    );
\vcount[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000001"
    )
    port map (
      I0 => rx_rst_int,
      I1 => clr_vcnt,
      I2 => I3,
      I3 => \n_0_vcount[7]_i_2\,
      I4 => \^vcount\(6),
      O => \n_0_vcount[6]_i_1\
    );
\vcount[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010100110"
    )
    port map (
      I0 => I3,
      I1 => clr_vcnt,
      I2 => \^vcount\(7),
      I3 => \^vcount\(6),
      I4 => \n_0_vcount[7]_i_2\,
      I5 => rx_rst_int,
      O => \n_0_vcount[7]_i_1\
    );
\vcount[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \^vcount\(4),
      I1 => \^vcount\(2),
      I2 => \^vcount\(0),
      I3 => \^vcount\(1),
      I4 => \^vcount\(3),
      I5 => \^vcount\(5),
      O => \n_0_vcount[7]_i_2\
    );
\vcount[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0330"
    )
    port map (
      I0 => rx_f,
      I1 => clr_vcnt,
      I2 => \n_0_vcount[9]_i_10\,
      I3 => \^vcount\(8),
      I4 => I3,
      O => \n_0_vcount[8]_i_2__0\
    );
\vcount[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => \^vcount\(7),
      I1 => \^vcount\(6),
      I2 => \n_0_vcount[7]_i_2\,
      O => \n_0_vcount[9]_i_10\
    );
\vcount[9]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^vcount\(9),
      O => \n_0_vcount[9]_i_12\
    );
\vcount[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \^vcount\(7),
      I1 => \^vcount\(8),
      I2 => \^vcount\(6),
      I3 => I6,
      O => \n_0_vcount[9]_i_13\
    );
\vcount[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => I6,
      I2 => \^vcount\(4),
      I3 => \^vcount\(5),
      O => \n_0_vcount[9]_i_14\
    );
\vcount[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => I6,
      I2 => \^vcount\(0),
      I3 => \^vcount\(1),
      O => \n_0_vcount[9]_i_15\
    );
\vcount[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001101010"
    )
    port map (
      I0 => I3,
      I1 => clr_vcnt,
      I2 => \^vcount\(9),
      I3 => \n_0_vcount[9]_i_10\,
      I4 => \^vcount\(8),
      I5 => rx_rst_int,
      O => \n_0_vcount[9]_i_2\
    );
\vcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[0]_i_1\,
      Q => \^vcount\(0),
      R => \<const0>\
    );
\vcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[1]_i_1\,
      Q => \^vcount\(1),
      R => I2
    );
\vcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[2]_i_1\,
      Q => \^vcount\(2),
      R => I2
    );
\vcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[3]_i_1\,
      Q => \^vcount\(3),
      R => I2
    );
\vcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[4]_i_1\,
      Q => \^vcount\(4),
      R => I2
    );
\vcount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[5]_i_1\,
      Q => \^vcount\(5),
      R => I2
    );
\vcount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[6]_i_1\,
      Q => \^vcount\(6),
      R => \<const0>\
    );
\vcount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[7]_i_1\,
      Q => \^vcount\(7),
      R => \<const0>\
    );
\vcount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[8]_i_2__0\,
      Q => \^vcount\(8),
      R => I2
    );
\vcount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => I1,
      D => \n_0_vcount[9]_i_2\,
      Q => \^vcount\(9),
      R => \<const0>\
    );
\vcount_reg[9]_i_9\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => clr_vcnt,
      CO(2) => \n_1_vcount_reg[9]_i_9\,
      CO(1) => \n_2_vcount_reg[9]_i_9\,
      CO(0) => \n_3_vcount_reg[9]_i_9\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_vcount_reg[9]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_vcount[9]_i_12\,
      S(2) => \n_0_vcount[9]_i_13\,
      S(1) => \n_0_vcount[9]_i_14\,
      S(0) => \n_0_vcount[9]_i_15\
    );
\vid_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0091FFFF00910000"
    )
    port map (
      I0 => I8,
      I1 => I9,
      I2 => \n_0_vid_out[7]_i_2\,
      I3 => \^o3\,
      I4 => \^o4\,
      I5 => Q(0),
      O => O2
    );
\vid_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^v\,
      I1 => I10,
      I2 => I11,
      O => \n_0_vid_out[7]_i_2\
    );
\vid_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100000001FFFF"
    )
    port map (
      I0 => I12(2),
      I1 => I12(1),
      I2 => D(0),
      I3 => I12(0),
      I4 => \^o5\,
      I5 => fly_trs,
      O => \^o3\
    );
\vid_out[9]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => fly_trs,
      I1 => sloppy_v,
      I2 => \^switch_interval\,
      I3 => lock,
      O => \^o4\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_fly_vert_20 is
  port (
    vcount : out STD_LOGIC_VECTOR ( 9 downto 0 );
    v : out STD_LOGIC;
    switch_interval : out STD_LOGIC;
    sloppy_v : out STD_LOGIC;
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_f : in STD_LOGIC;
    f : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_fly_vert_20 : entity is "v_smpte_sdi_v3_0_fly_vert";
end smpte_sdiv_smpte_sdi_v3_0_fly_vert_20;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_fly_vert_20 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \act_start__0\ : STD_LOGIC;
  signal clr_vcnt : STD_LOGIC;
  signal inc_f : STD_LOGIC;
  signal \n_0_f_i_4__0\ : STD_LOGIC;
  signal \n_0_f_i_5__0\ : STD_LOGIC;
  signal \n_0_f_i_6__0\ : STD_LOGIC;
  signal \n_0_f_i_7__0\ : STD_LOGIC;
  signal \n_0_sloppy_v_i_1__0\ : STD_LOGIC;
  signal \n_0_sloppy_v_i_4__0\ : STD_LOGIC;
  signal \n_0_sloppy_v_i_5__0\ : STD_LOGIC;
  signal \n_0_sloppy_v_i_6__0\ : STD_LOGIC;
  signal \n_0_sloppy_v_i_7__0\ : STD_LOGIC;
  signal \n_0_switch_interval_i_1__0\ : STD_LOGIC;
  signal \n_0_switch_interval_i_5__0\ : STD_LOGIC;
  signal \n_0_switch_interval_i_6__0\ : STD_LOGIC;
  signal \n_0_switch_interval_i_7__0\ : STD_LOGIC;
  signal n_0_switch_interval_i_8 : STD_LOGIC;
  signal \n_0_v_i_10__0\ : STD_LOGIC;
  signal \n_0_v_i_11__0\ : STD_LOGIC;
  signal \n_0_v_i_12__0\ : STD_LOGIC;
  signal \n_0_v_i_1__2\ : STD_LOGIC;
  signal \n_0_v_i_5__0\ : STD_LOGIC;
  signal \n_0_v_i_6__0\ : STD_LOGIC;
  signal \n_0_v_i_7__0\ : STD_LOGIC;
  signal \n_0_v_i_8__0\ : STD_LOGIC;
  signal \n_0_vcount[0]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_vcount[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_vcount[2]_i_2__0\ : STD_LOGIC;
  signal \n_0_vcount[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_vcount[3]_i_2__0\ : STD_LOGIC;
  signal \n_0_vcount[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_vcount[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_vcount[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_vcount[5]_i_2__0\ : STD_LOGIC;
  signal \n_0_vcount[6]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[7]_i_1\ : STD_LOGIC;
  signal \n_0_vcount[7]_i_2__0\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_12\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_13\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_14\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_15\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_3\ : STD_LOGIC;
  signal \n_0_vcount[8]_i_7\ : STD_LOGIC;
  signal \n_0_vcount[9]_i_1\ : STD_LOGIC;
  signal \n_1_f_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_sloppy_v_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_switch_interval_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_v_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_v_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_vcount_reg[8]_i_8\ : STD_LOGIC;
  signal \n_2_f_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_sloppy_v_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_switch_interval_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_v_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_v_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_vcount_reg[8]_i_8\ : STD_LOGIC;
  signal \n_3_f_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_sloppy_v_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_switch_interval_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_v_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_v_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_vcount_reg[8]_i_8\ : STD_LOGIC;
  signal \^sloppy_v\ : STD_LOGIC;
  signal \sloppy_v0__0\ : STD_LOGIC;
  signal \^switch_interval\ : STD_LOGIC;
  signal \switch_line__0\ : STD_LOGIC;
  signal \^v\ : STD_LOGIC;
  signal \v0__0\ : STD_LOGIC;
  signal v3_out : STD_LOGIC;
  signal \^vcount\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_f_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sloppy_v_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_switch_interval_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_v_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vcount_reg[8]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \vcount[3]_i_2__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \vcount[4]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \vcount[5]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \vcount[8]_i_3\ : label is "soft_lutpair79";
begin
  sloppy_v <= \^sloppy_v\;
  switch_interval <= \^switch_interval\;
  v <= \^v\;
  vcount(9 downto 0) <= \^vcount\(9 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\f_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => inc_f,
      I1 => CO(0),
      I2 => tx_ce(0),
      O => O1
    );
\f_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => \^vcount\(9),
      I1 => I4,
      I2 => f,
      O => \n_0_f_i_4__0\
    );
\f_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00114100"
    )
    port map (
      I0 => \^vcount\(7),
      I1 => \^vcount\(6),
      I2 => I4,
      I3 => f,
      I4 => \^vcount\(8),
      O => \n_0_f_i_5__0\
    );
\f_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000006"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => f,
      I2 => I4,
      I3 => \^vcount\(4),
      I4 => \^vcount\(5),
      O => \n_0_f_i_6__0\
    );
\f_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02200102"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(2),
      I2 => \^vcount\(1),
      I3 => I4,
      I4 => f,
      O => \n_0_f_i_7__0\
    );
\f_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => inc_f,
      CO(2) => \n_1_f_reg_i_3__0\,
      CO(1) => \n_2_f_reg_i_3__0\,
      CO(0) => \n_3_f_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_f_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_f_i_4__0\,
      S(2) => \n_0_f_i_5__0\,
      S(1) => \n_0_f_i_6__0\,
      S(0) => \n_0_f_i_7__0\
    );
\line_err_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F900F5F500F9"
    )
    port map (
      I0 => Q(0),
      I1 => \^v\,
      I2 => \^sloppy_v\,
      I3 => f,
      I4 => I6,
      I5 => Q(1),
      O => O2
    );
\sloppy_v_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF555588880000"
    )
    port map (
      I0 => tx_ce(0),
      I1 => \sloppy_v0__0\,
      I2 => \act_start__0\,
      I3 => CO(0),
      I4 => I11,
      I5 => \^sloppy_v\,
      O => \n_0_sloppy_v_i_1__0\
    );
\sloppy_v_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^vcount\(9),
      O => \n_0_sloppy_v_i_4__0\
    );
\sloppy_v_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \^vcount\(6),
      I1 => \^vcount\(7),
      I2 => \^vcount\(8),
      I3 => f,
      O => \n_0_sloppy_v_i_5__0\
    );
\sloppy_v_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1002"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => \^vcount\(5),
      I2 => f,
      I3 => \^vcount\(4),
      O => \n_0_sloppy_v_i_6__0\
    );
\sloppy_v_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1004"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => \^vcount\(1),
      I2 => \^vcount\(0),
      I3 => f,
      O => \n_0_sloppy_v_i_7__0\
    );
sloppy_v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sloppy_v_i_1__0\,
      Q => \^sloppy_v\,
      R => \<const0>\
    );
\sloppy_v_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \sloppy_v0__0\,
      CO(2) => \n_1_sloppy_v_reg_i_2__0\,
      CO(1) => \n_2_sloppy_v_reg_i_2__0\,
      CO(0) => \n_3_sloppy_v_reg_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_sloppy_v_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_sloppy_v_i_4__0\,
      S(2) => \n_0_sloppy_v_i_5__0\,
      S(1) => \n_0_sloppy_v_i_6__0\,
      S(0) => \n_0_sloppy_v_i_7__0\
    );
\switch_interval_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0E02AAAA"
    )
    port map (
      I0 => \^switch_interval\,
      I1 => I9,
      I2 => I10,
      I3 => \switch_line__0\,
      I4 => tx_ce(0),
      I5 => I20(0),
      O => \n_0_switch_interval_i_1__0\
    );
\switch_interval_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^vcount\(9),
      O => \n_0_switch_interval_i_5__0\
    );
\switch_interval_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \^vcount\(6),
      I1 => \^vcount\(7),
      I2 => \^vcount\(8),
      I3 => f,
      O => \n_0_switch_interval_i_6__0\
    );
\switch_interval_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010120"
    )
    port map (
      I0 => \^vcount\(4),
      I1 => \^vcount\(5),
      I2 => f,
      I3 => I4,
      I4 => \^vcount\(3),
      O => \n_0_switch_interval_i_7__0\
    );
switch_interval_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000082"
    )
    port map (
      I0 => \^vcount\(1),
      I1 => I4,
      I2 => \^vcount\(2),
      I3 => f,
      I4 => \^vcount\(0),
      O => n_0_switch_interval_i_8
    );
switch_interval_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_switch_interval_i_1__0\,
      Q => \^switch_interval\,
      R => \<const0>\
    );
\switch_interval_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \switch_line__0\,
      CO(2) => \n_1_switch_interval_reg_i_3__0\,
      CO(1) => \n_2_switch_interval_reg_i_3__0\,
      CO(0) => \n_3_switch_interval_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_switch_interval_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_switch_interval_i_5__0\,
      S(2) => \n_0_switch_interval_i_6__0\,
      S(1) => \n_0_switch_interval_i_7__0\,
      S(0) => n_0_switch_interval_i_8
    );
\v_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00114100"
    )
    port map (
      I0 => \^vcount\(7),
      I1 => \^vcount\(6),
      I2 => I4,
      I3 => f,
      I4 => \^vcount\(8),
      O => \n_0_v_i_10__0\
    );
\v_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41000081"
    )
    port map (
      I0 => \^vcount\(4),
      I1 => I4,
      I2 => \^vcount\(5),
      I3 => \^vcount\(3),
      I4 => f,
      O => \n_0_v_i_11__0\
    );
\v_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82480000"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(1),
      I2 => I4,
      I3 => f,
      I4 => \^vcount\(2),
      O => \n_0_v_i_12__0\
    );
\v_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544FFFF45440000"
    )
    port map (
      I0 => I20(0),
      I1 => I3,
      I2 => \act_start__0\,
      I3 => \v0__0\,
      I4 => v3_out,
      I5 => \^v\,
      O => \n_0_v_i_1__2\
    );
\v_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
    port map (
      I0 => I5,
      I1 => \v0__0\,
      I2 => \act_start__0\,
      I3 => tx_ce(0),
      I4 => CO(0),
      O => v3_out
    );
\v_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^vcount\(9),
      O => \n_0_v_i_5__0\
    );
\v_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000003"
    )
    port map (
      I0 => I4,
      I1 => \^vcount\(6),
      I2 => \^vcount\(7),
      I3 => f,
      I4 => \^vcount\(8),
      O => \n_0_v_i_6__0\
    );
\v_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0600000C"
    )
    port map (
      I0 => I4,
      I1 => \^vcount\(4),
      I2 => \^vcount\(5),
      I3 => f,
      I4 => \^vcount\(3),
      O => \n_0_v_i_7__0\
    );
\v_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000060"
    )
    port map (
      I0 => f,
      I1 => \^vcount\(0),
      I2 => \^vcount\(1),
      I3 => I4,
      I4 => \^vcount\(2),
      O => \n_0_v_i_8__0\
    );
v_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_v_i_1__2\,
      Q => \^v\,
      R => \<const0>\
    );
\v_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \act_start__0\,
      CO(2) => \n_1_v_reg_i_2__0\,
      CO(1) => \n_2_v_reg_i_2__0\,
      CO(0) => \n_3_v_reg_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_v_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_v_i_5__0\,
      S(2) => \n_0_v_i_6__0\,
      S(1) => \n_0_v_i_7__0\,
      S(0) => \n_0_v_i_8__0\
    );
\v_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \v0__0\,
      CO(2) => \n_1_v_reg_i_3__0\,
      CO(1) => \n_2_v_reg_i_3__0\,
      CO(0) => \n_3_v_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_v_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \n_0_v_i_10__0\,
      S(1) => \n_0_v_i_11__0\,
      S(0) => \n_0_v_i_12__0\
    );
\vcount[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFD0DAAAA"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => clr_vcnt,
      I2 => I3,
      I3 => I4,
      I4 => I2,
      I5 => I20(0),
      O => \n_0_vcount[0]_i_1\
    );
\vcount[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00060006FF060006"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(1),
      I2 => clr_vcnt,
      I3 => I3,
      I4 => rx_f,
      I5 => I4,
      O => \n_0_vcount[1]_i_1__0\
    );
\vcount[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000600060006FF06"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => \n_0_vcount[2]_i_2__0\,
      I2 => clr_vcnt,
      I3 => I3,
      I4 => rx_f,
      I5 => I4,
      O => \n_0_vcount[2]_i_1__0\
    );
\vcount[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^vcount\(0),
      I1 => \^vcount\(1),
      O => \n_0_vcount[2]_i_2__0\
    );
\vcount[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA0000FFFFFFFF"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => \^vcount\(2),
      I2 => \^vcount\(0),
      I3 => \^vcount\(1),
      I4 => \n_0_vcount[3]_i_2__0\,
      I5 => I12,
      O => \n_0_vcount[3]_i_1__0\
    );
\vcount[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => clr_vcnt,
      I1 => I3,
      O => \n_0_vcount[3]_i_2__0\
    );
\vcount[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00060006FFFF0006"
    )
    port map (
      I0 => \^vcount\(4),
      I1 => \n_0_vcount[4]_i_2__0\,
      I2 => clr_vcnt,
      I3 => I3,
      I4 => I4,
      I5 => I12,
      O => \n_0_vcount[4]_i_1__0\
    );
\vcount[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => \^vcount\(0),
      I2 => \^vcount\(1),
      I3 => \^vcount\(3),
      O => \n_0_vcount[4]_i_2__0\
    );
\vcount[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00060006FFFF0006"
    )
    port map (
      I0 => \^vcount\(5),
      I1 => \n_0_vcount[5]_i_2__0\,
      I2 => clr_vcnt,
      I3 => I3,
      I4 => I4,
      I5 => I12,
      O => \n_0_vcount[5]_i_1__0\
    );
\vcount[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => \^vcount\(1),
      I2 => \^vcount\(0),
      I3 => \^vcount\(2),
      I4 => \^vcount\(4),
      O => \n_0_vcount[5]_i_2__0\
    );
\vcount[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00100000"
    )
    port map (
      I0 => I3,
      I1 => clr_vcnt,
      I2 => \n_0_vcount[7]_i_2__0\,
      I3 => I20(0),
      I4 => I2,
      I5 => \^vcount\(6),
      O => \n_0_vcount[6]_i_1\
    );
\vcount[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AFFFF00800000"
    )
    port map (
      I0 => \n_0_vcount[3]_i_2__0\,
      I1 => \^vcount\(6),
      I2 => \n_0_vcount[7]_i_2__0\,
      I3 => I20(0),
      I4 => I2,
      I5 => \^vcount\(7),
      O => \n_0_vcount[7]_i_1\
    );
\vcount[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^vcount\(4),
      I1 => \^vcount\(2),
      I2 => \^vcount\(0),
      I3 => \^vcount\(1),
      I4 => \^vcount\(3),
      I5 => \^vcount\(5),
      O => \n_0_vcount[7]_i_2__0\
    );
\vcount[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^vcount\(9),
      O => \n_0_vcount[8]_i_12\
    );
\vcount[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \^vcount\(7),
      I1 => \^vcount\(8),
      I2 => \^vcount\(6),
      I3 => I4,
      O => \n_0_vcount[8]_i_13\
    );
\vcount[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4002"
    )
    port map (
      I0 => \^vcount\(3),
      I1 => I4,
      I2 => \^vcount\(4),
      I3 => \^vcount\(5),
      O => \n_0_vcount[8]_i_14\
    );
\vcount[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => \^vcount\(2),
      I1 => I4,
      I2 => \^vcount\(0),
      I3 => \^vcount\(1),
      O => \n_0_vcount[8]_i_15\
    );
\vcount[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF060006"
    )
    port map (
      I0 => \^vcount\(8),
      I1 => \n_0_vcount[8]_i_7\,
      I2 => clr_vcnt,
      I3 => I3,
      I4 => rx_f,
      O => \n_0_vcount[8]_i_3\
    );
\vcount[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => \^vcount\(6),
      I1 => \n_0_vcount[7]_i_2__0\,
      I2 => \^vcount\(7),
      O => \n_0_vcount[8]_i_7\
    );
\vcount[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AFFFF00800000"
    )
    port map (
      I0 => \n_0_vcount[3]_i_2__0\,
      I1 => \n_0_vcount[8]_i_7\,
      I2 => \^vcount\(8),
      I3 => I20(0),
      I4 => I2,
      I5 => \^vcount\(9),
      O => \n_0_vcount[9]_i_1\
    );
\vcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vcount[0]_i_1\,
      Q => \^vcount\(0),
      R => \<const0>\
    );
\vcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => I2,
      D => \n_0_vcount[1]_i_1__0\,
      Q => \^vcount\(1),
      R => I1
    );
\vcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => I2,
      D => \n_0_vcount[2]_i_1__0\,
      Q => \^vcount\(2),
      R => I1
    );
\vcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => I2,
      D => \n_0_vcount[3]_i_1__0\,
      Q => \^vcount\(3),
      R => I1
    );
\vcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => I2,
      D => \n_0_vcount[4]_i_1__0\,
      Q => \^vcount\(4),
      R => I1
    );
\vcount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => I2,
      D => \n_0_vcount[5]_i_1__0\,
      Q => \^vcount\(5),
      R => I1
    );
\vcount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vcount[6]_i_1\,
      Q => \^vcount\(6),
      R => \<const0>\
    );
\vcount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vcount[7]_i_1\,
      Q => \^vcount\(7),
      R => \<const0>\
    );
\vcount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => I2,
      D => \n_0_vcount[8]_i_3\,
      Q => \^vcount\(8),
      R => I1
    );
\vcount_reg[8]_i_8\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => clr_vcnt,
      CO(2) => \n_1_vcount_reg[8]_i_8\,
      CO(1) => \n_2_vcount_reg[8]_i_8\,
      CO(0) => \n_3_vcount_reg[8]_i_8\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_vcount_reg[8]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_vcount[8]_i_12\,
      S(2) => \n_0_vcount[8]_i_13\,
      S(1) => \n_0_vcount[8]_i_14\,
      S(0) => \n_0_vcount[8]_i_15\
    );
\vcount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vcount[9]_i_1\,
      Q => \^vcount\(9),
      R => \<const0>\
    );
\vid_out[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => \^v\,
      I1 => I7,
      I2 => I8,
      O => O3
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2 is
  port (
    O1 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    ds2b_crc_err : in STD_LOGIC;
    I21 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal c_calc_crc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \c_crc_err0__0\ : STD_LOGIC;
  signal \n_0_c_crc_err_i_4__0\ : STD_LOGIC;
  signal \n_0_c_crc_err_i_5__0\ : STD_LOGIC;
  signal \n_0_c_crc_err_i_6__0\ : STD_LOGIC;
  signal \n_0_c_crc_err_i_7__0\ : STD_LOGIC;
  signal \n_0_c_crc_err_i_8__0\ : STD_LOGIC;
  signal \n_0_c_crc_err_i_9__0\ : STD_LOGIC;
  signal \n_0_c_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2__1\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2__1\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_1__1\ : STD_LOGIC;
  signal \n_0_crc_reg[8]_i_2__1\ : STD_LOGIC;
  signal \n_0_crc_reg[9]_i_2__1\ : STD_LOGIC;
  signal \n_1_c_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_c_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_c_crc_err_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_c_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_c_crc_err_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_c_crc_err_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_c_crc_err_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1__1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \crc_reg[11]_i_2__1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2__1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \crc_reg[14]_i_1__1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \crc_reg[15]_i_1__1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \crc_reg[16]_i_1__1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_2__1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1__1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1__1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \crc_reg[3]_i_1__1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \crc_reg[8]_i_2__1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \crc_reg[9]_i_2__1\ : label is "soft_lutpair521";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\c_crc_err_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EAA"
    )
    port map (
      I0 => ds2b_crc_err,
      I1 => I21,
      I2 => \c_crc_err0__0\,
      I3 => E(0),
      O => O1
    );
\c_crc_err_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I15,
      I1 => c_calc_crc(15),
      I2 => I16,
      I3 => c_calc_crc(16),
      I4 => c_calc_crc(17),
      I5 => I17,
      O => \n_0_c_crc_err_i_4__0\
    );
\c_crc_err_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I18,
      I1 => c_calc_crc(12),
      I2 => I19,
      I3 => c_calc_crc(13),
      I4 => c_calc_crc(14),
      I5 => I20,
      O => \n_0_c_crc_err_i_5__0\
    );
\c_crc_err_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I3,
      I1 => c_calc_crc(9),
      I2 => I4,
      I3 => c_calc_crc(10),
      I4 => c_calc_crc(11),
      I5 => I5,
      O => \n_0_c_crc_err_i_6__0\
    );
\c_crc_err_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I6,
      I1 => c_calc_crc(8),
      I2 => I7,
      I3 => c_calc_crc(6),
      I4 => c_calc_crc(7),
      I5 => I8,
      O => \n_0_c_crc_err_i_7__0\
    );
\c_crc_err_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I9,
      I1 => c_calc_crc(3),
      I2 => I10,
      I3 => c_calc_crc(4),
      I4 => c_calc_crc(5),
      I5 => I11,
      O => \n_0_c_crc_err_i_8__0\
    );
\c_crc_err_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I12,
      I1 => c_calc_crc(0),
      I2 => I13,
      I3 => c_calc_crc(1),
      I4 => c_calc_crc(2),
      I5 => I14,
      O => \n_0_c_crc_err_i_9__0\
    );
\c_crc_err_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_c_crc_err_reg_i_3__0\,
      CO(3 downto 2) => \NLW_c_crc_err_reg_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \c_crc_err0__0\,
      CO(0) => \n_3_c_crc_err_reg_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_c_crc_err_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_c_crc_err_i_4__0\,
      S(0) => \n_0_c_crc_err_i_5__0\
    );
\c_crc_err_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_c_crc_err_reg_i_3__0\,
      CO(2) => \n_1_c_crc_err_reg_i_3__0\,
      CO(1) => \n_2_c_crc_err_reg_i_3__0\,
      CO(0) => \n_3_c_crc_err_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_c_crc_err_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_c_crc_err_i_6__0\,
      S(2) => \n_0_c_crc_err_i_7__0\,
      S(1) => \n_0_c_crc_err_i_8__0\,
      S(0) => \n_0_c_crc_err_i_9__0\
    );
\crc_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => c_calc_crc(10),
      I1 => I2,
      O => newcrc(0)
    );
\crc_reg[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(7),
      I1 => Q(7),
      I2 => \n_0_crc_reg[10]_i_2\,
      I3 => Q(6),
      I4 => I2,
      I5 => c_calc_crc(6),
      O => newcrc(10)
    );
\crc_reg[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(2),
      I1 => I2,
      I2 => c_calc_crc(2),
      O => \n_0_crc_reg[10]_i_2\
    );
\crc_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(8),
      I1 => Q(8),
      I2 => \n_0_crc_reg[11]_i_2__1\,
      I3 => Q(7),
      I4 => I2,
      I5 => c_calc_crc(7),
      O => newcrc(11)
    );
\crc_reg[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(3),
      I1 => I2,
      I2 => c_calc_crc(3),
      O => \n_0_crc_reg[11]_i_2__1\
    );
\crc_reg[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(9),
      I1 => Q(9),
      I2 => \n_0_crc_reg[12]_i_2__1\,
      I3 => Q(8),
      I4 => I2,
      I5 => c_calc_crc(8),
      O => newcrc(12)
    );
\crc_reg[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(4),
      I1 => I2,
      I2 => c_calc_crc(4),
      O => \n_0_crc_reg[12]_i_2__1\
    );
\crc_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3369CC96"
    )
    port map (
      I0 => c_calc_crc(9),
      I1 => Q(9),
      I2 => c_calc_crc(5),
      I3 => I2,
      I4 => Q(5),
      O => newcrc(13)
    );
\crc_reg[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(6),
      I1 => I2,
      I2 => c_calc_crc(6),
      O => newcrc(14)
    );
\crc_reg[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(7),
      I1 => I2,
      I2 => c_calc_crc(7),
      O => newcrc(15)
    );
\crc_reg[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(8),
      I1 => I2,
      I2 => c_calc_crc(8),
      O => newcrc(16)
    );
\crc_reg[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => E(0),
      I1 => I1,
      O => \n_0_crc_reg[17]_i_1__1\
    );
\crc_reg[17]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(9),
      I1 => I2,
      I2 => c_calc_crc(9),
      O => newcrc(17)
    );
\crc_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => c_calc_crc(11),
      I1 => I2,
      O => newcrc(1)
    );
\crc_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => c_calc_crc(12),
      I1 => I2,
      O => newcrc(2)
    );
\crc_reg[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C9C6"
    )
    port map (
      I0 => c_calc_crc(0),
      I1 => Q(0),
      I2 => I2,
      I3 => c_calc_crc(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => c_calc_crc(1),
      I1 => Q(1),
      I2 => c_calc_crc(14),
      I3 => I2,
      I4 => Q(0),
      I5 => c_calc_crc(0),
      O => newcrc(4)
    );
\crc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => c_calc_crc(2),
      I1 => Q(2),
      I2 => c_calc_crc(15),
      I3 => I2,
      I4 => Q(1),
      I5 => c_calc_crc(1),
      O => newcrc(5)
    );
\crc_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => c_calc_crc(3),
      I1 => Q(3),
      I2 => c_calc_crc(16),
      I3 => I2,
      I4 => Q(2),
      I5 => c_calc_crc(2),
      O => newcrc(6)
    );
\crc_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => c_calc_crc(4),
      I1 => Q(4),
      I2 => c_calc_crc(17),
      I3 => I2,
      I4 => Q(3),
      I5 => c_calc_crc(3),
      O => newcrc(7)
    );
\crc_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(5),
      I1 => Q(5),
      I2 => \n_0_crc_reg[8]_i_2__1\,
      I3 => Q(4),
      I4 => I2,
      I5 => c_calc_crc(4),
      O => newcrc(8)
    );
\crc_reg[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(0),
      I1 => I2,
      I2 => c_calc_crc(0),
      O => \n_0_crc_reg[8]_i_2__1\
    );
\crc_reg[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(6),
      I1 => Q(6),
      I2 => \n_0_crc_reg[9]_i_2__1\,
      I3 => Q(5),
      I4 => I2,
      I5 => c_calc_crc(5),
      O => newcrc(9)
    );
\crc_reg[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(1),
      I1 => I2,
      I2 => c_calc_crc(1),
      O => \n_0_crc_reg[9]_i_2__1\
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(0),
      Q => c_calc_crc(0),
      R => \<const0>\
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(10),
      Q => c_calc_crc(10),
      R => \<const0>\
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(11),
      Q => c_calc_crc(11),
      R => \<const0>\
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(12),
      Q => c_calc_crc(12),
      R => \<const0>\
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(13),
      Q => c_calc_crc(13),
      R => \<const0>\
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(14),
      Q => c_calc_crc(14),
      R => \<const0>\
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(15),
      Q => c_calc_crc(15),
      R => \<const0>\
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(16),
      Q => c_calc_crc(16),
      R => \<const0>\
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(17),
      Q => c_calc_crc(17),
      R => \<const0>\
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(1),
      Q => c_calc_crc(1),
      R => \<const0>\
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(2),
      Q => c_calc_crc(2),
      R => \<const0>\
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(3),
      Q => c_calc_crc(3),
      R => \<const0>\
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(4),
      Q => c_calc_crc(4),
      R => \<const0>\
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(5),
      Q => c_calc_crc(5),
      R => \<const0>\
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(6),
      Q => c_calc_crc(6),
      R => \<const0>\
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(7),
      Q => c_calc_crc(7),
      R => \<const0>\
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(8),
      Q => c_calc_crc(8),
      R => \<const0>\
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__1\,
      D => newcrc(9),
      Q => c_calc_crc(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_2 is
  port (
    O1 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    ds1b_crc_err : in STD_LOGIC;
    I22 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_2 : entity is "v_smpte_sdi_v3_0_hdsdi_crc2";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_2;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_2__6\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_1__2\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2__2\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2__2\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_1__2\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_1__2\ : STD_LOGIC;
  signal \n_0_crc_reg[5]_i_1__6\ : STD_LOGIC;
  signal \n_0_crc_reg[8]_i_1__6\ : STD_LOGIC;
  signal \n_0_crc_reg[8]_i_2__2\ : STD_LOGIC;
  signal \n_0_crc_reg[9]_i_2__2\ : STD_LOGIC;
  signal \n_0_y_crc_err_i_4__0\ : STD_LOGIC;
  signal \n_0_y_crc_err_i_5__0\ : STD_LOGIC;
  signal \n_0_y_crc_err_i_6__0\ : STD_LOGIC;
  signal \n_0_y_crc_err_i_7__0\ : STD_LOGIC;
  signal \n_0_y_crc_err_i_8__0\ : STD_LOGIC;
  signal \n_0_y_crc_err_i_9__0\ : STD_LOGIC;
  signal \n_0_y_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_y_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_y_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_y_crc_err_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_y_crc_err_reg_i_3__0\ : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal y_calc_crc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \y_crc_err0__0\ : STD_LOGIC;
  signal \NLW_y_crc_err_reg_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_crc_err_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_crc_err_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2__6\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \crc_reg[11]_i_2__2\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_1__2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \crc_reg[14]_i_1__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \crc_reg[15]_i_1__2\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \crc_reg[16]_i_1__2\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_2__2\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1__2\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1__2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \crc_reg[3]_i_1__2\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \crc_reg[8]_i_2__2\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \crc_reg[9]_i_2__2\ : label is "soft_lutpair527";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\crc_reg[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => y_calc_crc(10),
      I1 => I3,
      O => newcrc(0)
    );
\crc_reg[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369963CC39669"
    )
    port map (
      I0 => y_calc_crc(7),
      I1 => I2(7),
      I2 => \n_0_crc_reg[10]_i_2__6\,
      I3 => I2(6),
      I4 => I3,
      I5 => y_calc_crc(6),
      O => newcrc(10)
    );
\crc_reg[10]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
    port map (
      I0 => I2(2),
      I1 => I3,
      I2 => y_calc_crc(2),
      O => \n_0_crc_reg[10]_i_2__6\
    );
\crc_reg[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => y_calc_crc(8),
      I1 => I2(8),
      I2 => \n_0_crc_reg[11]_i_2__2\,
      I3 => I2(7),
      I4 => I3,
      I5 => y_calc_crc(7),
      O => \n_0_crc_reg[11]_i_1__2\
    );
\crc_reg[11]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(3),
      I1 => I3,
      I2 => y_calc_crc(3),
      O => \n_0_crc_reg[11]_i_2__2\
    );
\crc_reg[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => y_calc_crc(9),
      I1 => I2(9),
      I2 => \n_0_crc_reg[12]_i_2__2\,
      I3 => I2(8),
      I4 => I3,
      I5 => y_calc_crc(8),
      O => newcrc(12)
    );
\crc_reg[12]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(4),
      I1 => I3,
      I2 => y_calc_crc(4),
      O => \n_0_crc_reg[12]_i_2__2\
    );
\crc_reg[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3639C9C6"
    )
    port map (
      I0 => y_calc_crc(9),
      I1 => I2(9),
      I2 => I3,
      I3 => y_calc_crc(5),
      I4 => I2(5),
      O => \n_0_crc_reg[13]_i_1__2\
    );
\crc_reg[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(6),
      I1 => I3,
      I2 => y_calc_crc(6),
      O => newcrc(14)
    );
\crc_reg[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(7),
      I1 => I3,
      I2 => y_calc_crc(7),
      O => newcrc(15)
    );
\crc_reg[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => y_calc_crc(8),
      I1 => I3,
      I2 => I2(8),
      O => newcrc(16)
    );
\crc_reg[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => E(0),
      I1 => I1,
      O => \n_0_crc_reg[17]_i_1__2\
    );
\crc_reg[17]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(9),
      I1 => I3,
      I2 => y_calc_crc(9),
      O => newcrc(17)
    );
\crc_reg[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => y_calc_crc(11),
      I1 => I3,
      O => newcrc(1)
    );
\crc_reg[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => y_calc_crc(12),
      I1 => I3,
      O => newcrc(2)
    );
\crc_reg[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C9C6"
    )
    port map (
      I0 => y_calc_crc(0),
      I1 => I2(0),
      I2 => I3,
      I3 => y_calc_crc(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => y_calc_crc(1),
      I1 => I2(1),
      I2 => y_calc_crc(14),
      I3 => I3,
      I4 => I2(0),
      I5 => y_calc_crc(0),
      O => newcrc(4)
    );
\crc_reg[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => y_calc_crc(2),
      I1 => I2(2),
      I2 => y_calc_crc(15),
      I3 => I3,
      I4 => I2(1),
      I5 => y_calc_crc(1),
      O => \n_0_crc_reg[5]_i_1__6\
    );
\crc_reg[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3936C6C93639C9C6"
    )
    port map (
      I0 => y_calc_crc(3),
      I1 => I2(3),
      I2 => I3,
      I3 => y_calc_crc(16),
      I4 => I2(2),
      I5 => y_calc_crc(2),
      O => newcrc(6)
    );
\crc_reg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => y_calc_crc(4),
      I1 => I2(4),
      I2 => y_calc_crc(17),
      I3 => I3,
      I4 => I2(3),
      I5 => y_calc_crc(3),
      O => newcrc(7)
    );
\crc_reg[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => y_calc_crc(5),
      I1 => I2(5),
      I2 => \n_0_crc_reg[8]_i_2__2\,
      I3 => I2(4),
      I4 => I3,
      I5 => y_calc_crc(4),
      O => \n_0_crc_reg[8]_i_1__6\
    );
\crc_reg[8]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(0),
      I1 => I3,
      I2 => y_calc_crc(0),
      O => \n_0_crc_reg[8]_i_2__2\
    );
\crc_reg[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CC33C96696996"
    )
    port map (
      I0 => y_calc_crc(6),
      I1 => I2(6),
      I2 => \n_0_crc_reg[9]_i_2__2\,
      I3 => I2(5),
      I4 => y_calc_crc(5),
      I5 => I3,
      O => newcrc(9)
    );
\crc_reg[9]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(1),
      I1 => I3,
      I2 => y_calc_crc(1),
      O => \n_0_crc_reg[9]_i_2__2\
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(0),
      Q => y_calc_crc(0),
      R => \<const0>\
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(10),
      Q => y_calc_crc(10),
      R => \<const0>\
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => \n_0_crc_reg[11]_i_1__2\,
      Q => y_calc_crc(11),
      R => \<const0>\
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(12),
      Q => y_calc_crc(12),
      R => \<const0>\
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => \n_0_crc_reg[13]_i_1__2\,
      Q => y_calc_crc(13),
      R => \<const0>\
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(14),
      Q => y_calc_crc(14),
      R => \<const0>\
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(15),
      Q => y_calc_crc(15),
      R => \<const0>\
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(16),
      Q => y_calc_crc(16),
      R => \<const0>\
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(17),
      Q => y_calc_crc(17),
      R => \<const0>\
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(1),
      Q => y_calc_crc(1),
      R => \<const0>\
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(2),
      Q => y_calc_crc(2),
      R => \<const0>\
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(3),
      Q => y_calc_crc(3),
      R => \<const0>\
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(4),
      Q => y_calc_crc(4),
      R => \<const0>\
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => \n_0_crc_reg[5]_i_1__6\,
      Q => y_calc_crc(5),
      R => \<const0>\
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(6),
      Q => y_calc_crc(6),
      R => \<const0>\
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(7),
      Q => y_calc_crc(7),
      R => \<const0>\
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => \n_0_crc_reg[8]_i_1__6\,
      Q => y_calc_crc(8),
      R => \<const0>\
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__2\,
      D => newcrc(9),
      Q => y_calc_crc(9),
      R => \<const0>\
    );
\y_crc_err_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EAA"
    )
    port map (
      I0 => ds1b_crc_err,
      I1 => I22,
      I2 => \y_crc_err0__0\,
      I3 => E(0),
      O => O1
    );
\y_crc_err_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I16,
      I1 => y_calc_crc(16),
      I2 => I17,
      I3 => y_calc_crc(17),
      I4 => y_calc_crc(15),
      I5 => I18,
      O => \n_0_y_crc_err_i_4__0\
    );
\y_crc_err_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I19,
      I1 => y_calc_crc(13),
      I2 => I20,
      I3 => y_calc_crc(14),
      I4 => y_calc_crc(12),
      I5 => I21,
      O => \n_0_y_crc_err_i_5__0\
    );
\y_crc_err_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I4,
      I1 => y_calc_crc(9),
      I2 => I5,
      I3 => y_calc_crc(10),
      I4 => y_calc_crc(11),
      I5 => I6,
      O => \n_0_y_crc_err_i_6__0\
    );
\y_crc_err_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I7,
      I1 => y_calc_crc(7),
      I2 => I8,
      I3 => y_calc_crc(8),
      I4 => y_calc_crc(6),
      I5 => I9,
      O => \n_0_y_crc_err_i_7__0\
    );
\y_crc_err_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I10,
      I1 => y_calc_crc(3),
      I2 => I11,
      I3 => y_calc_crc(4),
      I4 => y_calc_crc(5),
      I5 => I12,
      O => \n_0_y_crc_err_i_8__0\
    );
\y_crc_err_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I13,
      I1 => y_calc_crc(1),
      I2 => I14,
      I3 => y_calc_crc(2),
      I4 => y_calc_crc(0),
      I5 => I15,
      O => \n_0_y_crc_err_i_9__0\
    );
\y_crc_err_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_y_crc_err_reg_i_3__0\,
      CO(3 downto 2) => \NLW_y_crc_err_reg_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_crc_err0__0\,
      CO(0) => \n_3_y_crc_err_reg_i_2__0\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_y_crc_err_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_y_crc_err_i_4__0\,
      S(0) => \n_0_y_crc_err_i_5__0\
    );
\y_crc_err_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_y_crc_err_reg_i_3__0\,
      CO(2) => \n_1_y_crc_err_reg_i_3__0\,
      CO(1) => \n_2_y_crc_err_reg_i_3__0\,
      CO(0) => \n_3_y_crc_err_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_y_crc_err_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_y_crc_err_i_6__0\,
      S(2) => \n_0_y_crc_err_i_7__0\,
      S(1) => \n_0_y_crc_err_i_8__0\,
      S(0) => \n_0_y_crc_err_i_9__0\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_3 is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    ds2a_crc_err : in STD_LOGIC;
    I21 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_3 : entity is "v_smpte_sdi_v3_0_hdsdi_crc2";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_3;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal c_calc_crc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \c_crc_err0__0\ : STD_LOGIC;
  signal n_0_c_crc_err_i_4 : STD_LOGIC;
  signal n_0_c_crc_err_i_5 : STD_LOGIC;
  signal n_0_c_crc_err_i_6 : STD_LOGIC;
  signal n_0_c_crc_err_i_7 : STD_LOGIC;
  signal n_0_c_crc_err_i_8 : STD_LOGIC;
  signal n_0_c_crc_err_i_9 : STD_LOGIC;
  signal n_0_c_crc_err_reg_i_3 : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_2__4\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_1\ : STD_LOGIC;
  signal \n_0_crc_reg[5]_i_1__4\ : STD_LOGIC;
  signal \n_0_crc_reg[8]_i_1__4\ : STD_LOGIC;
  signal \n_0_crc_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[9]_i_2\ : STD_LOGIC;
  signal n_1_c_crc_err_reg_i_3 : STD_LOGIC;
  signal n_2_c_crc_err_reg_i_3 : STD_LOGIC;
  signal n_3_c_crc_err_reg_i_2 : STD_LOGIC;
  signal n_3_c_crc_err_reg_i_3 : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_c_crc_err_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_c_crc_err_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_c_crc_err_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2__4\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \crc_reg[11]_i_2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_1__0\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \crc_reg[14]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \crc_reg[15]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \crc_reg[16]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \crc_reg[3]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \crc_reg[8]_i_2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \crc_reg[9]_i_2\ : label is "soft_lutpair496";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c_crc_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EAA"
    )
    port map (
      I0 => ds2a_crc_err,
      I1 => I21,
      I2 => \c_crc_err0__0\,
      I3 => E(0),
      O => O1
    );
c_crc_err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I15,
      I1 => c_calc_crc(15),
      I2 => I16,
      I3 => c_calc_crc(16),
      I4 => c_calc_crc(17),
      I5 => I17,
      O => n_0_c_crc_err_i_4
    );
c_crc_err_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I18,
      I1 => c_calc_crc(12),
      I2 => I19,
      I3 => c_calc_crc(13),
      I4 => c_calc_crc(14),
      I5 => I20,
      O => n_0_c_crc_err_i_5
    );
c_crc_err_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I3,
      I1 => c_calc_crc(9),
      I2 => I4,
      I3 => c_calc_crc(10),
      I4 => c_calc_crc(11),
      I5 => I5,
      O => n_0_c_crc_err_i_6
    );
c_crc_err_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I6,
      I1 => c_calc_crc(6),
      I2 => I7,
      I3 => c_calc_crc(7),
      I4 => c_calc_crc(8),
      I5 => I8,
      O => n_0_c_crc_err_i_7
    );
c_crc_err_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I9,
      I1 => c_calc_crc(3),
      I2 => I10,
      I3 => c_calc_crc(4),
      I4 => c_calc_crc(5),
      I5 => I11,
      O => n_0_c_crc_err_i_8
    );
c_crc_err_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I12,
      I1 => c_calc_crc(1),
      I2 => I13,
      I3 => c_calc_crc(2),
      I4 => c_calc_crc(0),
      I5 => I14,
      O => n_0_c_crc_err_i_9
    );
c_crc_err_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_c_crc_err_reg_i_3,
      CO(3 downto 2) => NLW_c_crc_err_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => \c_crc_err0__0\,
      CO(0) => n_3_c_crc_err_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_c_crc_err_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => n_0_c_crc_err_i_4,
      S(0) => n_0_c_crc_err_i_5
    );
c_crc_err_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_c_crc_err_reg_i_3,
      CO(2) => n_1_c_crc_err_reg_i_3,
      CO(1) => n_2_c_crc_err_reg_i_3,
      CO(0) => n_3_c_crc_err_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_c_crc_err_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_c_crc_err_i_6,
      S(2) => n_0_c_crc_err_i_7,
      S(1) => n_0_c_crc_err_i_8,
      S(0) => n_0_c_crc_err_i_9
    );
\crc_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => c_calc_crc(10),
      I1 => I2,
      O => newcrc(0)
    );
\crc_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369963CC39669"
    )
    port map (
      I0 => c_calc_crc(7),
      I1 => Q(7),
      I2 => \n_0_crc_reg[10]_i_2__4\,
      I3 => Q(6),
      I4 => I2,
      I5 => c_calc_crc(6),
      O => newcrc(10)
    );
\crc_reg[10]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
    port map (
      I0 => Q(2),
      I1 => I2,
      I2 => c_calc_crc(2),
      O => \n_0_crc_reg[10]_i_2__4\
    );
\crc_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(8),
      I1 => Q(8),
      I2 => \n_0_crc_reg[11]_i_2\,
      I3 => Q(7),
      I4 => I2,
      I5 => c_calc_crc(7),
      O => \n_0_crc_reg[11]_i_1__0\
    );
\crc_reg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(3),
      I1 => I2,
      I2 => c_calc_crc(3),
      O => \n_0_crc_reg[11]_i_2\
    );
\crc_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(9),
      I1 => Q(9),
      I2 => \n_0_crc_reg[12]_i_2\,
      I3 => Q(8),
      I4 => I2,
      I5 => c_calc_crc(8),
      O => newcrc(12)
    );
\crc_reg[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(4),
      I1 => I2,
      I2 => c_calc_crc(4),
      O => \n_0_crc_reg[12]_i_2\
    );
\crc_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3639C9C6"
    )
    port map (
      I0 => c_calc_crc(9),
      I1 => Q(9),
      I2 => I2,
      I3 => c_calc_crc(5),
      I4 => Q(5),
      O => \n_0_crc_reg[13]_i_1__0\
    );
\crc_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(6),
      I1 => I2,
      I2 => c_calc_crc(6),
      O => newcrc(14)
    );
\crc_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(7),
      I1 => I2,
      I2 => c_calc_crc(7),
      O => newcrc(15)
    );
\crc_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => c_calc_crc(8),
      I1 => I2,
      I2 => Q(8),
      O => newcrc(16)
    );
\crc_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1,
      I1 => E(0),
      O => \n_0_crc_reg[17]_i_1\
    );
\crc_reg[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(9),
      I1 => I2,
      I2 => c_calc_crc(9),
      O => newcrc(17)
    );
\crc_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => c_calc_crc(11),
      I1 => I2,
      O => newcrc(1)
    );
\crc_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => c_calc_crc(12),
      I1 => I2,
      O => newcrc(2)
    );
\crc_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C9C6"
    )
    port map (
      I0 => c_calc_crc(0),
      I1 => Q(0),
      I2 => I2,
      I3 => c_calc_crc(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => c_calc_crc(1),
      I1 => Q(1),
      I2 => c_calc_crc(14),
      I3 => I2,
      I4 => Q(0),
      I5 => c_calc_crc(0),
      O => newcrc(4)
    );
\crc_reg[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => c_calc_crc(2),
      I1 => Q(2),
      I2 => c_calc_crc(15),
      I3 => I2,
      I4 => Q(1),
      I5 => c_calc_crc(1),
      O => \n_0_crc_reg[5]_i_1__4\
    );
\crc_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3936C6C93639C9C6"
    )
    port map (
      I0 => c_calc_crc(3),
      I1 => Q(3),
      I2 => I2,
      I3 => c_calc_crc(16),
      I4 => Q(2),
      I5 => c_calc_crc(2),
      O => newcrc(6)
    );
\crc_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => c_calc_crc(4),
      I1 => Q(4),
      I2 => c_calc_crc(17),
      I3 => I2,
      I4 => Q(3),
      I5 => c_calc_crc(3),
      O => newcrc(7)
    );
\crc_reg[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => c_calc_crc(5),
      I1 => Q(5),
      I2 => \n_0_crc_reg[8]_i_2\,
      I3 => Q(4),
      I4 => I2,
      I5 => c_calc_crc(4),
      O => \n_0_crc_reg[8]_i_1__4\
    );
\crc_reg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(0),
      I1 => I2,
      I2 => c_calc_crc(0),
      O => \n_0_crc_reg[8]_i_2\
    );
\crc_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CC33C96696996"
    )
    port map (
      I0 => c_calc_crc(6),
      I1 => Q(6),
      I2 => \n_0_crc_reg[9]_i_2\,
      I3 => Q(5),
      I4 => c_calc_crc(5),
      I5 => I2,
      O => newcrc(9)
    );
\crc_reg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => Q(1),
      I1 => I2,
      I2 => c_calc_crc(1),
      O => \n_0_crc_reg[9]_i_2\
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(0),
      Q => c_calc_crc(0),
      R => \<const0>\
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(10),
      Q => c_calc_crc(10),
      R => \<const0>\
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => \n_0_crc_reg[11]_i_1__0\,
      Q => c_calc_crc(11),
      R => \<const0>\
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(12),
      Q => c_calc_crc(12),
      R => \<const0>\
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => \n_0_crc_reg[13]_i_1__0\,
      Q => c_calc_crc(13),
      R => \<const0>\
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(14),
      Q => c_calc_crc(14),
      R => \<const0>\
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(15),
      Q => c_calc_crc(15),
      R => \<const0>\
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(16),
      Q => c_calc_crc(16),
      R => \<const0>\
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(17),
      Q => c_calc_crc(17),
      R => \<const0>\
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(1),
      Q => c_calc_crc(1),
      R => \<const0>\
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(2),
      Q => c_calc_crc(2),
      R => \<const0>\
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(3),
      Q => c_calc_crc(3),
      R => \<const0>\
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(4),
      Q => c_calc_crc(4),
      R => \<const0>\
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => \n_0_crc_reg[5]_i_1__4\,
      Q => c_calc_crc(5),
      R => \<const0>\
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(6),
      Q => c_calc_crc(6),
      R => \<const0>\
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(7),
      Q => c_calc_crc(7),
      R => \<const0>\
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => \n_0_crc_reg[8]_i_1__4\,
      Q => c_calc_crc(8),
      R => \<const0>\
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1\,
      D => newcrc(9),
      Q => c_calc_crc(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_4 is
  port (
    O1 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    ds1a_crc_err : in STD_LOGIC;
    I22 : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_4 : entity is "v_smpte_sdi_v3_0_hdsdi_crc2";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_4;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_2__5\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_1__1\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2__0\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2__0\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_1__1\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_crc_reg[5]_i_1__5\ : STD_LOGIC;
  signal \n_0_crc_reg[8]_i_1__5\ : STD_LOGIC;
  signal \n_0_crc_reg[8]_i_2__0\ : STD_LOGIC;
  signal \n_0_crc_reg[9]_i_2__0\ : STD_LOGIC;
  signal n_0_y_crc_err_i_4 : STD_LOGIC;
  signal n_0_y_crc_err_i_5 : STD_LOGIC;
  signal n_0_y_crc_err_i_6 : STD_LOGIC;
  signal n_0_y_crc_err_i_7 : STD_LOGIC;
  signal n_0_y_crc_err_i_8 : STD_LOGIC;
  signal n_0_y_crc_err_i_9 : STD_LOGIC;
  signal n_0_y_crc_err_reg_i_3 : STD_LOGIC;
  signal n_1_y_crc_err_reg_i_3 : STD_LOGIC;
  signal n_2_y_crc_err_reg_i_3 : STD_LOGIC;
  signal n_3_y_crc_err_reg_i_2 : STD_LOGIC;
  signal n_3_y_crc_err_reg_i_3 : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal y_calc_crc : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \y_crc_err0__0\ : STD_LOGIC;
  signal NLW_y_crc_err_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_y_crc_err_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_y_crc_err_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2__5\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \crc_reg[11]_i_2__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_1__1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \crc_reg[14]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \crc_reg[15]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \crc_reg[16]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_2__0\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \crc_reg[3]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \crc_reg[8]_i_2__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \crc_reg[9]_i_2__0\ : label is "soft_lutpair503";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\crc_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => y_calc_crc(10),
      I1 => I3,
      O => newcrc(0)
    );
\crc_reg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC369963CC39669"
    )
    port map (
      I0 => y_calc_crc(7),
      I1 => I2(7),
      I2 => \n_0_crc_reg[10]_i_2__5\,
      I3 => I2(6),
      I4 => I3,
      I5 => y_calc_crc(6),
      O => newcrc(10)
    );
\crc_reg[10]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
    port map (
      I0 => I2(2),
      I1 => I3,
      I2 => y_calc_crc(2),
      O => \n_0_crc_reg[10]_i_2__5\
    );
\crc_reg[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => y_calc_crc(8),
      I1 => I2(8),
      I2 => \n_0_crc_reg[11]_i_2__0\,
      I3 => I2(7),
      I4 => I3,
      I5 => y_calc_crc(7),
      O => \n_0_crc_reg[11]_i_1__1\
    );
\crc_reg[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(3),
      I1 => I3,
      I2 => y_calc_crc(3),
      O => \n_0_crc_reg[11]_i_2__0\
    );
\crc_reg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => y_calc_crc(9),
      I1 => I2(9),
      I2 => \n_0_crc_reg[12]_i_2__0\,
      I3 => I2(8),
      I4 => I3,
      I5 => y_calc_crc(8),
      O => newcrc(12)
    );
\crc_reg[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(4),
      I1 => I3,
      I2 => y_calc_crc(4),
      O => \n_0_crc_reg[12]_i_2__0\
    );
\crc_reg[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3369CC96"
    )
    port map (
      I0 => y_calc_crc(9),
      I1 => I2(9),
      I2 => y_calc_crc(5),
      I3 => I3,
      I4 => I2(5),
      O => \n_0_crc_reg[13]_i_1__1\
    );
\crc_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(6),
      I1 => I3,
      I2 => y_calc_crc(6),
      O => newcrc(14)
    );
\crc_reg[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(7),
      I1 => I3,
      I2 => y_calc_crc(7),
      O => newcrc(15)
    );
\crc_reg[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
    port map (
      I0 => y_calc_crc(8),
      I1 => I3,
      I2 => I2(8),
      O => newcrc(16)
    );
\crc_reg[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1,
      I1 => E(0),
      O => \n_0_crc_reg[17]_i_1__0\
    );
\crc_reg[17]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(9),
      I1 => I3,
      I2 => y_calc_crc(9),
      O => newcrc(17)
    );
\crc_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => y_calc_crc(11),
      I1 => I3,
      O => newcrc(1)
    );
\crc_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => y_calc_crc(12),
      I1 => I3,
      O => newcrc(2)
    );
\crc_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C9C6"
    )
    port map (
      I0 => y_calc_crc(0),
      I1 => I2(0),
      I2 => I3,
      I3 => y_calc_crc(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => y_calc_crc(1),
      I1 => I2(1),
      I2 => y_calc_crc(14),
      I3 => I3,
      I4 => I2(0),
      I5 => y_calc_crc(0),
      O => newcrc(4)
    );
\crc_reg[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => y_calc_crc(2),
      I1 => I2(2),
      I2 => y_calc_crc(15),
      I3 => I3,
      I4 => I2(1),
      I5 => y_calc_crc(1),
      O => \n_0_crc_reg[5]_i_1__5\
    );
\crc_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3936C6C93639C9C6"
    )
    port map (
      I0 => y_calc_crc(3),
      I1 => I2(3),
      I2 => I3,
      I3 => y_calc_crc(16),
      I4 => I2(2),
      I5 => y_calc_crc(2),
      O => newcrc(6)
    );
\crc_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3396CC693369CC96"
    )
    port map (
      I0 => y_calc_crc(4),
      I1 => I2(4),
      I2 => y_calc_crc(17),
      I3 => I3,
      I4 => I2(3),
      I5 => y_calc_crc(3),
      O => newcrc(7)
    );
\crc_reg[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => y_calc_crc(5),
      I1 => I2(5),
      I2 => \n_0_crc_reg[8]_i_2__0\,
      I3 => I2(4),
      I4 => I3,
      I5 => y_calc_crc(4),
      O => \n_0_crc_reg[8]_i_1__5\
    );
\crc_reg[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(0),
      I1 => I3,
      I2 => y_calc_crc(0),
      O => \n_0_crc_reg[8]_i_2__0\
    );
\crc_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C9669C33C6996"
    )
    port map (
      I0 => y_calc_crc(6),
      I1 => I2(6),
      I2 => \n_0_crc_reg[9]_i_2__0\,
      I3 => I2(5),
      I4 => I3,
      I5 => y_calc_crc(5),
      O => newcrc(9)
    );
\crc_reg[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => I2(1),
      I1 => I3,
      I2 => y_calc_crc(1),
      O => \n_0_crc_reg[9]_i_2__0\
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(0),
      Q => y_calc_crc(0),
      R => \<const0>\
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(10),
      Q => y_calc_crc(10),
      R => \<const0>\
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => \n_0_crc_reg[11]_i_1__1\,
      Q => y_calc_crc(11),
      R => \<const0>\
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(12),
      Q => y_calc_crc(12),
      R => \<const0>\
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => \n_0_crc_reg[13]_i_1__1\,
      Q => y_calc_crc(13),
      R => \<const0>\
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(14),
      Q => y_calc_crc(14),
      R => \<const0>\
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(15),
      Q => y_calc_crc(15),
      R => \<const0>\
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(16),
      Q => y_calc_crc(16),
      R => \<const0>\
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(17),
      Q => y_calc_crc(17),
      R => \<const0>\
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(1),
      Q => y_calc_crc(1),
      R => \<const0>\
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(2),
      Q => y_calc_crc(2),
      R => \<const0>\
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(3),
      Q => y_calc_crc(3),
      R => \<const0>\
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(4),
      Q => y_calc_crc(4),
      R => \<const0>\
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => \n_0_crc_reg[5]_i_1__5\,
      Q => y_calc_crc(5),
      R => \<const0>\
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(6),
      Q => y_calc_crc(6),
      R => \<const0>\
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(7),
      Q => y_calc_crc(7),
      R => \<const0>\
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => \n_0_crc_reg[8]_i_1__5\,
      Q => y_calc_crc(8),
      R => \<const0>\
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_crc_reg[17]_i_1__0\,
      D => newcrc(9),
      Q => y_calc_crc(9),
      R => \<const0>\
    );
y_crc_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EAA"
    )
    port map (
      I0 => ds1a_crc_err,
      I1 => I22,
      I2 => \y_crc_err0__0\,
      I3 => E(0),
      O => O1
    );
y_crc_err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I16,
      I1 => y_calc_crc(17),
      I2 => I17,
      I3 => y_calc_crc(15),
      I4 => y_calc_crc(16),
      I5 => I18,
      O => n_0_y_crc_err_i_4
    );
y_crc_err_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I19,
      I1 => y_calc_crc(13),
      I2 => I20,
      I3 => y_calc_crc(14),
      I4 => y_calc_crc(12),
      I5 => I21,
      O => n_0_y_crc_err_i_5
    );
y_crc_err_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I4,
      I1 => y_calc_crc(11),
      I2 => I5,
      I3 => y_calc_crc(9),
      I4 => y_calc_crc(10),
      I5 => I6,
      O => n_0_y_crc_err_i_6
    );
y_crc_err_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I7,
      I1 => y_calc_crc(6),
      I2 => I8,
      I3 => y_calc_crc(7),
      I4 => y_calc_crc(8),
      I5 => I9,
      O => n_0_y_crc_err_i_7
    );
y_crc_err_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I10,
      I1 => y_calc_crc(4),
      I2 => I11,
      I3 => y_calc_crc(5),
      I4 => y_calc_crc(3),
      I5 => I12,
      O => n_0_y_crc_err_i_8
    );
y_crc_err_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => I13,
      I1 => y_calc_crc(0),
      I2 => I14,
      I3 => y_calc_crc(1),
      I4 => y_calc_crc(2),
      I5 => I15,
      O => n_0_y_crc_err_i_9
    );
y_crc_err_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => n_0_y_crc_err_reg_i_3,
      CO(3 downto 2) => NLW_y_crc_err_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => \y_crc_err0__0\,
      CO(0) => n_3_y_crc_err_reg_i_2,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_y_crc_err_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => n_0_y_crc_err_i_4,
      S(0) => n_0_y_crc_err_i_5
    );
y_crc_err_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => n_0_y_crc_err_reg_i_3,
      CO(2) => n_1_y_crc_err_reg_i_3,
      CO(1) => n_2_y_crc_err_reg_i_3,
      CO(0) => n_3_y_crc_err_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_y_crc_err_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_y_crc_err_i_6,
      S(2) => n_0_y_crc_err_i_7,
      S(1) => n_0_y_crc_err_i_8,
      S(0) => n_0_y_crc_err_i_9
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    tx_din_rdy : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    ins_crc_reg : in STD_LOGIC;
    I14 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ins_ln_reg : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC;
    I21 : in STD_LOGIC;
    I22 : in STD_LOGIC;
    I23 : in STD_LOGIC;
    I24 : in STD_LOGIC;
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC;
    I28 : in STD_LOGIC;
    I29 : in STD_LOGIC;
    I30 : in STD_LOGIC;
    I31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_6 : entity is "v_smpte_sdi_v3_0_hdsdi_crc2";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_6;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_6 is
  signal \^o3\ : STD_LOGIC;
  signal crc_ds1b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \n_0_c_in_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[5]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_1__6\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_2__1\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2__4\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_1__6\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2__4\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_3__0\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_1__4\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_3__0\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_4\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_2__5\ : STD_LOGIC;
  signal \n_0_crc_reg[4]_i_2__0\ : STD_LOGIC;
  signal \n_0_crc_reg[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_crc_reg[7]_i_1__6\ : STD_LOGIC;
  signal \n_0_crc_reg[7]_i_2__0\ : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1__5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_3__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1__5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1__5\ : label is "soft_lutpair1";
begin
  O3 <= \^o3\;
\c_in_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[0]_i_2\,
      I1 => tx_din_rdy,
      I2 => I23,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I24,
      O => D(0)
    );
\c_in_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds1b(0),
      I1 => I27,
      I2 => crc_ds1b(9),
      I3 => I28,
      I4 => I17(0),
      I5 => I16,
      O => \n_0_c_in_reg[0]_i_2\
    );
\c_in_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[1]_i_2\,
      I1 => tx_din_rdy,
      I2 => I25,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I26,
      O => D(1)
    );
\c_in_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds1b(1),
      I1 => I27,
      I2 => crc_ds1b(10),
      I3 => I28,
      I4 => I17(1),
      I5 => I16,
      O => \n_0_c_in_reg[1]_i_2\
    );
\c_in_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[2]_i_2\,
      I1 => tx_din_rdy,
      I2 => I2,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I3,
      O => D(2)
    );
\c_in_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80BF80B380BF"
    )
    port map (
      I0 => crc_ds1b(2),
      I1 => ins_crc_reg,
      I2 => I14(2),
      I3 => \n_0_crc_reg[6]_i_2__0\,
      I4 => I14(3),
      I5 => crc_ds1b(11),
      O => \n_0_c_in_reg[2]_i_2\
    );
\c_in_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[3]_i_2\,
      I1 => tx_din_rdy,
      I2 => I4,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I5,
      O => D(3)
    );
\c_in_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80BF80B380BF"
    )
    port map (
      I0 => crc_ds1b(3),
      I1 => ins_crc_reg,
      I2 => I14(2),
      I3 => \n_0_crc_reg[11]_i_2__4\,
      I4 => I14(3),
      I5 => crc_ds1b(12),
      O => \n_0_c_in_reg[3]_i_2\
    );
\c_in_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[4]_i_2\,
      I1 => tx_din_rdy,
      I2 => I6,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I7,
      O => D(4)
    );
\c_in_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds1b(4),
      I1 => ins_crc_reg,
      I2 => I14(2),
      I3 => crc_ds1b(13),
      I4 => I14(3),
      I5 => \n_0_crc_reg[7]_i_2__0\,
      O => \n_0_c_in_reg[4]_i_2\
    );
\c_in_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[5]_i_2\,
      I1 => tx_din_rdy,
      I2 => I8,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I9,
      O => D(5)
    );
\c_in_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808080BFB3BFBF"
    )
    port map (
      I0 => crc_ds1b(5),
      I1 => ins_crc_reg,
      I2 => I14(2),
      I3 => crc_ds1b(14),
      I4 => I14(3),
      I5 => \n_0_crc_reg[13]_i_4\,
      O => \n_0_c_in_reg[5]_i_2\
    );
\c_in_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[6]_i_2\,
      I1 => tx_din_rdy,
      I2 => I10,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I11,
      O => D(6)
    );
\c_in_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds1b(6),
      I1 => ins_crc_reg,
      I2 => I14(2),
      I3 => crc_ds1b(15),
      I4 => I14(3),
      I5 => I19,
      O => \n_0_c_in_reg[6]_i_2\
    );
\c_in_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => \n_0_c_in_reg[7]_i_2\,
      I1 => tx_din_rdy,
      I2 => I12,
      I3 => Q(1),
      I4 => Q(0),
      I5 => I13,
      O => D(7)
    );
\c_in_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds1b(7),
      I1 => ins_crc_reg,
      I2 => I14(2),
      I3 => crc_ds1b(16),
      I4 => I14(3),
      I5 => I22,
      O => \n_0_c_in_reg[7]_i_2\
    );
\c_in_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222220AAA0A00"
    )
    port map (
      I0 => tx_din_rdy,
      I1 => crc_ds1b(8),
      I2 => crc_ds1b(17),
      I3 => I28,
      I4 => I29,
      I5 => I27,
      O => O1
    );
\c_in_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0074007400"
    )
    port map (
      I0 => crc_ds1b(17),
      I1 => I28,
      I2 => I30,
      I3 => tx_din_rdy,
      I4 => crc_ds1b(8),
      I5 => I27,
      O => O2
    );
\crc_reg[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds1b(10),
      I1 => I15,
      O => newcrc(0)
    );
\crc_reg[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__1\,
      I1 => newcrc(14),
      I2 => newcrc(15),
      O => \n_0_crc_reg[10]_i_1__6\
    );
\crc_reg[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(2),
      I2 => \n_0_crc_reg[6]_i_2__0\,
      O => \n_0_crc_reg[10]_i_2__1\
    );
\crc_reg[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(3),
      I2 => \n_0_crc_reg[11]_i_2__4\,
      I3 => newcrc(15),
      I4 => \n_0_crc_reg[12]_i_3__0\,
      O => newcrc(11)
    );
\crc_reg[11]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I18(1),
      I1 => ins_ln_reg,
      I2 => I14(0),
      I3 => I18(8),
      I4 => I14(1),
      I5 => I17(3),
      O => \n_0_crc_reg[11]_i_2__4\
    );
\crc_reg[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_crc_reg[12]_i_2__4\,
      I1 => \n_0_crc_reg[12]_i_3__0\,
      I2 => newcrc(17),
      O => \n_0_crc_reg[12]_i_1__6\
    );
\crc_reg[12]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(4),
      I2 => \n_0_crc_reg[7]_i_2__0\,
      O => \n_0_crc_reg[12]_i_2__4\
    );
\crc_reg[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BB4BBBBBBB4B"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(8),
      I2 => I17(8),
      I3 => I20,
      I4 => I21,
      I5 => I18(6),
      O => \n_0_crc_reg[12]_i_3__0\
    );
\crc_reg[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A857A85757A857"
    )
    port map (
      I0 => \^o3\,
      I1 => I16,
      I2 => I17(9),
      I3 => crc_ds1b(9),
      I4 => I15,
      I5 => \n_0_crc_reg[13]_i_3__0\,
      O => \n_0_crc_reg[13]_i_1__4\
    );
\crc_reg[13]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => I18(6),
      I1 => I14(0),
      I2 => ins_ln_reg,
      O => \^o3\
    );
\crc_reg[13]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(5),
      I2 => \n_0_crc_reg[13]_i_4\,
      O => \n_0_crc_reg[13]_i_3__0\
    );
\crc_reg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I18(3),
      I1 => ins_ln_reg,
      I2 => I14(0),
      I3 => I18(10),
      I4 => I14(1),
      I5 => I17(5),
      O => \n_0_crc_reg[13]_i_4\
    );
\crc_reg[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB4B4444444B44"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(6),
      I2 => I20,
      I3 => I17(6),
      I4 => I21,
      I5 => I18(4),
      O => newcrc(14)
    );
\crc_reg[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB4B4444444B44"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(7),
      I2 => I20,
      I3 => I17(7),
      I4 => I21,
      I5 => I18(5),
      O => newcrc(15)
    );
\crc_reg[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8874778B88"
    )
    port map (
      I0 => I18(6),
      I1 => I21,
      I2 => I20,
      I3 => I17(8),
      I4 => crc_ds1b(8),
      I5 => I15,
      O => newcrc(16)
    );
\crc_reg[17]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I1,
      I1 => tx_din_rdy,
      I2 => tx_ce(0),
      O => \n_0_crc_reg[17]_i_2__5\
    );
\crc_reg[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBB4BBBBBBB4"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(9),
      I2 => I17(9),
      I3 => I20,
      I4 => I21,
      I5 => I18(6),
      O => newcrc(17)
    );
\crc_reg[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds1b(11),
      I1 => I15,
      O => newcrc(1)
    );
\crc_reg[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds1b(12),
      I1 => I15,
      O => newcrc(2)
    );
\crc_reg[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222D22D2"
    )
    port map (
      I0 => I17(0),
      I1 => I16,
      I2 => crc_ds1b(0),
      I3 => I15,
      I4 => crc_ds1b(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD22D22222DD2"
    )
    port map (
      I0 => I17(1),
      I1 => I16,
      I2 => crc_ds1b(1),
      I3 => crc_ds1b(14),
      I4 => I15,
      I5 => \n_0_crc_reg[4]_i_2__0\,
      O => newcrc(4)
    );
\crc_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BB4BBB44444444"
    )
    port map (
      I0 => I15,
      I1 => crc_ds1b(0),
      I2 => I14(0),
      I3 => ins_ln_reg,
      I4 => I14(1),
      I5 => I17(0),
      O => \n_0_crc_reg[4]_i_2__0\
    );
\crc_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5665A99A56655665"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__1\,
      I1 => I15,
      I2 => crc_ds1b(15),
      I3 => crc_ds1b(1),
      I4 => I16,
      I5 => I17(1),
      O => newcrc(5)
    );
\crc_reg[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55965569AA69AA96"
    )
    port map (
      I0 => \n_0_crc_reg[11]_i_2__4\,
      I1 => crc_ds1b(3),
      I2 => crc_ds1b(16),
      I3 => I15,
      I4 => crc_ds1b(2),
      I5 => \n_0_crc_reg[6]_i_2__0\,
      O => newcrc(6)
    );
\crc_reg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I18(0),
      I1 => ins_ln_reg,
      I2 => I14(0),
      I3 => I18(7),
      I4 => I14(1),
      I5 => I17(2),
      O => \n_0_crc_reg[6]_i_2__0\
    );
\crc_reg[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA69AA9655965569"
    )
    port map (
      I0 => \n_0_crc_reg[7]_i_2__0\,
      I1 => crc_ds1b(4),
      I2 => crc_ds1b(17),
      I3 => I15,
      I4 => crc_ds1b(3),
      I5 => \n_0_crc_reg[11]_i_2__4\,
      O => \n_0_crc_reg[7]_i_1__6\
    );
\crc_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => I18(2),
      I1 => ins_ln_reg,
      I2 => I14(0),
      I3 => I18(9),
      I4 => I14(1),
      I5 => I17(4),
      O => \n_0_crc_reg[7]_i_2__0\
    );
\crc_reg[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD2D22D222D2DD2D"
    )
    port map (
      I0 => I17(0),
      I1 => I16,
      I2 => crc_ds1b(0),
      I3 => I15,
      I4 => \n_0_crc_reg[12]_i_2__4\,
      I5 => \n_0_crc_reg[13]_i_3__0\,
      O => newcrc(8)
    );
\crc_reg[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A9A659A6565"
    )
    port map (
      I0 => \n_0_crc_reg[13]_i_3__0\,
      I1 => I15,
      I2 => crc_ds1b(1),
      I3 => I16,
      I4 => I17(1),
      I5 => newcrc(14),
      O => newcrc(9)
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(0),
      Q => crc_ds1b(0),
      R => I31(0)
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => \n_0_crc_reg[10]_i_1__6\,
      Q => crc_ds1b(10),
      R => I31(0)
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(11),
      Q => crc_ds1b(11),
      R => I31(0)
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => \n_0_crc_reg[12]_i_1__6\,
      Q => crc_ds1b(12),
      R => I31(0)
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => \n_0_crc_reg[13]_i_1__4\,
      Q => crc_ds1b(13),
      R => I31(0)
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(14),
      Q => crc_ds1b(14),
      R => I31(0)
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(15),
      Q => crc_ds1b(15),
      R => I31(0)
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(16),
      Q => crc_ds1b(16),
      R => I31(0)
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(17),
      Q => crc_ds1b(17),
      R => I31(0)
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(1),
      Q => crc_ds1b(1),
      R => I31(0)
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(2),
      Q => crc_ds1b(2),
      R => I31(0)
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(3),
      Q => crc_ds1b(3),
      R => I31(0)
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(4),
      Q => crc_ds1b(4),
      R => I31(0)
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(5),
      Q => crc_ds1b(5),
      R => I31(0)
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(6),
      Q => crc_ds1b(6),
      R => I31(0)
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => \n_0_crc_reg[7]_i_1__6\,
      Q => crc_ds1b(7),
      R => I31(0)
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(8),
      Q => crc_ds1b(8),
      R => I31(0)
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__5\,
      D => newcrc(9),
      Q => crc_ds1b(9),
      R => I31(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_7 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    tx_din_rdy : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    ins_crc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ins_ln_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_7 : entity is "v_smpte_sdi_v3_0_hdsdi_crc2";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_7;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_7 is
  signal crc_ds2a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \n_0_crc_reg[10]_i_2__2\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2__5\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2__5\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_3__1\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_1__5\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_2__0\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_3__1\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_2__4\ : STD_LOGIC;
  signal \n_0_crc_reg[4]_i_2__1\ : STD_LOGIC;
  signal \n_0_crc_reg[6]_i_2__1\ : STD_LOGIC;
  signal \n_0_crc_reg[7]_i_2__1\ : STD_LOGIC;
  signal \n_0_crc_reg[9]_i_1__6\ : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2__5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1__4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1__4\ : label is "soft_lutpair4";
begin
\c_in_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds2a(0),
      I1 => I6,
      I2 => crc_ds2a(9),
      I3 => I7,
      I4 => I4(0),
      I5 => I3,
      O => O5
    );
\c_in_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds2a(1),
      I1 => I6,
      I2 => crc_ds2a(10),
      I3 => I7,
      I4 => I4(1),
      I5 => I3,
      O => O6
    );
\c_in_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80B380BF80BF"
    )
    port map (
      I0 => crc_ds2a(2),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => \n_0_crc_reg[6]_i_2__1\,
      I4 => crc_ds2a(11),
      I5 => Q(3),
      O => O1
    );
\c_in_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80B380BF80BF"
    )
    port map (
      I0 => crc_ds2a(3),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => \n_0_crc_reg[11]_i_2__5\,
      I4 => crc_ds2a(12),
      I5 => Q(3),
      O => O2
    );
\c_in_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80B380BF80BF"
    )
    port map (
      I0 => crc_ds2a(4),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => \n_0_crc_reg[7]_i_2__1\,
      I4 => crc_ds2a(13),
      I5 => Q(3),
      O => O3
    );
\c_in_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80B380BF80BF"
    )
    port map (
      I0 => crc_ds2a(5),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => \n_0_crc_reg[13]_i_3__1\,
      I4 => crc_ds2a(14),
      I5 => Q(3),
      O => O4
    );
\c_in_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds2a(6),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds2a(15),
      I4 => Q(3),
      I5 => I8,
      O => O7
    );
\c_in_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds2a(7),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds2a(16),
      I4 => Q(3),
      I5 => I11,
      O => O8
    );
\c_in_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808080BFB3BFBF"
    )
    port map (
      I0 => crc_ds2a(8),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds2a(17),
      I4 => Q(3),
      I5 => I12,
      O => O9
    );
\c_in_reg[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF55003FFF3000"
    )
    port map (
      I0 => crc_ds2a(8),
      I1 => crc_ds2a(17),
      I2 => Q(3),
      I3 => ins_crc_reg,
      I4 => I13,
      I5 => Q(2),
      O => O10
    );
\crc_reg[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds2a(10),
      I1 => I2,
      O => newcrc(0)
    );
\crc_reg[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__2\,
      I1 => newcrc(14),
      I2 => newcrc(15),
      O => newcrc(10)
    );
\crc_reg[10]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
    port map (
      I0 => crc_ds2a(2),
      I1 => I2,
      I2 => \n_0_crc_reg[6]_i_2__1\,
      O => \n_0_crc_reg[10]_i_2__2\
    );
\crc_reg[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(3),
      I2 => \n_0_crc_reg[11]_i_2__5\,
      I3 => newcrc(15),
      I4 => \n_0_crc_reg[12]_i_3__1\,
      O => newcrc(11)
    );
\crc_reg[11]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(1),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(8),
      I4 => Q(1),
      I5 => I4(3),
      O => \n_0_crc_reg[11]_i_2__5\
    );
\crc_reg[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_crc_reg[12]_i_2__5\,
      I1 => \n_0_crc_reg[12]_i_3__1\,
      I2 => newcrc(17),
      O => newcrc(12)
    );
\crc_reg[12]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(4),
      I2 => \n_0_crc_reg[7]_i_2__1\,
      O => \n_0_crc_reg[12]_i_2__5\
    );
\crc_reg[12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BB4BBBBBBB4B"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(8),
      I2 => I4(8),
      I3 => I9,
      I4 => I10,
      I5 => I5(6),
      O => \n_0_crc_reg[12]_i_3__1\
    );
\crc_reg[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454AB54ABAB54AB"
    )
    port map (
      I0 => I14,
      I1 => I3,
      I2 => I4(9),
      I3 => crc_ds2a(9),
      I4 => I2,
      I5 => \n_0_crc_reg[13]_i_2__0\,
      O => \n_0_crc_reg[13]_i_1__5\
    );
\crc_reg[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(5),
      I2 => \n_0_crc_reg[13]_i_3__1\,
      O => \n_0_crc_reg[13]_i_2__0\
    );
\crc_reg[13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(3),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(10),
      I4 => Q(1),
      I5 => I4(5),
      O => \n_0_crc_reg[13]_i_3__1\
    );
\crc_reg[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBB44444B4444"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(6),
      I2 => I9,
      I3 => I10,
      I4 => I4(6),
      I5 => I5(4),
      O => newcrc(14)
    );
\crc_reg[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBB44444B4444"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(7),
      I2 => I9,
      I3 => I10,
      I4 => I4(7),
      I5 => I5(5),
      O => newcrc(15)
    );
\crc_reg[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8874778B88"
    )
    port map (
      I0 => I5(6),
      I1 => I10,
      I2 => I9,
      I3 => I4(8),
      I4 => crc_ds2a(8),
      I5 => I2,
      O => newcrc(16)
    );
\crc_reg[17]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I1,
      I1 => tx_din_rdy,
      I2 => tx_ce(0),
      O => \n_0_crc_reg[17]_i_2__4\
    );
\crc_reg[17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBB4BBBBBBB4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(9),
      I2 => I4(9),
      I3 => I9,
      I4 => I10,
      I5 => I5(6),
      O => newcrc(17)
    );
\crc_reg[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds2a(11),
      I1 => I2,
      O => newcrc(1)
    );
\crc_reg[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds2a(12),
      I1 => I2,
      O => newcrc(2)
    );
\crc_reg[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222D22D2"
    )
    port map (
      I0 => I4(0),
      I1 => I3,
      I2 => crc_ds2a(0),
      I3 => I2,
      I4 => crc_ds2a(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD22D22222DD2"
    )
    port map (
      I0 => I4(1),
      I1 => I3,
      I2 => crc_ds2a(1),
      I3 => crc_ds2a(14),
      I4 => I2,
      I5 => \n_0_crc_reg[4]_i_2__1\,
      O => newcrc(4)
    );
\crc_reg[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BB4BBB44444444"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2a(0),
      I2 => Q(0),
      I3 => ins_ln_reg,
      I4 => Q(1),
      I5 => I4(0),
      O => \n_0_crc_reg[4]_i_2__1\
    );
\crc_reg[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A65659A9A6A9A6"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__2\,
      I1 => crc_ds2a(15),
      I2 => I2,
      I3 => crc_ds2a(1),
      I4 => I3,
      I5 => I4(1),
      O => newcrc(5)
    );
\crc_reg[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59565659A6A9A9A6"
    )
    port map (
      I0 => \n_0_crc_reg[11]_i_2__5\,
      I1 => crc_ds2a(3),
      I2 => I2,
      I3 => crc_ds2a(16),
      I4 => crc_ds2a(2),
      I5 => \n_0_crc_reg[6]_i_2__1\,
      O => newcrc(6)
    );
\crc_reg[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(0),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(7),
      I4 => Q(1),
      I5 => I4(2),
      O => \n_0_crc_reg[6]_i_2__1\
    );
\crc_reg[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55965569AA69AA96"
    )
    port map (
      I0 => \n_0_crc_reg[7]_i_2__1\,
      I1 => crc_ds2a(4),
      I2 => crc_ds2a(17),
      I3 => I2,
      I4 => crc_ds2a(3),
      I5 => \n_0_crc_reg[11]_i_2__5\,
      O => newcrc(7)
    );
\crc_reg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(2),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(9),
      I4 => Q(1),
      I5 => I4(4),
      O => \n_0_crc_reg[7]_i_2__1\
    );
\crc_reg[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A65659A659A9A"
    )
    port map (
      I0 => \n_0_crc_reg[12]_i_2__5\,
      I1 => I2,
      I2 => crc_ds2a(0),
      I3 => I3,
      I4 => I4(0),
      I5 => \n_0_crc_reg[13]_i_2__0\,
      O => newcrc(8)
    );
\crc_reg[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A9A659A6565"
    )
    port map (
      I0 => \n_0_crc_reg[13]_i_2__0\,
      I1 => I2,
      I2 => crc_ds2a(1),
      I3 => I3,
      I4 => I4(1),
      I5 => newcrc(14),
      O => \n_0_crc_reg[9]_i_1__6\
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(0),
      Q => crc_ds2a(0),
      R => I15(0)
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(10),
      Q => crc_ds2a(10),
      R => I15(0)
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(11),
      Q => crc_ds2a(11),
      R => I15(0)
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(12),
      Q => crc_ds2a(12),
      R => I15(0)
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => \n_0_crc_reg[13]_i_1__5\,
      Q => crc_ds2a(13),
      R => I15(0)
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(14),
      Q => crc_ds2a(14),
      R => I15(0)
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(15),
      Q => crc_ds2a(15),
      R => I15(0)
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(16),
      Q => crc_ds2a(16),
      R => I15(0)
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(17),
      Q => crc_ds2a(17),
      R => I15(0)
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(1),
      Q => crc_ds2a(1),
      R => I15(0)
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(2),
      Q => crc_ds2a(2),
      R => I15(0)
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(3),
      Q => crc_ds2a(3),
      R => I15(0)
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(4),
      Q => crc_ds2a(4),
      R => I15(0)
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(5),
      Q => crc_ds2a(5),
      R => I15(0)
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(6),
      Q => crc_ds2a(6),
      R => I15(0)
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(7),
      Q => crc_ds2a(7),
      R => I15(0)
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => newcrc(8),
      Q => crc_ds2a(8),
      R => I15(0)
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__4\,
      D => \n_0_crc_reg[9]_i_1__6\,
      Q => crc_ds2a(9),
      R => I15(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_8 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    tx_din_rdy : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    ins_crc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ins_ln_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_8 : entity is "v_smpte_sdi_v3_0_hdsdi_crc2";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_8;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_8 is
  signal crc_ds2b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \n_0_c_in_reg[8]_i_2\ : STD_LOGIC;
  signal \n_0_c_in_reg[9]_i_3\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_1__5\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_2__0\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2__3\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_1__5\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2__3\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_3\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_1__3\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_3\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_2__6\ : STD_LOGIC;
  signal \n_0_crc_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_crc_reg[7]_i_1__5\ : STD_LOGIC;
  signal \n_0_crc_reg[7]_i_2\ : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1__6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2__3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1__6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1__6\ : label is "soft_lutpair7";
begin
\c_in_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds2b(0),
      I1 => I10,
      I2 => crc_ds2b(9),
      I3 => I11,
      I4 => I4(0),
      I5 => I3,
      O => O7
    );
\c_in_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds2b(1),
      I1 => I10,
      I2 => crc_ds2b(10),
      I3 => I11,
      I4 => I4(1),
      I5 => I3,
      O => O8
    );
\c_in_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80BF80B380BF"
    )
    port map (
      I0 => crc_ds2b(2),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => \n_0_crc_reg[6]_i_2\,
      I4 => Q(3),
      I5 => crc_ds2b(11),
      O => O1
    );
\c_in_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80BF80B380BF"
    )
    port map (
      I0 => crc_ds2b(3),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => \n_0_crc_reg[11]_i_2__3\,
      I4 => Q(3),
      I5 => crc_ds2b(12),
      O => O2
    );
\c_in_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds2b(4),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds2b(13),
      I4 => Q(3),
      I5 => \n_0_crc_reg[7]_i_2\,
      O => O3
    );
\c_in_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808080BFB3BFBF"
    )
    port map (
      I0 => crc_ds2b(5),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds2b(14),
      I4 => Q(3),
      I5 => \n_0_crc_reg[13]_i_3\,
      O => O4
    );
\c_in_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds2b(6),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds2b(15),
      I4 => Q(3),
      I5 => I6,
      O => O5
    );
\c_in_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => crc_ds2b(7),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds2b(16),
      I4 => Q(3),
      I5 => I9,
      O => O6
    );
\c_in_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F0020"
    )
    port map (
      I0 => \n_0_c_in_reg[8]_i_2\,
      I1 => I12,
      I2 => I13(1),
      I3 => I13(0),
      I4 => I14,
      O => D(0)
    );
\c_in_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFCCCFCFF"
    )
    port map (
      I0 => crc_ds2b(8),
      I1 => tx_din_rdy,
      I2 => crc_ds2b(17),
      I3 => I11,
      I4 => I15,
      I5 => I10,
      O => \n_0_c_in_reg[8]_i_2\
    );
\c_in_reg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF00E0"
    )
    port map (
      I0 => \n_0_c_in_reg[9]_i_3\,
      I1 => I16,
      I2 => I13(1),
      I3 => I13(0),
      I4 => I17,
      O => D(1)
    );
\c_in_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7474"
    )
    port map (
      I0 => crc_ds2b(17),
      I1 => I11,
      I2 => I18,
      I3 => crc_ds2b(8),
      I4 => I10,
      I5 => tx_din_rdy,
      O => \n_0_c_in_reg[9]_i_3\
    );
\crc_reg[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds2b(10),
      I1 => I2,
      O => newcrc(0)
    );
\crc_reg[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__0\,
      I1 => newcrc(14),
      I2 => newcrc(15),
      O => \n_0_crc_reg[10]_i_1__5\
    );
\crc_reg[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(2),
      I2 => \n_0_crc_reg[6]_i_2\,
      O => \n_0_crc_reg[10]_i_2__0\
    );
\crc_reg[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(3),
      I2 => \n_0_crc_reg[11]_i_2__3\,
      I3 => newcrc(15),
      I4 => \n_0_crc_reg[12]_i_3\,
      O => newcrc(11)
    );
\crc_reg[11]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(1),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(8),
      I4 => Q(1),
      I5 => I4(3),
      O => \n_0_crc_reg[11]_i_2__3\
    );
\crc_reg[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_crc_reg[12]_i_2__3\,
      I1 => \n_0_crc_reg[12]_i_3\,
      I2 => newcrc(17),
      O => \n_0_crc_reg[12]_i_1__5\
    );
\crc_reg[12]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(4),
      I2 => \n_0_crc_reg[7]_i_2\,
      O => \n_0_crc_reg[12]_i_2__3\
    );
\crc_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BB4BBBBBBB4B"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(8),
      I2 => I4(8),
      I3 => I7,
      I4 => I8,
      I5 => I5(6),
      O => \n_0_crc_reg[12]_i_3\
    );
\crc_reg[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A857A85757A857"
    )
    port map (
      I0 => I19,
      I1 => I3,
      I2 => I4(9),
      I3 => crc_ds2b(9),
      I4 => I2,
      I5 => \n_0_crc_reg[13]_i_2\,
      O => \n_0_crc_reg[13]_i_1__3\
    );
\crc_reg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(5),
      I2 => \n_0_crc_reg[13]_i_3\,
      O => \n_0_crc_reg[13]_i_2\
    );
\crc_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(3),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(10),
      I4 => Q(1),
      I5 => I4(5),
      O => \n_0_crc_reg[13]_i_3\
    );
\crc_reg[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB4B4444444B44"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(6),
      I2 => I7,
      I3 => I4(6),
      I4 => I8,
      I5 => I5(4),
      O => newcrc(14)
    );
\crc_reg[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB4B4444444B44"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(7),
      I2 => I7,
      I3 => I4(7),
      I4 => I8,
      I5 => I5(5),
      O => newcrc(15)
    );
\crc_reg[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8874778B88"
    )
    port map (
      I0 => I5(6),
      I1 => I8,
      I2 => I7,
      I3 => I4(8),
      I4 => crc_ds2b(8),
      I5 => I2,
      O => newcrc(16)
    );
\crc_reg[17]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I1,
      I1 => tx_din_rdy,
      I2 => tx_ce(0),
      O => \n_0_crc_reg[17]_i_2__6\
    );
\crc_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBB4BBBBBBB4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(9),
      I2 => I4(9),
      I3 => I7,
      I4 => I8,
      I5 => I5(6),
      O => newcrc(17)
    );
\crc_reg[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds2b(11),
      I1 => I2,
      O => newcrc(1)
    );
\crc_reg[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds2b(12),
      I1 => I2,
      O => newcrc(2)
    );
\crc_reg[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222D22D2"
    )
    port map (
      I0 => I4(0),
      I1 => I3,
      I2 => crc_ds2b(0),
      I3 => I2,
      I4 => crc_ds2b(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD22D22222DD2"
    )
    port map (
      I0 => I4(1),
      I1 => I3,
      I2 => crc_ds2b(1),
      I3 => crc_ds2b(14),
      I4 => I2,
      I5 => \n_0_crc_reg[4]_i_2\,
      O => newcrc(4)
    );
\crc_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BB4BBB44444444"
    )
    port map (
      I0 => I2,
      I1 => crc_ds2b(0),
      I2 => Q(0),
      I3 => ins_ln_reg,
      I4 => Q(1),
      I5 => I4(0),
      O => \n_0_crc_reg[4]_i_2\
    );
\crc_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5665A99A56655665"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__0\,
      I1 => I2,
      I2 => crc_ds2b(15),
      I3 => crc_ds2b(1),
      I4 => I3,
      I5 => I4(1),
      O => newcrc(5)
    );
\crc_reg[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55965569AA69AA96"
    )
    port map (
      I0 => \n_0_crc_reg[11]_i_2__3\,
      I1 => crc_ds2b(3),
      I2 => crc_ds2b(16),
      I3 => I2,
      I4 => crc_ds2b(2),
      I5 => \n_0_crc_reg[6]_i_2\,
      O => newcrc(6)
    );
\crc_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(0),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(7),
      I4 => Q(1),
      I5 => I4(2),
      O => \n_0_crc_reg[6]_i_2\
    );
\crc_reg[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA69AA9655965569"
    )
    port map (
      I0 => \n_0_crc_reg[7]_i_2\,
      I1 => crc_ds2b(4),
      I2 => crc_ds2b(17),
      I3 => I2,
      I4 => crc_ds2b(3),
      I5 => \n_0_crc_reg[11]_i_2__3\,
      O => \n_0_crc_reg[7]_i_1__5\
    );
\crc_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBF8C808080"
    )
    port map (
      I0 => I5(2),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(9),
      I4 => Q(1),
      I5 => I4(4),
      O => \n_0_crc_reg[7]_i_2\
    );
\crc_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD2D22D222D2DD2D"
    )
    port map (
      I0 => I4(0),
      I1 => I3,
      I2 => crc_ds2b(0),
      I3 => I2,
      I4 => \n_0_crc_reg[12]_i_2__3\,
      I5 => \n_0_crc_reg[13]_i_2\,
      O => newcrc(8)
    );
\crc_reg[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A9A659A6565"
    )
    port map (
      I0 => \n_0_crc_reg[13]_i_2\,
      I1 => I2,
      I2 => crc_ds2b(1),
      I3 => I3,
      I4 => I4(1),
      I5 => newcrc(14),
      O => newcrc(9)
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(0),
      Q => crc_ds2b(0),
      R => I20(0)
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => \n_0_crc_reg[10]_i_1__5\,
      Q => crc_ds2b(10),
      R => I20(0)
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(11),
      Q => crc_ds2b(11),
      R => I20(0)
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => \n_0_crc_reg[12]_i_1__5\,
      Q => crc_ds2b(12),
      R => I20(0)
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => \n_0_crc_reg[13]_i_1__3\,
      Q => crc_ds2b(13),
      R => I20(0)
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(14),
      Q => crc_ds2b(14),
      R => I20(0)
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(15),
      Q => crc_ds2b(15),
      R => I20(0)
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(16),
      Q => crc_ds2b(16),
      R => I20(0)
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(17),
      Q => crc_ds2b(17),
      R => I20(0)
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(1),
      Q => crc_ds2b(1),
      R => I20(0)
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(2),
      Q => crc_ds2b(2),
      R => I20(0)
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(3),
      Q => crc_ds2b(3),
      R => I20(0)
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(4),
      Q => crc_ds2b(4),
      R => I20(0)
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(5),
      Q => crc_ds2b(5),
      R => I20(0)
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(6),
      Q => crc_ds2b(6),
      R => I20(0)
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => \n_0_crc_reg[7]_i_1__5\,
      Q => crc_ds2b(7),
      R => I20(0)
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(8),
      Q => crc_ds2b(8),
      R => I20(0)
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__6\,
      D => newcrc(9),
      Q => crc_ds2b(9),
      R => I20(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_9 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    tx_din_rdy : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    ins_crc_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ins_ln_reg : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_9 : entity is "v_smpte_sdi_v3_0_hdsdi_crc2";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_9;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_9 is
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal crc_ds1a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \n_0_crc_reg[10]_i_2__3\ : STD_LOGIC;
  signal \n_0_crc_reg[10]_i_3\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_2__6\ : STD_LOGIC;
  signal \n_0_crc_reg[11]_i_3\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_2__6\ : STD_LOGIC;
  signal \n_0_crc_reg[12]_i_3__2\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_1__6\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_4__0\ : STD_LOGIC;
  signal \n_0_crc_reg[13]_i_5\ : STD_LOGIC;
  signal \n_0_crc_reg[17]_i_2__3\ : STD_LOGIC;
  signal \n_0_crc_reg[4]_i_2__2\ : STD_LOGIC;
  signal \n_0_crc_reg[6]_i_2__2\ : STD_LOGIC;
  signal \n_0_crc_reg[7]_i_2__2\ : STD_LOGIC;
  signal \n_0_y_in_reg[6]_i_3\ : STD_LOGIC;
  signal \n_0_y_in_reg[7]_i_3\ : STD_LOGIC;
  signal \n_0_y_in_reg[8]_i_3\ : STD_LOGIC;
  signal \n_0_y_in_reg[9]_i_4\ : STD_LOGIC;
  signal newcrc : STD_LOGIC_VECTOR ( 17 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg[0]_i_1__3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \crc_reg[10]_i_2__3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \crc_reg[12]_i_2__6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_2__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_4__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_5\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \crc_reg[1]_i_1__3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \crc_reg[2]_i_1__3\ : label is "soft_lutpair197";
begin
  O11 <= \^o11\;
  O12 <= \^o12\;
  O13 <= \^o13\;
\crc_reg[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds1a(10),
      I1 => I2,
      O => newcrc(0)
    );
\crc_reg[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__3\,
      I1 => \n_0_crc_reg[10]_i_3\,
      I2 => \n_0_crc_reg[11]_i_3\,
      O => newcrc(10)
    );
\crc_reg[10]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(2),
      I2 => \n_0_crc_reg[6]_i_2__2\,
      O => \n_0_crc_reg[10]_i_2__3\
    );
\crc_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BB4BBBBBBB4B"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(6),
      I2 => I4(6),
      I3 => \^o12\,
      I4 => \^o11\,
      I5 => I5(4),
      O => \n_0_crc_reg[10]_i_3\
    );
\crc_reg[11]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(3),
      I2 => \n_0_crc_reg[11]_i_2__6\,
      I3 => \n_0_crc_reg[11]_i_3\,
      I4 => \n_0_crc_reg[12]_i_3__2\,
      O => newcrc(11)
    );
\crc_reg[11]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(1),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(8),
      I4 => Q(1),
      I5 => I4(3),
      O => \n_0_crc_reg[11]_i_2__6\
    );
\crc_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BB4BBBBBBB4B"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(7),
      I2 => I4(7),
      I3 => \^o12\,
      I4 => \^o11\,
      I5 => I5(5),
      O => \n_0_crc_reg[11]_i_3\
    );
\crc_reg[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_crc_reg[12]_i_2__6\,
      I1 => \n_0_crc_reg[12]_i_3__2\,
      I2 => newcrc(17),
      O => newcrc(12)
    );
\crc_reg[12]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(4),
      I2 => \n_0_crc_reg[7]_i_2__2\,
      O => \n_0_crc_reg[12]_i_2__6\
    );
\crc_reg[12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BB4BBBBBBB4B"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(8),
      I2 => I4(8),
      I3 => \^o12\,
      I4 => \^o11\,
      I5 => I5(6),
      O => \n_0_crc_reg[12]_i_3__2\
    );
\crc_reg[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454AB54ABAB54AB"
    )
    port map (
      I0 => \^o13\,
      I1 => I3,
      I2 => I4(9),
      I3 => crc_ds1a(9),
      I4 => I2,
      I5 => \n_0_crc_reg[13]_i_4__0\,
      O => \n_0_crc_reg[13]_i_1__6\
    );
\crc_reg[13]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => Q(0),
      I1 => ins_ln_reg,
      I2 => I5(6),
      O => \^o13\
    );
\crc_reg[13]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(5),
      I2 => \n_0_crc_reg[13]_i_5\,
      O => \n_0_crc_reg[13]_i_4__0\
    );
\crc_reg[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(3),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(10),
      I4 => Q(1),
      I5 => I4(5),
      O => \n_0_crc_reg[13]_i_5\
    );
\crc_reg[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8874778B88"
    )
    port map (
      I0 => I5(4),
      I1 => \^o11\,
      I2 => \^o12\,
      I3 => I4(6),
      I4 => crc_ds1a(6),
      I5 => I2,
      O => newcrc(14)
    );
\crc_reg[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8874778B88"
    )
    port map (
      I0 => I5(5),
      I1 => \^o11\,
      I2 => \^o12\,
      I3 => I4(7),
      I4 => crc_ds1a(7),
      I5 => I2,
      O => newcrc(15)
    );
\crc_reg[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B8874778B88"
    )
    port map (
      I0 => I5(6),
      I1 => \^o11\,
      I2 => \^o12\,
      I3 => I4(8),
      I4 => crc_ds1a(8),
      I5 => I2,
      O => newcrc(16)
    );
\crc_reg[17]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => I1,
      I1 => tx_din_rdy,
      I2 => tx_ce(0),
      O => \n_0_crc_reg[17]_i_2__3\
    );
\crc_reg[17]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444BBB4BBBBBBB4"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(9),
      I2 => I4(9),
      I3 => \^o12\,
      I4 => \^o11\,
      I5 => I5(6),
      O => newcrc(17)
    );
\crc_reg[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Q(1),
      I1 => ins_ln_reg,
      O => \^o12\
    );
\crc_reg[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ins_ln_reg,
      I1 => Q(0),
      O => \^o11\
    );
\crc_reg[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds1a(11),
      I1 => I2,
      O => newcrc(1)
    );
\crc_reg[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => crc_ds1a(12),
      I1 => I2,
      O => newcrc(2)
    );
\crc_reg[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222D22D2"
    )
    port map (
      I0 => I4(0),
      I1 => I3,
      I2 => crc_ds1a(0),
      I3 => I2,
      I4 => crc_ds1a(13),
      O => newcrc(3)
    );
\crc_reg[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD22D22222DD2"
    )
    port map (
      I0 => I4(1),
      I1 => I3,
      I2 => crc_ds1a(1),
      I3 => crc_ds1a(14),
      I4 => I2,
      I5 => \n_0_crc_reg[4]_i_2__2\,
      O => newcrc(4)
    );
\crc_reg[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44BB4BBB44444444"
    )
    port map (
      I0 => I2,
      I1 => crc_ds1a(0),
      I2 => Q(0),
      I3 => ins_ln_reg,
      I4 => Q(1),
      I5 => I4(0),
      O => \n_0_crc_reg[4]_i_2__2\
    );
\crc_reg[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5665A99A56655665"
    )
    port map (
      I0 => \n_0_crc_reg[10]_i_2__3\,
      I1 => I2,
      I2 => crc_ds1a(15),
      I3 => crc_ds1a(1),
      I4 => I3,
      I5 => I4(1),
      O => newcrc(5)
    );
\crc_reg[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55965569AA69AA96"
    )
    port map (
      I0 => \n_0_crc_reg[11]_i_2__6\,
      I1 => crc_ds1a(3),
      I2 => crc_ds1a(16),
      I3 => I2,
      I4 => crc_ds1a(2),
      I5 => \n_0_crc_reg[6]_i_2__2\,
      O => newcrc(6)
    );
\crc_reg[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(0),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(7),
      I4 => Q(1),
      I5 => I4(2),
      O => \n_0_crc_reg[6]_i_2__2\
    );
\crc_reg[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55965569AA69AA96"
    )
    port map (
      I0 => \n_0_crc_reg[7]_i_2__2\,
      I1 => crc_ds1a(4),
      I2 => crc_ds1a(17),
      I3 => I2,
      I4 => crc_ds1a(3),
      I5 => \n_0_crc_reg[11]_i_2__6\,
      O => newcrc(7)
    );
\crc_reg[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404C4040737F7F7F"
    )
    port map (
      I0 => I5(2),
      I1 => ins_ln_reg,
      I2 => Q(0),
      I3 => I5(9),
      I4 => Q(1),
      I5 => I4(4),
      O => \n_0_crc_reg[7]_i_2__2\
    );
\crc_reg[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22D2DD2DDD2D22D2"
    )
    port map (
      I0 => I4(0),
      I1 => I3,
      I2 => crc_ds1a(0),
      I3 => I2,
      I4 => \n_0_crc_reg[12]_i_2__6\,
      I5 => \n_0_crc_reg[13]_i_4__0\,
      O => newcrc(8)
    );
\crc_reg[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A65659A659A9A"
    )
    port map (
      I0 => \n_0_crc_reg[13]_i_4__0\,
      I1 => I2,
      I2 => crc_ds1a(1),
      I3 => I3,
      I4 => I4(1),
      I5 => \n_0_crc_reg[10]_i_3\,
      O => newcrc(9)
    );
\crc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(0),
      Q => crc_ds1a(0),
      R => I13(0)
    );
\crc_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(10),
      Q => crc_ds1a(10),
      R => I13(0)
    );
\crc_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(11),
      Q => crc_ds1a(11),
      R => I13(0)
    );
\crc_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(12),
      Q => crc_ds1a(12),
      R => I13(0)
    );
\crc_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => \n_0_crc_reg[13]_i_1__6\,
      Q => crc_ds1a(13),
      R => I13(0)
    );
\crc_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(14),
      Q => crc_ds1a(14),
      R => I13(0)
    );
\crc_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(15),
      Q => crc_ds1a(15),
      R => I13(0)
    );
\crc_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(16),
      Q => crc_ds1a(16),
      R => I13(0)
    );
\crc_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(17),
      Q => crc_ds1a(17),
      R => I13(0)
    );
\crc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(1),
      Q => crc_ds1a(1),
      R => I13(0)
    );
\crc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(2),
      Q => crc_ds1a(2),
      R => I13(0)
    );
\crc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(3),
      Q => crc_ds1a(3),
      R => I13(0)
    );
\crc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(4),
      Q => crc_ds1a(4),
      R => I13(0)
    );
\crc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(5),
      Q => crc_ds1a(5),
      R => I13(0)
    );
\crc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(6),
      Q => crc_ds1a(6),
      R => I13(0)
    );
\crc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(7),
      Q => crc_ds1a(7),
      R => I13(0)
    );
\crc_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(8),
      Q => crc_ds1a(8),
      R => I13(0)
    );
\crc_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_crc_reg[17]_i_2__3\,
      D => newcrc(9),
      Q => crc_ds1a(9),
      R => I13(0)
    );
\y_in_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds1a(0),
      I1 => I11,
      I2 => crc_ds1a(9),
      I3 => I12,
      I4 => I4(0),
      I5 => I3,
      O => O9
    );
\y_in_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
    port map (
      I0 => crc_ds1a(1),
      I1 => I11,
      I2 => crc_ds1a(10),
      I3 => I12,
      I4 => I4(1),
      I5 => I3,
      O => O10
    );
\y_in_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808080BFB3BFBF"
    )
    port map (
      I0 => crc_ds1a(2),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds1a(11),
      I4 => Q(3),
      I5 => \n_0_crc_reg[6]_i_2__2\,
      O => O1
    );
\y_in_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CBF80BF80B380BF"
    )
    port map (
      I0 => crc_ds1a(3),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => \n_0_crc_reg[11]_i_2__6\,
      I4 => Q(3),
      I5 => crc_ds1a(12),
      O => O2
    );
\y_in_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808080BFB3BFBF"
    )
    port map (
      I0 => crc_ds1a(4),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds1a(13),
      I4 => Q(3),
      I5 => \n_0_crc_reg[7]_i_2__2\,
      O => O3
    );
\y_in_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C808080BFB3BFBF"
    )
    port map (
      I0 => crc_ds1a(5),
      I1 => ins_crc_reg,
      I2 => Q(2),
      I3 => crc_ds1a(14),
      I4 => Q(3),
      I5 => \n_0_crc_reg[13]_i_5\,
      O => O4
    );
\y_in_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
    port map (
      I0 => I6,
      I1 => I7,
      I2 => crc_ds1a(6),
      I3 => ins_crc_reg,
      I4 => Q(2),
      I5 => \n_0_y_in_reg[6]_i_3\,
      O => O5
    );
\y_in_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
    port map (
      I0 => crc_ds1a(15),
      I1 => I12,
      I2 => I5(4),
      I3 => \^o11\,
      I4 => \^o12\,
      I5 => I4(6),
      O => \n_0_y_in_reg[6]_i_3\
    );
\y_in_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
    port map (
      I0 => I8,
      I1 => I7,
      I2 => crc_ds1a(7),
      I3 => ins_crc_reg,
      I4 => Q(2),
      I5 => \n_0_y_in_reg[7]_i_3\,
      O => O6
    );
\y_in_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8B8800008B88"
    )
    port map (
      I0 => I5(5),
      I1 => \^o11\,
      I2 => \^o12\,
      I3 => I4(7),
      I4 => I12,
      I5 => crc_ds1a(16),
      O => \n_0_y_in_reg[7]_i_3\
    );
\y_in_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
    port map (
      I0 => I9,
      I1 => I7,
      I2 => crc_ds1a(8),
      I3 => ins_crc_reg,
      I4 => Q(2),
      I5 => \n_0_y_in_reg[8]_i_3\,
      O => O7
    );
\y_in_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88B8888888B8"
    )
    port map (
      I0 => crc_ds1a(17),
      I1 => I12,
      I2 => I4(8),
      I3 => \^o12\,
      I4 => \^o11\,
      I5 => I5(6),
      O => \n_0_y_in_reg[8]_i_3\
    );
\y_in_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8B8B8B8B8B8B"
    )
    port map (
      I0 => I10,
      I1 => I7,
      I2 => \n_0_y_in_reg[9]_i_4\,
      I3 => crc_ds1a(8),
      I4 => ins_crc_reg,
      I5 => Q(2),
      O => O8
    );
\y_in_reg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
    port map (
      I0 => crc_ds1a(17),
      I1 => I12,
      I2 => I5(6),
      I3 => \^o11\,
      I4 => \^o12\,
      I5 => I4(9),
      O => \n_0_y_in_reg[9]_i_4\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_multi_sdi_decoder is
  port (
    O1 : out STD_LOGIC;
    I3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O2 : out STD_LOGIC;
    descrambler_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    eav : out STD_LOGIC;
    O20 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_f_now : out STD_LOGIC;
    O21 : out STD_LOGIC;
    out_reg_edh0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    descrambler_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    rxdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    mode_SD_int : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I7 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    I8 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    trs : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    I12 : in STD_LOGIC;
    anc : in STD_LOGIC;
    I13 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    p_25_in : in STD_LOGIC;
    p_24_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_multi_sdi_decoder;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_multi_sdi_decoder is
  signal \<const0>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^o6\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal \^descrambler_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \n_0_hd_zeros_dly[13]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[13]_i_4\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[17]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[19]_i_6\ : STD_LOGIC;
  signal \n_0_out_reg[6]_i_1__1\ : STD_LOGIC;
  signal \n_0_out_reg[7]_i_1__1\ : STD_LOGIC;
  signal \n_0_out_reg[8]_i_1__1\ : STD_LOGIC;
  signal \n_0_out_reg[8]_i_2\ : STD_LOGIC;
  signal n_0_out_reg_edh_i_2 : STD_LOGIC;
  signal p_28_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prev_nrz : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[15]_i_1__4\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \hd_zeros_dly[10]_i_3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \hd_zeros_dly[16]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \hd_zeros_dly[16]_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \hd_zeros_dly[17]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \hd_zeros_dly[17]_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \hd_zeros_dly[19]_i_2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \hd_zeros_dly[19]_i_5\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \lerr_shifter[31]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \lerr_shifter[31]_i_2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of line_err_i_3 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_29\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_27\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_40\ : label is "soft_lutpair478";
begin
  O1 <= \^o1\;
  O12 <= \^o12\;
  O15 <= \^o15\;
  O17 <= \^o17\;
  O18 <= \^o18\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O5(5 downto 0) <= \^o5\(5 downto 0);
  O6 <= \^o6\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  descrambler_out(19 downto 0) <= \^descrambler_out\(19 downto 0);
\FSM_onehot_current_state[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \out\(0),
      I1 => rx_rst_int,
      O => SS(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\hd_zeros_dly[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^descrambler_out\(2),
      I1 => \^descrambler_out\(1),
      I2 => \^descrambler_out\(6),
      I3 => \^descrambler_out\(5),
      O => O19
    );
\hd_zeros_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \^o2\,
      I1 => I1,
      I2 => p_1_in,
      I3 => \^descrambler_out\(11),
      I4 => p_3_in,
      I5 => \^o3\,
      O => I3(1)
    );
\hd_zeros_dly[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^descrambler_out\(7),
      I1 => \^descrambler_out\(6),
      I2 => \^descrambler_out\(3),
      I3 => \^descrambler_out\(2),
      I4 => I5,
      I5 => \n_0_hd_zeros_dly[19]_i_6\,
      O => \^o2\
    );
\hd_zeros_dly[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[13]_i_2\,
      I1 => \^descrambler_out\(12),
      I2 => \^descrambler_out\(11),
      I3 => \^descrambler_out\(4),
      I4 => \^descrambler_out\(3),
      I5 => I11,
      O => I3(2)
    );
\hd_zeros_dly[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[13]_i_4\,
      I1 => \^descrambler_out\(9),
      I2 => \^descrambler_out\(10),
      I3 => \^descrambler_out\(8),
      I4 => p_1_in,
      I5 => p_6_in,
      O => \n_0_hd_zeros_dly[13]_i_2\
    );
\hd_zeros_dly[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^descrambler_out\(5),
      I1 => \^descrambler_out\(6),
      I2 => \^descrambler_out\(1),
      I3 => \^descrambler_out\(2),
      I4 => I7,
      I5 => I12,
      O => \n_0_hd_zeros_dly[13]_i_4\
    );
\hd_zeros_dly[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[17]_i_2\,
      I1 => p_3_in,
      I2 => I7,
      I3 => \^descrambler_out\(14),
      O => I3(3)
    );
\hd_zeros_dly[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^descrambler_out\(14),
      I1 => \^descrambler_out\(15),
      I2 => \^o12\,
      I3 => \^o3\,
      I4 => p_3_in,
      O => I3(4)
    );
\hd_zeros_dly[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^descrambler_out\(8),
      I1 => I8,
      I2 => p_2_in,
      I3 => \^descrambler_out\(0),
      O => \^o3\
    );
\hd_zeros_dly[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[17]_i_2\,
      I1 => \^descrambler_out\(14),
      I2 => \^descrambler_out\(15),
      I3 => \^descrambler_out\(16),
      O => I3(5)
    );
\hd_zeros_dly[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \^descrambler_out\(0),
      I1 => p_2_in,
      I2 => I8,
      I3 => \^descrambler_out\(8),
      I4 => \^o12\,
      O => \n_0_hd_zeros_dly[17]_i_2\
    );
\hd_zeros_dly[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => I8,
      I1 => \^o15\,
      I2 => \^descrambler_out\(8),
      I3 => \^descrambler_out\(17),
      I4 => \^descrambler_out\(0),
      I5 => \^o12\,
      O => I3(6)
    );
\hd_zeros_dly[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^descrambler_out\(18),
      I1 => \^o15\,
      I2 => \^descrambler_out\(8),
      I3 => \^descrambler_out\(17),
      I4 => \^descrambler_out\(0),
      I5 => \^o12\,
      O => I3(7)
    );
\hd_zeros_dly[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => \^descrambler_out\(16),
      I1 => \^descrambler_out\(15),
      I2 => \^descrambler_out\(14),
      O => \^o15\
    );
\hd_zeros_dly[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^descrambler_out\(11),
      I1 => \^descrambler_out\(7),
      I2 => p_1_in,
      I3 => \^o17\,
      I4 => \^o18\,
      I5 => \n_0_hd_zeros_dly[19]_i_6\,
      O => \^o12\
    );
\hd_zeros_dly[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^descrambler_out\(12),
      I1 => \^descrambler_out\(13),
      O => \^o17\
    );
\hd_zeros_dly[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^descrambler_out\(2),
      I1 => \^descrambler_out\(1),
      I2 => \^descrambler_out\(6),
      I3 => \^descrambler_out\(3),
      O => \^o18\
    );
\hd_zeros_dly[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^descrambler_out\(10),
      I1 => \^descrambler_out\(9),
      I2 => \^descrambler_out\(5),
      I3 => \^descrambler_out\(4),
      O => \n_0_hd_zeros_dly[19]_i_6\
    );
\hd_zeros_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => I2,
      I1 => \^descrambler_out\(4),
      I2 => \^descrambler_out\(3),
      I3 => \^descrambler_out\(6),
      I4 => \^descrambler_out\(5),
      I5 => I4,
      O => I3(0)
    );
\lerr_shifter[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \out\(0),
      I1 => I9,
      I2 => rx_rst_int,
      O => O20
    );
\lerr_shifter[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \out\(0),
      I1 => CO(0),
      O => E(0)
    );
line_err_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \out\(0),
      I1 => I10,
      O => rx_f_now
    );
\offset_reg[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^descrambler_out\(14),
      I1 => \^descrambler_out\(13),
      I2 => p_1_in,
      I3 => \^descrambler_out\(10),
      I4 => \^descrambler_out\(11),
      I5 => \^descrambler_out\(12),
      O => O21
    );
\offset_reg[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^descrambler_out\(11),
      I1 => \^descrambler_out\(12),
      I2 => \^descrambler_out\(15),
      I3 => \^descrambler_out\(16),
      I4 => \^descrambler_out\(14),
      I5 => \^descrambler_out\(13),
      O => O13
    );
\offset_reg[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^descrambler_out\(13),
      I1 => \^descrambler_out\(12),
      I2 => \^descrambler_out\(11),
      I3 => \^descrambler_out\(10),
      O => O10
    );
\offset_reg[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^descrambler_out\(14),
      I1 => \^descrambler_out\(15),
      O => O16
    );
\offset_reg[3]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^descrambler_out\(15),
      I1 => \^descrambler_out\(16),
      O => O14
    );
\offset_reg[3]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^descrambler_out\(12),
      I1 => \^descrambler_out\(11),
      I2 => \^descrambler_out\(10),
      I3 => p_1_in,
      O => O11
    );
\out_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
    port map (
      I0 => rxdata(0),
      I1 => mode_SD_int,
      I2 => \^o1\,
      I3 => prev_nrz(0),
      I4 => \^o5\(1),
      O => p_28_out(0)
    );
\out_reg[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C53"
    )
    port map (
      I0 => prev_nrz(0),
      I1 => rxdata(0),
      I2 => mode_SD_int,
      I3 => rxdata(1),
      O => \^o9\
    );
\out_reg[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5C53"
    )
    port map (
      I0 => prev_nrz(1),
      I1 => rxdata(1),
      I2 => mode_SD_int,
      I3 => rxdata(2),
      O => \^o8\
    );
\out_reg[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AC"
    )
    port map (
      I0 => \^o5\(3),
      I1 => rxdata(6),
      I2 => mode_SD_int,
      I3 => rxdata(7),
      O => O4
    );
\out_reg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AC"
    )
    port map (
      I0 => prev_nrz(3),
      I1 => rxdata(3),
      I2 => mode_SD_int,
      I3 => rxdata(4),
      O => O7
    );
\out_reg[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AC"
    )
    port map (
      I0 => \^o5\(1),
      I1 => rxdata(4),
      I2 => mode_SD_int,
      I3 => rxdata(5),
      O => \^o6\
    );
\out_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(1),
      I1 => mode_SD_int,
      I2 => rxdata(0),
      I3 => prev_nrz(0),
      I4 => prev_nrz(1),
      I5 => \^o5\(2),
      O => p_28_out(1)
    );
\out_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(2),
      I1 => mode_SD_int,
      I2 => rxdata(1),
      I3 => prev_nrz(1),
      I4 => \^o5\(0),
      I5 => \^o5\(3),
      O => p_28_out(2)
    );
\out_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(3),
      I1 => mode_SD_int,
      I2 => rxdata(2),
      I3 => \^o5\(0),
      I4 => prev_nrz(3),
      I5 => \^o5\(4),
      O => p_28_out(3)
    );
\out_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(4),
      I1 => mode_SD_int,
      I2 => rxdata(3),
      I3 => prev_nrz(3),
      I4 => \^o5\(5),
      I5 => \^o5\(1),
      O => p_28_out(4)
    );
\out_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o1\,
      I2 => mode_SD_int,
      I3 => rxdata(0),
      I4 => \^o5\(2),
      O => p_28_out(5)
    );
\out_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969996669696699"
    )
    port map (
      I0 => \^o5\(3),
      I1 => \^o9\,
      I2 => \^o5\(2),
      I3 => rxdata(5),
      I4 => mode_SD_int,
      I5 => rxdata(6),
      O => \n_0_out_reg[6]_i_1__1\
    );
\out_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969996669696699"
    )
    port map (
      I0 => \^o5\(4),
      I1 => \^o8\,
      I2 => \^o5\(3),
      I3 => rxdata(6),
      I4 => mode_SD_int,
      I5 => rxdata(7),
      O => \n_0_out_reg[7]_i_1__1\
    );
\out_reg[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(3),
      I1 => mode_SD_int,
      I2 => rxdata(2),
      I3 => \^o5\(0),
      I4 => \n_0_out_reg[8]_i_2\,
      I5 => \^o5\(5),
      O => \n_0_out_reg[8]_i_1__1\
    );
\out_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3AC"
    )
    port map (
      I0 => \^o5\(4),
      I1 => rxdata(7),
      I2 => mode_SD_int,
      I3 => rxdata(8),
      O => \n_0_out_reg[8]_i_2\
    );
out_reg_eav_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Q(6),
      I1 => trs,
      O => eav
    );
out_reg_edh_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => anc,
      I1 => n_0_out_reg_edh_i_2,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => out_reg_edh0
    );
out_reg_edh_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(6),
      I5 => Q(7),
      O => n_0_out_reg_edh_i_2
    );
\out_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_out(0),
      Q => \^descrambler_out\(0),
      R => \<const0>\
    );
\out_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(1),
      Q => \^descrambler_out\(10),
      R => \<const0>\
    );
\out_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(2),
      Q => \^descrambler_out\(11),
      R => \<const0>\
    );
\out_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I15,
      Q => \^descrambler_out\(12),
      R => \<const0>\
    );
\out_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(3),
      Q => \^descrambler_out\(13),
      R => \<const0>\
    );
\out_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(4),
      Q => \^descrambler_out\(14),
      R => \<const0>\
    );
\out_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I14,
      Q => \^descrambler_out\(15),
      R => \<const0>\
    );
\out_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(5),
      Q => \^descrambler_out\(16),
      R => \<const0>\
    );
\out_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(6),
      Q => \^descrambler_out\(17),
      R => \<const0>\
    );
\out_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(7),
      Q => \^descrambler_out\(18),
      R => \<const0>\
    );
\out_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(8),
      Q => \^descrambler_out\(19),
      R => \<const0>\
    );
\out_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_out(1),
      Q => \^descrambler_out\(1),
      R => \<const0>\
    );
\out_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_out(2),
      Q => \^descrambler_out\(2),
      R => \<const0>\
    );
\out_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_out(3),
      Q => \^descrambler_out\(3),
      R => \<const0>\
    );
\out_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_out(4),
      Q => \^descrambler_out\(4),
      R => \<const0>\
    );
\out_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_out(5),
      Q => \^descrambler_out\(5),
      R => \<const0>\
    );
\out_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_out_reg[6]_i_1__1\,
      Q => \^descrambler_out\(6),
      R => \<const0>\
    );
\out_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_out_reg[7]_i_1__1\,
      Q => \^descrambler_out\(7),
      R => \<const0>\
    );
\out_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_out_reg[8]_i_1__1\,
      Q => \^descrambler_out\(8),
      R => \<const0>\
    );
\out_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I6(0),
      Q => \^descrambler_out\(9),
      R => \<const0>\
    );
prev_d19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_in(0),
      Q => \^o1\,
      R => \<const0>\
    );
\prev_nrz_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_20_in,
      Q => prev_nrz(0),
      R => \<const0>\
    );
\prev_nrz_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_21_in,
      Q => prev_nrz(1),
      R => \<const0>\
    );
\prev_nrz_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_22_in,
      Q => \^o5\(0),
      R => \<const0>\
    );
\prev_nrz_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_23_in,
      Q => prev_nrz(3),
      R => \<const0>\
    );
\prev_nrz_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_24_in,
      Q => \^o5\(1),
      R => \<const0>\
    );
\prev_nrz_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_25_in,
      Q => \^o5\(2),
      R => \<const0>\
    );
\prev_nrz_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_26_in,
      Q => \^o5\(3),
      R => \<const0>\
    );
\prev_nrz_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_27_in,
      Q => \^o5\(4),
      R => \<const0>\
    );
\prev_nrz_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I13,
      Q => \^o5\(5),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_multi_sdi_framer is
  port (
    framer_trs : out STD_LOGIC;
    O1 : out STD_LOGIC;
    rx_nsp : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O4 : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    framer_ds1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    trs_rise0 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    all_ones : out STD_LOGIC;
    O15 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_0_in : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    mode_SD_int : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    descrambler_out : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    rx_frame_en : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_multi_sdi_framer;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_multi_sdi_framer is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal barrel_in : STD_LOGIC_VECTOR ( 38 downto 0 );
  signal bs_sel_1 : STD_LOGIC;
  signal bs_sel_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^framer_ds1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^framer_trs\ : STD_LOGIC;
  signal hd_zeros_dly : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal hd_zeros_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal n_0_autodetect_trs_err_i_4 : STD_LOGIC;
  signal n_0_autodetect_trs_err_i_7 : STD_LOGIC;
  signal \n_0_barrel_in[0]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[10]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[11]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[12]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[13]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[14]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[15]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[16]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[17]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[18]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[19]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[1]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[2]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[3]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[4]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[5]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[6]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[7]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[8]_i_1\ : STD_LOGIC;
  signal \n_0_barrel_in[9]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[0]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[0]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[1]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[1]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[2]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[2]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[3]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[3]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[4]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[4]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[5]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[5]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[5]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[6]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[6]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[6]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[7]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[7]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[7]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[8]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[8]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[8]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_1\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_10\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_11\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_2\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_3\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_4\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_5\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_6\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_7\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_8\ : STD_LOGIC;
  signal \n_0_c_int[9]_i_9\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[0]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[10]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[11]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[13]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[14]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[15]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[16]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[17]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[18]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[19]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[1]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[2]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[3]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[4]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[5]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[6]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[7]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[8]\ : STD_LOGIC;
  signal \n_0_dly_reg2_reg[9]\ : STD_LOGIC;
  signal \n_0_dly_reg_reg[18]\ : STD_LOGIC;
  signal \n_0_dly_reg_reg[19]\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[10]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[10]_i_4\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[11]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[1]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[1]_i_3\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[2]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[4]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[5]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[5]_i_3\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[6]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[7]_i_4\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[8]_i_2\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[8]_i_3\ : STD_LOGIC;
  signal \n_0_hd_zeros_dly[9]_i_2\ : STD_LOGIC;
  signal \n_0_in_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_in_reg_reg[12]\ : STD_LOGIC;
  signal n_0_nsp_i_1 : STD_LOGIC;
  signal n_0_nsp_i_10 : STD_LOGIC;
  signal n_0_nsp_i_11 : STD_LOGIC;
  signal n_0_nsp_i_2 : STD_LOGIC;
  signal n_0_nsp_i_3 : STD_LOGIC;
  signal n_0_nsp_i_4 : STD_LOGIC;
  signal n_0_nsp_i_5 : STD_LOGIC;
  signal n_0_nsp_i_6 : STD_LOGIC;
  signal n_0_nsp_i_7 : STD_LOGIC;
  signal n_0_nsp_i_8 : STD_LOGIC;
  signal n_0_nsp_i_9 : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_10\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_11\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_12\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_13\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_14\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_15\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_16\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_17\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_18\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_19\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_20\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_3\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_4\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_5\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_6\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_7\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_8\ : STD_LOGIC;
  signal \n_0_offset_reg[0]_i_9\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_11\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_12\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_13\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_14\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_15\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_16\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_17\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_18\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_19\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_4\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_6\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_7\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_8\ : STD_LOGIC;
  signal \n_0_offset_reg[1]_i_9\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_10\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_11\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_12\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_13\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_14\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_15\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_16\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_17\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_18\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_19\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_20\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_21\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_23\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_24\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_25\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_26\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_28\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_3\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_30\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_31\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_32\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_33\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_34\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_4\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_5\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_6\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_7\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_8\ : STD_LOGIC;
  signal \n_0_offset_reg[2]_i_9\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_10\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_11\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_12\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_13\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_14\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_15\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_16\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_17\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_18\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_19\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_20\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_21\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_22\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_23\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_24\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_25\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_26\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_28\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_29\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_3\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_30\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_31\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_32\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_33\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_34\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_35\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_36\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_37\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_38\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_4\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_41\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_5\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_6\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_7\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_8\ : STD_LOGIC;
  signal \n_0_offset_reg[3]_i_9\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_10\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_11\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_5\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_6\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_7\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_8\ : STD_LOGIC;
  signal \n_0_offset_reg[4]_i_9\ : STD_LOGIC;
  signal \n_0_offset_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_offset_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_ones_reg[2]_srl3_i_2\ : STD_LOGIC;
  signal n_0_trs_i_1 : STD_LOGIC;
  signal \n_0_trs_out[3]_i_10\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_11\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_12\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_13\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_2\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_3\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_4\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_5\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_6\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_7\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_8\ : STD_LOGIC;
  signal \n_0_trs_out[3]_i_9\ : STD_LOGIC;
  signal \n_0_trs_out_reg[0]\ : STD_LOGIC;
  signal \n_0_trs_out_reg[1]\ : STD_LOGIC;
  signal \n_0_trs_out_reg[2]\ : STD_LOGIC;
  signal \n_0_trs_out_reg[3]\ : STD_LOGIC;
  signal \n_0_y_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[1]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[2]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[2]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[3]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[3]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[4]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[4]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[5]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[5]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[5]_i_3\ : STD_LOGIC;
  signal \n_0_y_int[6]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[6]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[6]_i_3\ : STD_LOGIC;
  signal \n_0_y_int[7]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[7]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[7]_i_3\ : STD_LOGIC;
  signal \n_0_y_int[7]_i_4\ : STD_LOGIC;
  signal \n_0_y_int[8]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[8]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[8]_i_3\ : STD_LOGIC;
  signal \n_0_y_int[8]_i_4\ : STD_LOGIC;
  signal \n_0_y_int[9]_i_1\ : STD_LOGIC;
  signal \n_0_y_int[9]_i_2\ : STD_LOGIC;
  signal \n_0_y_int[9]_i_3\ : STD_LOGIC;
  signal \n_0_y_int[9]_i_4\ : STD_LOGIC;
  signal \n_0_y_int[9]_i_5\ : STD_LOGIC;
  signal \n_0_y_int[9]_i_6\ : STD_LOGIC;
  signal \n_0_y_int[9]_i_7\ : STD_LOGIC;
  signal \n_0_zeros[0]_i_2\ : STD_LOGIC;
  signal offset_val : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal \^p_2_in\ : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal \^p_3_in\ : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^rx_nsp\ : STD_LOGIC;
  signal trs_detected : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \barrel_in[0]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \barrel_in[10]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \barrel_in[11]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \barrel_in[12]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \barrel_in[13]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \barrel_in[14]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \barrel_in[15]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \barrel_in[16]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \barrel_in[17]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \barrel_in[18]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \barrel_in[19]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \barrel_in[1]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \barrel_in[2]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \barrel_in[3]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \barrel_in[4]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \barrel_in[5]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \barrel_in[6]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \barrel_in[7]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \barrel_in[8]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \barrel_in[9]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \c_int[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \c_int[1]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \c_int[2]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \c_int[3]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \c_int[4]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \c_int[5]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \c_int[6]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \c_int[7]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \c_int[8]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \c_int[9]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \hd_zeros_dly[10]_i_2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \hd_zeros_dly[12]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \hd_zeros_dly[14]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \hd_zeros_dly[2]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \hd_zeros_dly[2]_i_3\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \hd_zeros_dly[5]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \hd_zeros_dly[7]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \hd_zeros_dly[7]_i_4\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \hd_zeros_dly[9]_i_2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of nsp_i_11 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \offset_reg[0]_i_16\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \offset_reg[0]_i_18\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \offset_reg[0]_i_20\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \offset_reg[0]_i_9\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \offset_reg[1]_i_13\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \offset_reg[1]_i_14\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \offset_reg[1]_i_16\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \offset_reg[1]_i_17\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \offset_reg[1]_i_6\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \offset_reg[1]_i_8\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_10\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_11\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_19\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_20\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_21\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_24\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_26\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_28\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_33\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_34\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_5\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_7\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \offset_reg[2]_i_9\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_10\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_12\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_14\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_15\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_16\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_18\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_20\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_23\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_25\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_26\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_28\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_35\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_36\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_38\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \offset_reg[3]_i_41\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \offset_reg[4]_i_10\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \offset_reg[4]_i_8\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \offset_reg[4]_i_9\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \trs_out[3]_i_11\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \trs_out[3]_i_12\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \trs_out[3]_i_13\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \trs_out[3]_i_7\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \trs_out[3]_i_8\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \y_int[9]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \y_int[9]_i_3\ : label is "soft_lutpair443";
begin
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O13 <= \^o13\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  framer_ds1(9 downto 0) <= \^framer_ds1\(9 downto 0);
  framer_trs <= \^framer_trs\;
  p_1_in <= \^p_1_in\;
  p_2_in <= \^p_2_in\;
  p_3_in <= \^p_3_in\;
  p_6_in <= \^p_6_in\;
  rx_nsp <= \^rx_nsp\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
autodetect_trs_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0000"
    )
    port map (
      I0 => n_0_autodetect_trs_err_i_4,
      I1 => \^framer_ds1\(9),
      I2 => \^framer_ds1\(0),
      I3 => \^framer_ds1\(1),
      I4 => \^o1\,
      I5 => mode_SD_int,
      O => O12
    );
autodetect_trs_err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF69F9FF6"
    )
    port map (
      I0 => \^framer_ds1\(4),
      I1 => \^framer_ds1\(8),
      I2 => \^framer_ds1\(6),
      I3 => \^framer_ds1\(2),
      I4 => \^framer_ds1\(3),
      I5 => n_0_autodetect_trs_err_i_7,
      O => n_0_autodetect_trs_err_i_4
    );
autodetect_trs_err_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F96F9FF6"
    )
    port map (
      I0 => \^framer_ds1\(3),
      I1 => \^framer_ds1\(8),
      I2 => \^framer_ds1\(5),
      I3 => \^framer_ds1\(7),
      I4 => \^framer_ds1\(6),
      O => n_0_autodetect_trs_err_i_7
    );
\barrel_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[10]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[0]\,
      O => \n_0_barrel_in[0]_i_1\
    );
\barrel_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_30_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[10]\,
      O => \n_0_barrel_in[10]_i_1\
    );
\barrel_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_31_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[11]\,
      O => \n_0_barrel_in[11]_i_1\
    );
\barrel_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_32_in,
      I1 => mode_SD_int,
      I2 => p_7_in,
      O => \n_0_barrel_in[12]_i_1\
    );
\barrel_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_33_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[13]\,
      O => \n_0_barrel_in[13]_i_1\
    );
\barrel_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_34_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[14]\,
      O => \n_0_barrel_in[14]_i_1\
    );
\barrel_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_35_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[15]\,
      O => \n_0_barrel_in[15]_i_1\
    );
\barrel_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_36_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[16]\,
      O => \n_0_barrel_in[16]_i_1\
    );
\barrel_in[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_37_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[17]\,
      O => \n_0_barrel_in[17]_i_1\
    );
\barrel_in[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg_reg[18]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[18]\,
      O => \n_0_barrel_in[18]_i_1\
    );
\barrel_in[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
    port map (
      I0 => barrel_in(19),
      I1 => \n_0_dly_reg2_reg[19]\,
      I2 => mode_SD_int,
      I3 => p_0_in,
      O => \n_0_barrel_in[19]_i_1\
    );
\barrel_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[11]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[1]\,
      O => \n_0_barrel_in[1]_i_1\
    );
\barrel_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_7_in,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[2]\,
      O => \n_0_barrel_in[2]_i_1\
    );
\barrel_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[13]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[3]\,
      O => \n_0_barrel_in[3]_i_1\
    );
\barrel_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[14]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[4]\,
      O => \n_0_barrel_in[4]_i_1\
    );
\barrel_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[15]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[5]\,
      O => \n_0_barrel_in[5]_i_1\
    );
\barrel_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[16]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[6]\,
      O => \n_0_barrel_in[6]_i_1\
    );
\barrel_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[17]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[7]\,
      O => \n_0_barrel_in[7]_i_1\
    );
\barrel_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[18]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[8]\,
      O => \n_0_barrel_in[8]_i_1\
    );
\barrel_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[19]\,
      I1 => mode_SD_int,
      I2 => \n_0_dly_reg2_reg[9]\,
      O => \n_0_barrel_in[9]_i_1\
    );
\barrel_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[0]_i_1\,
      Q => barrel_in(0),
      R => \<const0>\
    );
\barrel_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[10]_i_1\,
      Q => barrel_in(10),
      R => \<const0>\
    );
\barrel_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[11]_i_1\,
      Q => barrel_in(11),
      R => \<const0>\
    );
\barrel_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[12]_i_1\,
      Q => barrel_in(12),
      R => \<const0>\
    );
\barrel_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[13]_i_1\,
      Q => barrel_in(13),
      R => \<const0>\
    );
\barrel_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[14]_i_1\,
      Q => barrel_in(14),
      R => \<const0>\
    );
\barrel_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[15]_i_1\,
      Q => barrel_in(15),
      R => \<const0>\
    );
\barrel_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[16]_i_1\,
      Q => barrel_in(16),
      R => \<const0>\
    );
\barrel_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[17]_i_1\,
      Q => barrel_in(17),
      R => \<const0>\
    );
\barrel_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[18]_i_1\,
      Q => barrel_in(18),
      R => \<const0>\
    );
\barrel_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_barrel_in[19]_i_1\,
      Q => barrel_in(19),
      R => \<const0>\
    );
\barrel_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[1]_i_1\,
      Q => barrel_in(1),
      R => \<const0>\
    );
\barrel_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_20_in,
      Q => barrel_in(20),
      R => \<const0>\
    );
\barrel_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_21_in,
      Q => barrel_in(21),
      R => \<const0>\
    );
\barrel_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_22_in,
      Q => barrel_in(22),
      R => \<const0>\
    );
\barrel_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_23_in,
      Q => barrel_in(23),
      R => \<const0>\
    );
\barrel_in_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_24_in,
      Q => barrel_in(24),
      R => \<const0>\
    );
\barrel_in_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_25_in,
      Q => barrel_in(25),
      R => \<const0>\
    );
\barrel_in_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_26_in,
      Q => barrel_in(26),
      R => \<const0>\
    );
\barrel_in_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_27_in,
      Q => barrel_in(27),
      R => \<const0>\
    );
\barrel_in_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_in,
      Q => barrel_in(28),
      R => \<const0>\
    );
\barrel_in_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_29_in,
      Q => barrel_in(29),
      R => \<const0>\
    );
\barrel_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[2]_i_1\,
      Q => barrel_in(2),
      R => \<const0>\
    );
\barrel_in_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_30_in,
      Q => barrel_in(30),
      R => \<const0>\
    );
\barrel_in_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_31_in,
      Q => barrel_in(31),
      R => \<const0>\
    );
\barrel_in_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_32_in,
      Q => barrel_in(32),
      R => \<const0>\
    );
\barrel_in_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_33_in,
      Q => barrel_in(33),
      R => \<const0>\
    );
\barrel_in_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_34_in,
      Q => barrel_in(34),
      R => \<const0>\
    );
\barrel_in_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_35_in,
      Q => barrel_in(35),
      R => \<const0>\
    );
\barrel_in_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_36_in,
      Q => barrel_in(36),
      R => \<const0>\
    );
\barrel_in_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_37_in,
      Q => barrel_in(37),
      R => \<const0>\
    );
\barrel_in_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_dly_reg_reg[18]\,
      Q => barrel_in(38),
      R => \<const0>\
    );
\barrel_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[3]_i_1\,
      Q => barrel_in(3),
      R => \<const0>\
    );
\barrel_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[4]_i_1\,
      Q => barrel_in(4),
      R => \<const0>\
    );
\barrel_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[5]_i_1\,
      Q => barrel_in(5),
      R => \<const0>\
    );
\barrel_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[6]_i_1\,
      Q => barrel_in(6),
      R => \<const0>\
    );
\barrel_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[7]_i_1\,
      Q => barrel_in(7),
      R => \<const0>\
    );
\barrel_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[8]_i_1\,
      Q => barrel_in(8),
      R => \<const0>\
    );
\barrel_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_barrel_in[9]_i_1\,
      Q => barrel_in(9),
      R => \<const0>\
    );
\c_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[1]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[0]_i_2\,
      O => \n_0_c_int[0]_i_1\
    );
\c_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[6]_i_3\,
      I1 => bs_sel_2(0),
      I2 => \n_0_c_int[2]_i_3\,
      I3 => \n_0_offset_reg_reg[1]\,
      I4 => \n_0_c_int[4]_i_3\,
      I5 => \n_0_c_int[0]_i_3\,
      O => \n_0_c_int[0]_i_2\
    );
\c_int[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(24),
      I1 => barrel_in(8),
      I2 => bs_sel_2(1),
      I3 => barrel_in(16),
      I4 => bs_sel_1,
      I5 => barrel_in(0),
      O => \n_0_c_int[0]_i_3\
    );
\c_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[2]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[1]_i_2\,
      O => \n_0_c_int[1]_i_1\
    );
\c_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[7]_i_3\,
      I1 => bs_sel_2(0),
      I2 => \n_0_c_int[3]_i_3\,
      I3 => \n_0_offset_reg_reg[1]\,
      I4 => \n_0_c_int[5]_i_3\,
      I5 => \n_0_c_int[1]_i_3\,
      O => \n_0_c_int[1]_i_2\
    );
\c_int[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(25),
      I1 => barrel_in(9),
      I2 => bs_sel_2(1),
      I3 => barrel_in(17),
      I4 => bs_sel_1,
      I5 => barrel_in(1),
      O => \n_0_c_int[1]_i_3\
    );
\c_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[3]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[2]_i_2\,
      O => \n_0_c_int[2]_i_1\
    );
\c_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
    port map (
      I0 => \n_0_c_int[6]_i_3\,
      I1 => bs_sel_2(0),
      I2 => \n_0_c_int[2]_i_3\,
      I3 => \n_0_c_int[8]_i_3\,
      I4 => \n_0_c_int[4]_i_3\,
      I5 => \n_0_offset_reg_reg[1]\,
      O => \n_0_c_int[2]_i_2\
    );
\c_int[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(26),
      I1 => barrel_in(10),
      I2 => bs_sel_2(1),
      I3 => barrel_in(18),
      I4 => bs_sel_1,
      I5 => barrel_in(2),
      O => \n_0_c_int[2]_i_3\
    );
\c_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[4]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[3]_i_2\,
      O => \n_0_c_int[3]_i_1\
    );
\c_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
    port map (
      I0 => \n_0_c_int[9]_i_11\,
      I1 => bs_sel_2(0),
      I2 => \n_0_c_int[5]_i_3\,
      I3 => \n_0_c_int[7]_i_3\,
      I4 => \n_0_c_int[3]_i_3\,
      I5 => \n_0_offset_reg_reg[1]\,
      O => \n_0_c_int[3]_i_2\
    );
\c_int[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(27),
      I1 => barrel_in(11),
      I2 => bs_sel_2(1),
      I3 => barrel_in(19),
      I4 => bs_sel_1,
      I5 => barrel_in(3),
      O => \n_0_c_int[3]_i_3\
    );
\c_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[5]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[4]_i_2\,
      O => \n_0_c_int[4]_i_1\
    );
\c_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_c_int[9]_i_7\,
      I1 => \n_0_c_int[6]_i_3\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[8]_i_3\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[4]_i_3\,
      O => \n_0_c_int[4]_i_2\
    );
\c_int[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(28),
      I1 => barrel_in(12),
      I2 => bs_sel_2(1),
      I3 => barrel_in(20),
      I4 => bs_sel_1,
      I5 => barrel_in(4),
      O => \n_0_c_int[4]_i_3\
    );
\c_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[6]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[5]_i_2\,
      O => \n_0_c_int[5]_i_1\
    );
\c_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_c_int[9]_i_9\,
      I1 => \n_0_c_int[7]_i_3\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_11\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[5]_i_3\,
      O => \n_0_c_int[5]_i_2\
    );
\c_int[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(29),
      I1 => barrel_in(13),
      I2 => bs_sel_2(1),
      I3 => barrel_in(21),
      I4 => bs_sel_1,
      I5 => barrel_in(5),
      O => \n_0_c_int[5]_i_3\
    );
\c_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[7]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[6]_i_2\,
      O => \n_0_c_int[6]_i_1\
    );
\c_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_c_int[9]_i_5\,
      I1 => \n_0_c_int[8]_i_3\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_7\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[6]_i_3\,
      O => \n_0_c_int[6]_i_2\
    );
\c_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(30),
      I1 => barrel_in(14),
      I2 => bs_sel_2(1),
      I3 => barrel_in(22),
      I4 => bs_sel_1,
      I5 => barrel_in(6),
      O => \n_0_c_int[6]_i_3\
    );
\c_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[8]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[7]_i_2\,
      O => \n_0_c_int[7]_i_1\
    );
\c_int[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_c_int[9]_i_10\,
      I1 => \n_0_c_int[9]_i_11\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_9\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[7]_i_3\,
      O => \n_0_c_int[7]_i_2\
    );
\c_int[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(31),
      I1 => barrel_in(15),
      I2 => bs_sel_2(1),
      I3 => barrel_in(23),
      I4 => bs_sel_1,
      I5 => barrel_in(7),
      O => \n_0_c_int[7]_i_3\
    );
\c_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[9]_i_3\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[8]_i_2\,
      O => \n_0_c_int[8]_i_1\
    );
\c_int[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_c_int[9]_i_6\,
      I1 => \n_0_c_int[9]_i_7\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_5\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[8]_i_3\,
      O => \n_0_c_int[8]_i_2\
    );
\c_int[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(32),
      I1 => barrel_in(16),
      I2 => bs_sel_2(1),
      I3 => barrel_in(24),
      I4 => bs_sel_1,
      I5 => barrel_in(8),
      O => \n_0_c_int[8]_i_3\
    );
\c_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_c_int[9]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[9]_i_3\,
      O => \n_0_c_int[9]_i_1\
    );
\c_int[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(37),
      I1 => barrel_in(21),
      I2 => bs_sel_2(1),
      I3 => barrel_in(29),
      I4 => bs_sel_1,
      I5 => barrel_in(13),
      O => \n_0_c_int[9]_i_10\
    );
\c_int[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(33),
      I1 => barrel_in(17),
      I2 => bs_sel_2(1),
      I3 => barrel_in(25),
      I4 => bs_sel_1,
      I5 => barrel_in(9),
      O => \n_0_c_int[9]_i_11\
    );
\c_int[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_c_int[9]_i_4\,
      I1 => \n_0_c_int[9]_i_5\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_6\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_7\,
      O => \n_0_c_int[9]_i_2\
    );
\c_int[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_c_int[9]_i_8\,
      I1 => \n_0_c_int[9]_i_9\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_10\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_11\,
      O => \n_0_c_int[9]_i_3\
    );
\c_int[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(24),
      I1 => bs_sel_2(1),
      I2 => barrel_in(32),
      I3 => bs_sel_1,
      I4 => barrel_in(16),
      O => \n_0_c_int[9]_i_4\
    );
\c_int[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(36),
      I1 => barrel_in(20),
      I2 => bs_sel_2(1),
      I3 => barrel_in(28),
      I4 => bs_sel_1,
      I5 => barrel_in(12),
      O => \n_0_c_int[9]_i_5\
    );
\c_int[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(38),
      I1 => barrel_in(22),
      I2 => bs_sel_2(1),
      I3 => barrel_in(30),
      I4 => bs_sel_1,
      I5 => barrel_in(14),
      O => \n_0_c_int[9]_i_6\
    );
\c_int[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(34),
      I1 => barrel_in(18),
      I2 => bs_sel_2(1),
      I3 => barrel_in(26),
      I4 => bs_sel_1,
      I5 => barrel_in(10),
      O => \n_0_c_int[9]_i_7\
    );
\c_int[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(23),
      I1 => bs_sel_2(1),
      I2 => barrel_in(31),
      I3 => bs_sel_1,
      I4 => barrel_in(15),
      O => \n_0_c_int[9]_i_8\
    );
\c_int[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => barrel_in(35),
      I1 => barrel_in(19),
      I2 => bs_sel_2(1),
      I3 => barrel_in(27),
      I4 => bs_sel_1,
      I5 => barrel_in(11),
      O => \n_0_c_int[9]_i_9\
    );
\c_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[0]_i_1\,
      Q => O15(0),
      R => \<const0>\
    );
\c_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[1]_i_1\,
      Q => O15(1),
      R => \<const0>\
    );
\c_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[2]_i_1\,
      Q => O15(2),
      R => \<const0>\
    );
\c_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[3]_i_1\,
      Q => O15(3),
      R => \<const0>\
    );
\c_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[4]_i_1\,
      Q => O15(4),
      R => \<const0>\
    );
\c_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[5]_i_1\,
      Q => O15(5),
      R => \<const0>\
    );
\c_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[6]_i_1\,
      Q => O15(6),
      R => \<const0>\
    );
\c_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[7]_i_1\,
      Q => O15(7),
      R => \<const0>\
    );
\c_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[8]_i_1\,
      Q => O15(8),
      R => \<const0>\
    );
\c_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_c_int[9]_i_1\,
      Q => O15(9),
      R => \<const0>\
    );
\dly_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_20_in,
      Q => \n_0_dly_reg2_reg[0]\,
      R => \<const0>\
    );
\dly_reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_30_in,
      Q => \n_0_dly_reg2_reg[10]\,
      R => \<const0>\
    );
\dly_reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_31_in,
      Q => \n_0_dly_reg2_reg[11]\,
      R => \<const0>\
    );
\dly_reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_32_in,
      Q => p_7_in,
      R => \<const0>\
    );
\dly_reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_33_in,
      Q => \n_0_dly_reg2_reg[13]\,
      R => \<const0>\
    );
\dly_reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_34_in,
      Q => \n_0_dly_reg2_reg[14]\,
      R => \<const0>\
    );
\dly_reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_35_in,
      Q => \n_0_dly_reg2_reg[15]\,
      R => \<const0>\
    );
\dly_reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_36_in,
      Q => \n_0_dly_reg2_reg[16]\,
      R => \<const0>\
    );
\dly_reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_37_in,
      Q => \n_0_dly_reg2_reg[17]\,
      R => \<const0>\
    );
\dly_reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_dly_reg_reg[18]\,
      Q => \n_0_dly_reg2_reg[18]\,
      R => \<const0>\
    );
\dly_reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_dly_reg_reg[19]\,
      Q => \n_0_dly_reg2_reg[19]\,
      R => \<const0>\
    );
\dly_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_21_in,
      Q => \n_0_dly_reg2_reg[1]\,
      R => \<const0>\
    );
\dly_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_22_in,
      Q => \n_0_dly_reg2_reg[2]\,
      R => \<const0>\
    );
\dly_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_23_in,
      Q => \n_0_dly_reg2_reg[3]\,
      R => \<const0>\
    );
\dly_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_24_in,
      Q => \n_0_dly_reg2_reg[4]\,
      R => \<const0>\
    );
\dly_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_25_in,
      Q => \n_0_dly_reg2_reg[5]\,
      R => \<const0>\
    );
\dly_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_26_in,
      Q => \n_0_dly_reg2_reg[6]\,
      R => \<const0>\
    );
\dly_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_27_in,
      Q => \n_0_dly_reg2_reg[7]\,
      R => \<const0>\
    );
\dly_reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_28_in,
      Q => \n_0_dly_reg2_reg[8]\,
      R => \<const0>\
    );
\dly_reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_29_in,
      Q => \n_0_dly_reg2_reg[9]\,
      R => \<const0>\
    );
\dly_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_in_reg_reg[0]\,
      Q => p_20_in,
      R => \<const0>\
    );
\dly_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_9_in,
      Q => p_30_in,
      R => \<const0>\
    );
\dly_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_8_in,
      Q => p_31_in,
      R => \<const0>\
    );
\dly_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_in_reg_reg[12]\,
      Q => p_32_in,
      R => \<const0>\
    );
\dly_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \^p_6_in\,
      Q => p_33_in,
      R => \<const0>\
    );
\dly_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \^o6\,
      Q => p_34_in,
      R => \<const0>\
    );
\dly_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \^o5\,
      Q => p_35_in,
      R => \<const0>\
    );
\dly_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \^p_3_in\,
      Q => p_36_in,
      R => \<const0>\
    );
\dly_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \^p_2_in\,
      Q => p_37_in,
      R => \<const0>\
    );
\dly_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \^o4\,
      Q => \n_0_dly_reg_reg[18]\,
      R => \<const0>\
    );
\dly_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \^p_1_in\,
      Q => \n_0_dly_reg_reg[19]\,
      R => \<const0>\
    );
\dly_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_18_in,
      Q => p_21_in,
      R => \<const0>\
    );
\dly_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_17_in,
      Q => p_22_in,
      R => \<const0>\
    );
\dly_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_16_in,
      Q => p_23_in,
      R => \<const0>\
    );
\dly_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_15_in,
      Q => p_24_in,
      R => \<const0>\
    );
\dly_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_14_in,
      Q => p_25_in,
      R => \<const0>\
    );
\dly_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_13_in,
      Q => p_26_in,
      R => \<const0>\
    );
\dly_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_12_in,
      Q => p_27_in,
      R => \<const0>\
    );
\dly_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_11_in,
      Q => p_28_in,
      R => \<const0>\
    );
\dly_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => p_10_in,
      Q => p_29_in,
      R => \<const0>\
    );
\hd_zeros_dly[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[1]_i_2\,
      I1 => \n_0_in_reg_reg[0]\,
      I2 => \^p_2_in\,
      I3 => \^o4\,
      I4 => \n_0_hd_zeros_dly[5]_i_3\,
      O => hd_zeros_in(0)
    );
\hd_zeros_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \^o8\,
      I1 => \n_0_hd_zeros_dly[10]_i_2\,
      I2 => descrambler_out(8),
      I3 => descrambler_out(9),
      I4 => I8,
      I5 => \n_0_hd_zeros_dly[10]_i_4\,
      O => hd_zeros_in(10)
    );
\hd_zeros_dly[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => descrambler_out(4),
      I1 => descrambler_out(3),
      I2 => \^p_6_in\,
      I3 => \n_0_in_reg_reg[12]\,
      I4 => p_9_in,
      O => \n_0_hd_zeros_dly[10]_i_2\
    );
\hd_zeros_dly[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_8_in,
      I1 => \^o6\,
      I2 => \^o5\,
      I3 => \^p_1_in\,
      O => \n_0_hd_zeros_dly[10]_i_4\
    );
\hd_zeros_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => I7,
      I1 => \n_0_hd_zeros_dly[11]_i_2\,
      I2 => p_8_in,
      I3 => \^o6\,
      I4 => \^o5\,
      I5 => \^p_1_in\,
      O => hd_zeros_in(11)
    );
\hd_zeros_dly[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^p_3_in\,
      I1 => descrambler_out(0),
      I2 => \^p_2_in\,
      I3 => \^o4\,
      I4 => descrambler_out(8),
      O => \n_0_hd_zeros_dly[11]_i_2\
    );
\hd_zeros_dly[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o5\,
      O => \^o11\
    );
\hd_zeros_dly[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => descrambler_out(7),
      I1 => descrambler_out(0),
      I2 => \^p_2_in\,
      I3 => \^o4\,
      I4 => \^p_3_in\,
      O => \^o8\
    );
\hd_zeros_dly[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => I5,
      I1 => \^p_3_in\,
      I2 => I6,
      I3 => \^o6\,
      I4 => \^o5\,
      O => hd_zeros_in(14)
    );
\hd_zeros_dly[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[1]_i_2\,
      I1 => \n_0_hd_zeros_dly[5]_i_3\,
      I2 => descrambler_out(0),
      I3 => \^p_2_in\,
      I4 => \^o4\,
      O => hd_zeros_in(1)
    );
\hd_zeros_dly[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[1]_i_3\,
      I1 => \n_0_hd_zeros_dly[10]_i_4\,
      I2 => p_17_in,
      I3 => p_18_in,
      I4 => \^p_3_in\,
      I5 => p_11_in,
      O => \n_0_hd_zeros_dly[1]_i_2\
    );
\hd_zeros_dly[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => p_15_in,
      I1 => p_16_in,
      I2 => p_14_in,
      I3 => p_13_in,
      I4 => p_12_in,
      I5 => p_10_in,
      O => \n_0_hd_zeros_dly[1]_i_3\
    );
\hd_zeros_dly[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[2]_i_2\,
      I1 => \n_0_hd_zeros_dly[4]_i_2\,
      I2 => p_17_in,
      I3 => p_16_in,
      I4 => \^o7\,
      I5 => \n_0_hd_zeros_dly[10]_i_4\,
      O => hd_zeros_in(2)
    );
\hd_zeros_dly[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => p_11_in,
      I1 => descrambler_out(0),
      I2 => \^p_2_in\,
      I3 => \^o4\,
      I4 => \^p_3_in\,
      O => \n_0_hd_zeros_dly[2]_i_2\
    );
\hd_zeros_dly[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => descrambler_out(1),
      I1 => \n_0_in_reg_reg[12]\,
      I2 => \^p_6_in\,
      O => \^o7\
    );
\hd_zeros_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \^o9\,
      I1 => p_13_in,
      I2 => p_14_in,
      I3 => p_15_in,
      I4 => p_16_in,
      I5 => \^o10\,
      O => hd_zeros_in(3)
    );
\hd_zeros_dly[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \^o9\,
      I1 => \n_0_hd_zeros_dly[4]_i_2\,
      I2 => descrambler_out(3),
      I3 => \n_0_in_reg_reg[12]\,
      I4 => \^p_6_in\,
      O => hd_zeros_in(4)
    );
\hd_zeros_dly[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_14_in,
      I1 => p_13_in,
      I2 => p_12_in,
      I3 => p_10_in,
      I4 => p_9_in,
      I5 => p_15_in,
      O => \n_0_hd_zeros_dly[4]_i_2\
    );
\hd_zeros_dly[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \^o9\,
      I1 => \n_0_hd_zeros_dly[5]_i_2\,
      I2 => descrambler_out(4),
      I3 => descrambler_out(3),
      I4 => \n_0_hd_zeros_dly[5]_i_3\,
      O => hd_zeros_in(5)
    );
\hd_zeros_dly[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => p_13_in,
      I3 => p_14_in,
      O => \n_0_hd_zeros_dly[5]_i_2\
    );
\hd_zeros_dly[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => p_9_in,
      I1 => \n_0_in_reg_reg[12]\,
      I2 => \^p_6_in\,
      O => \n_0_hd_zeros_dly[5]_i_3\
    );
\hd_zeros_dly[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \^o9\,
      I1 => \n_0_hd_zeros_dly[6]_i_2\,
      I2 => descrambler_out(3),
      I3 => \n_0_in_reg_reg[12]\,
      I4 => \^p_6_in\,
      O => hd_zeros_in(6)
    );
\hd_zeros_dly[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => p_13_in,
      I3 => p_9_in,
      I4 => descrambler_out(4),
      I5 => descrambler_out(5),
      O => \n_0_hd_zeros_dly[6]_i_2\
    );
\hd_zeros_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^p_3_in\,
      I1 => \n_0_hd_zeros_dly[7]_i_4\,
      I2 => p_11_in,
      I3 => \n_0_hd_zeros_dly[10]_i_4\,
      I4 => descrambler_out(1),
      I5 => descrambler_out(2),
      O => \^o9\
    );
\hd_zeros_dly[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \^p_6_in\,
      I1 => \n_0_in_reg_reg[12]\,
      I2 => p_9_in,
      I3 => p_10_in,
      I4 => p_12_in,
      O => \^o10\
    );
\hd_zeros_dly[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => descrambler_out(0),
      I1 => \^p_2_in\,
      I2 => \^o4\,
      O => \n_0_hd_zeros_dly[7]_i_4\
    );
\hd_zeros_dly[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[8]_i_2\,
      I1 => descrambler_out(0),
      I2 => \^p_2_in\,
      I3 => \^o4\,
      I4 => p_11_in,
      O => hd_zeros_in(8)
    );
\hd_zeros_dly[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[5]_i_3\,
      I1 => \n_0_hd_zeros_dly[8]_i_3\,
      I2 => \^o11\,
      I3 => \^p_1_in\,
      I4 => descrambler_out(5),
      I5 => descrambler_out(4),
      O => \n_0_hd_zeros_dly[8]_i_2\
    );
\hd_zeros_dly[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => I17,
      I1 => \^p_3_in\,
      I2 => descrambler_out(7),
      I3 => p_10_in,
      I4 => p_8_in,
      O => \n_0_hd_zeros_dly[8]_i_3\
    );
\hd_zeros_dly[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[9]_i_2\,
      O => hd_zeros_in(9)
    );
\hd_zeros_dly[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => descrambler_out(0),
      I1 => \^p_2_in\,
      I2 => \^o4\,
      I3 => descrambler_out(8),
      I4 => \n_0_hd_zeros_dly[8]_i_2\,
      O => \n_0_hd_zeros_dly[9]_i_2\
    );
\hd_zeros_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(0),
      Q => hd_zeros_dly(0),
      R => \<const0>\
    );
\hd_zeros_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(10),
      Q => hd_zeros_dly(10),
      R => \<const0>\
    );
\hd_zeros_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(11),
      Q => hd_zeros_dly(11),
      R => \<const0>\
    );
\hd_zeros_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(1),
      Q => hd_zeros_dly(12),
      R => \<const0>\
    );
\hd_zeros_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(2),
      Q => hd_zeros_dly(13),
      R => \<const0>\
    );
\hd_zeros_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(14),
      Q => hd_zeros_dly(14),
      R => \<const0>\
    );
\hd_zeros_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(3),
      Q => hd_zeros_dly(15),
      R => \<const0>\
    );
\hd_zeros_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(4),
      Q => hd_zeros_dly(16),
      R => \<const0>\
    );
\hd_zeros_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(5),
      Q => hd_zeros_dly(17),
      R => \<const0>\
    );
\hd_zeros_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(6),
      Q => hd_zeros_dly(18),
      R => \<const0>\
    );
\hd_zeros_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(7),
      Q => hd_zeros_dly(19),
      R => \<const0>\
    );
\hd_zeros_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(1),
      Q => hd_zeros_dly(1),
      R => \<const0>\
    );
\hd_zeros_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(2),
      Q => hd_zeros_dly(2),
      R => \<const0>\
    );
\hd_zeros_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(3),
      Q => hd_zeros_dly(3),
      R => \<const0>\
    );
\hd_zeros_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(4),
      Q => hd_zeros_dly(4),
      R => \<const0>\
    );
\hd_zeros_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(5),
      Q => hd_zeros_dly(5),
      R => \<const0>\
    );
\hd_zeros_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(6),
      Q => hd_zeros_dly(6),
      R => \<const0>\
    );
\hd_zeros_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => I3(0),
      Q => hd_zeros_dly(7),
      R => \<const0>\
    );
\hd_zeros_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(8),
      Q => hd_zeros_dly(8),
      R => \<const0>\
    );
\hd_zeros_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => hd_zeros_in(9),
      Q => hd_zeros_dly(9),
      R => \<const0>\
    );
\in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(0),
      Q => \n_0_in_reg_reg[0]\,
      R => \<const0>\
    );
\in_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(10),
      Q => p_9_in,
      R => \<const0>\
    );
\in_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(11),
      Q => p_8_in,
      R => \<const0>\
    );
\in_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(12),
      Q => \n_0_in_reg_reg[12]\,
      R => \<const0>\
    );
\in_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(13),
      Q => \^p_6_in\,
      R => \<const0>\
    );
\in_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(14),
      Q => \^o6\,
      R => \<const0>\
    );
\in_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(15),
      Q => \^o5\,
      R => \<const0>\
    );
\in_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(16),
      Q => \^p_3_in\,
      R => \<const0>\
    );
\in_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(17),
      Q => \^p_2_in\,
      R => \<const0>\
    );
\in_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(18),
      Q => \^o4\,
      R => \<const0>\
    );
\in_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(19),
      Q => \^p_1_in\,
      R => \<const0>\
    );
\in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(1),
      Q => p_18_in,
      R => \<const0>\
    );
\in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(2),
      Q => p_17_in,
      R => \<const0>\
    );
\in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(3),
      Q => p_16_in,
      R => \<const0>\
    );
\in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(4),
      Q => p_15_in,
      R => \<const0>\
    );
\in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(5),
      Q => p_14_in,
      R => \<const0>\
    );
\in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(6),
      Q => p_13_in,
      R => \<const0>\
    );
\in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(7),
      Q => p_12_in,
      R => \<const0>\
    );
\in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(8),
      Q => p_11_in,
      R => \<const0>\
    );
\in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => descrambler_out(9),
      Q => p_10_in,
      R => \<const0>\
    );
nsp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545FFFF55450000"
    )
    port map (
      I0 => rx_frame_en,
      I1 => n_0_nsp_i_2,
      I2 => n_0_nsp_i_3,
      I3 => n_0_nsp_i_4,
      I4 => n_0_nsp_i_5,
      I5 => \^rx_nsp\,
      O => n_0_nsp_i_1
    );
nsp_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_23\,
      I1 => \n_0_offset_reg[3]_i_15\,
      I2 => n_0_nsp_i_11,
      I3 => p_20_in,
      I4 => p_7_in,
      I5 => \n_0_offset_reg[3]_i_36\,
      O => n_0_nsp_i_10
    );
nsp_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_25_in,
      I1 => hd_zeros_dly(10),
      I2 => \n_0_dly_reg2_reg[16]\,
      I3 => \n_0_dly_reg2_reg[15]\,
      I4 => \n_0_dly_reg2_reg[19]\,
      O => n_0_nsp_i_11
    );
nsp_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F10EFFFFFFFFF10E"
    )
    port map (
      I0 => n_0_nsp_i_6,
      I1 => \n_0_offset_reg[1]_i_4\,
      I2 => n_0_nsp_i_7,
      I3 => \n_0_offset_reg_reg[1]\,
      I4 => offset_val(3),
      I5 => bs_sel_2(1),
      O => n_0_nsp_i_2
    );
nsp_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5555"
    )
    port map (
      I0 => \n_0_offset_reg_reg[0]\,
      I1 => \n_0_offset_reg[0]_i_7\,
      I2 => n_0_nsp_i_8,
      I3 => \n_0_offset_reg[0]_i_3\,
      I4 => \n_0_offset_reg[0]_i_2\,
      O => n_0_nsp_i_3
    );
nsp_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFFFE1"
    )
    port map (
      I0 => mode_SD_int,
      I1 => \^o2\,
      I2 => bs_sel_1,
      I3 => offset_val(2),
      I4 => bs_sel_2(0),
      O => n_0_nsp_i_4
    );
nsp_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222222202"
    )
    port map (
      I0 => p_0_in,
      I1 => \n_0_trs_out[3]_i_3\,
      I2 => \^o2\,
      I3 => \n_0_offset_reg[1]_i_4\,
      I4 => \n_0_trs_out[3]_i_2\,
      I5 => n_0_nsp_i_9,
      O => n_0_nsp_i_5
    );
nsp_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_6\,
      I1 => \n_0_offset_reg[3]_i_5\,
      I2 => \^o3\,
      I3 => mode_SD_int,
      O => n_0_nsp_i_6
    );
nsp_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => \n_0_offset_reg[1]_i_7\,
      I1 => \n_0_offset_reg[1]_i_6\,
      I2 => I2,
      O => n_0_nsp_i_7
    );
nsp_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00540000"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_13\,
      I1 => \n_0_offset_reg[3]_i_15\,
      I2 => \n_0_offset_reg[0]_i_12\,
      I3 => \n_0_offset_reg[0]_i_5\,
      I4 => \n_0_offset_reg[0]_i_4\,
      O => n_0_nsp_i_8
    );
nsp_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAEA"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_22\,
      I1 => n_0_nsp_i_10,
      I2 => hd_zeros_in(10),
      I3 => \n_0_offset_reg[3]_i_25\,
      I4 => \n_0_offset_reg[3]_i_5\,
      I5 => \n_0_offset_reg[3]_i_3\,
      O => n_0_nsp_i_9
    );
nsp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_nsp_i_1,
      Q => \^rx_nsp\,
      R => \<const0>\
    );
\offset_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_2\,
      I1 => \n_0_offset_reg[0]_i_3\,
      I2 => \n_0_offset_reg[0]_i_4\,
      I3 => \n_0_offset_reg[0]_i_5\,
      I4 => \n_0_offset_reg[0]_i_6\,
      I5 => \n_0_offset_reg[0]_i_7\,
      O => offset_val(0)
    );
\offset_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[17]\,
      I1 => \n_0_dly_reg2_reg[18]\,
      I2 => hd_zeros_dly(3),
      I3 => p_22_in,
      I4 => \n_0_dly_reg2_reg[14]\,
      I5 => \n_0_dly_reg2_reg[13]\,
      O => \n_0_offset_reg[0]_i_10\
    );
\offset_reg[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_18\,
      I1 => \n_0_dly_reg2_reg[3]\,
      I2 => \n_0_dly_reg2_reg[4]\,
      I3 => \n_0_dly_reg2_reg[5]\,
      I4 => \n_0_dly_reg2_reg[6]\,
      O => \n_0_offset_reg[0]_i_11\
    );
\offset_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
    port map (
      I0 => \n_0_hd_zeros_dly[9]_i_2\,
      I1 => \n_0_dly_reg2_reg[18]\,
      I2 => p_28_in,
      I3 => p_20_in,
      I4 => hd_zeros_dly(9),
      I5 => \n_0_offset_reg[3]_i_17\,
      O => \n_0_offset_reg[0]_i_12\
    );
\offset_reg[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => I3(7),
      I1 => hd_zeros_dly(19),
      I2 => \n_0_dly_reg_reg[18]\,
      I3 => \n_0_offset_reg[4]_i_7\,
      O => \n_0_offset_reg[0]_i_13\
    );
\offset_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_19\,
      I1 => \n_0_trs_out[3]_i_4\,
      I2 => hd_zeros_dly(1),
      I3 => p_20_in,
      I4 => \n_0_dly_reg2_reg[18]\,
      I5 => \n_0_offset_reg[1]_i_16\,
      O => \n_0_offset_reg[0]_i_14\
    );
\offset_reg[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
    port map (
      I0 => I3(3),
      I1 => \n_0_offset_reg[3]_i_20\,
      I2 => hd_zeros_dly(15),
      I3 => \n_0_dly_reg2_reg[15]\,
      I4 => \n_0_offset_reg[4]_i_6\,
      I5 => \n_0_dly_reg2_reg[16]\,
      O => \n_0_offset_reg[0]_i_15\
    );
\offset_reg[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_8_in,
      I1 => \n_0_in_reg_reg[12]\,
      I2 => \^o6\,
      I3 => \^p_6_in\,
      O => \n_0_offset_reg[0]_i_16\
    );
\offset_reg[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_20\,
      I1 => \n_0_offset_reg[2]_i_20\,
      I2 => p_31_in,
      I3 => p_32_in,
      I4 => p_7_in,
      O => \n_0_offset_reg[0]_i_17\
    );
\offset_reg[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[11]\,
      I1 => \n_0_dly_reg2_reg[10]\,
      I2 => \n_0_dly_reg2_reg[9]\,
      I3 => \n_0_dly_reg2_reg[7]\,
      O => \n_0_offset_reg[0]_i_18\
    );
\offset_reg[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
    port map (
      I0 => hd_zeros_in(1),
      I1 => \n_0_dly_reg2_reg[6]\,
      I2 => \n_0_dly_reg2_reg[5]\,
      I3 => \n_0_dly_reg2_reg[4]\,
      I4 => \n_0_dly_reg2_reg[3]\,
      I5 => \n_0_offset_reg[0]_i_18\,
      O => \n_0_offset_reg[0]_i_19\
    );
\offset_reg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_14\,
      I1 => \n_0_offset_reg[2]_i_15\,
      I2 => \n_0_offset_reg[3]_i_11\,
      I3 => \n_0_offset_reg[0]_i_8\,
      I4 => I2,
      O => \n_0_offset_reg[0]_i_2\
    );
\offset_reg[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => p_36_in,
      I1 => p_35_in,
      I2 => p_33_in,
      I3 => p_34_in,
      O => \n_0_offset_reg[0]_i_20\
    );
\offset_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
    port map (
      I0 => mode_SD_int,
      I1 => \n_0_offset_reg[3]_i_14\,
      I2 => p_28_in,
      I3 => \n_0_offset_reg[0]_i_9\,
      I4 => \n_0_offset_reg[3]_i_12\,
      I5 => I3(2),
      O => \n_0_offset_reg[0]_i_3\
    );
\offset_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_20\,
      I1 => hd_zeros_dly(17),
      I2 => p_35_in,
      I3 => p_36_in,
      I4 => \n_0_offset_reg[4]_i_6\,
      I5 => I3(5),
      O => \n_0_offset_reg[0]_i_4\
    );
\offset_reg[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_10\,
      I1 => \n_0_offset_reg[0]_i_11\,
      I2 => hd_zeros_in(3),
      I3 => \n_0_offset_reg[2]_i_7\,
      I4 => \n_0_offset_reg[2]_i_4\,
      O => \n_0_offset_reg[0]_i_5\
    );
\offset_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_12\,
      I1 => \n_0_dly_reg2_reg[14]\,
      I2 => \n_0_dly_reg2_reg[13]\,
      I3 => \n_0_dly_reg2_reg[11]\,
      I4 => \n_0_dly_reg2_reg[10]\,
      I5 => \n_0_offset_reg[0]_i_13\,
      O => \n_0_offset_reg[0]_i_6\
    );
\offset_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_6\,
      I1 => \n_0_offset_reg[3]_i_22\,
      I2 => \n_0_offset_reg[0]_i_14\,
      I3 => \n_0_offset_reg[0]_i_15\,
      O => \n_0_offset_reg[0]_i_7\
    );
\offset_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_25\,
      I1 => \n_0_offset_reg[2]_i_23\,
      I2 => \n_0_offset_reg[0]_i_16\,
      I3 => \n_0_offset_reg[0]_i_17\,
      I4 => \n_0_dly_reg2_reg[11]\,
      I5 => \n_0_offset_reg[1]_i_16\,
      O => \n_0_offset_reg[0]_i_8\
    );
\offset_reg[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => p_20_in,
      I1 => p_32_in,
      I2 => hd_zeros_dly(13),
      I3 => \n_0_dly_reg2_reg[18]\,
      I4 => \n_0_dly_reg2_reg[17]\,
      O => \n_0_offset_reg[0]_i_9\
    );
\offset_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFE00"
    )
    port map (
      I0 => \n_0_offset_reg[1]_i_2\,
      I1 => I1,
      I2 => \n_0_offset_reg[1]_i_4\,
      I3 => I2,
      I4 => \n_0_offset_reg[1]_i_6\,
      I5 => \n_0_offset_reg[1]_i_7\,
      O => offset_val(1)
    );
\offset_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_25\,
      I1 => \n_0_offset_reg[2]_i_24\,
      I2 => \n_0_offset_reg[3]_i_31\,
      I3 => \n_0_offset_reg[1]_i_15\,
      I4 => \n_0_offset_reg[1]_i_16\,
      I5 => \n_0_offset_reg[1]_i_17\,
      O => \^o13\
    );
\offset_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_26\,
      I1 => \^o11\,
      I2 => p_36_in,
      I3 => \n_0_dly_reg_reg[19]\,
      I4 => p_37_in,
      I5 => \n_0_dly_reg_reg[18]\,
      O => \n_0_offset_reg[1]_i_11\
    );
\offset_reg[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => \^p_2_in\,
      I1 => \^p_3_in\,
      I2 => \^o4\,
      I3 => \^p_1_in\,
      I4 => \n_0_offset_reg[1]_i_18\,
      O => \n_0_offset_reg[1]_i_12\
    );
\offset_reg[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_30_in,
      I1 => p_31_in,
      I2 => \n_0_dly_reg2_reg[19]\,
      I3 => \n_0_dly_reg2_reg[18]\,
      O => \n_0_offset_reg[1]_i_13\
    );
\offset_reg[1]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[5]\,
      I1 => \n_0_dly_reg2_reg[4]\,
      I2 => \n_0_dly_reg2_reg[7]\,
      I3 => \n_0_dly_reg2_reg[6]\,
      O => \n_0_offset_reg[1]_i_14\
    );
\offset_reg[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => p_32_in,
      I1 => p_31_in,
      I2 => p_34_in,
      I3 => p_33_in,
      I4 => p_35_in,
      I5 => p_36_in,
      O => \n_0_offset_reg[1]_i_15\
    );
\offset_reg[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[13]\,
      I1 => \n_0_dly_reg2_reg[14]\,
      O => \n_0_offset_reg[1]_i_16\
    );
\offset_reg[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[15]\,
      I1 => \n_0_dly_reg2_reg[16]\,
      O => \n_0_offset_reg[1]_i_17\
    );
\offset_reg[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[14]\,
      I1 => \n_0_dly_reg2_reg[15]\,
      I2 => \n_0_offset_reg[2]_i_33\,
      I3 => \n_0_offset_reg[1]_i_19\,
      I4 => p_32_in,
      I5 => p_35_in,
      O => \n_0_offset_reg[1]_i_18\
    );
\offset_reg[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[13]\,
      I1 => p_7_in,
      O => \n_0_offset_reg[1]_i_19\
    );
\offset_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAEA"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_5\,
      I1 => \n_0_offset_reg[1]_i_8\,
      I2 => \n_0_offset_reg[3]_i_24\,
      I3 => \n_0_offset_reg[3]_i_15\,
      I4 => \n_0_offset_reg[3]_i_23\,
      I5 => \n_0_offset_reg[3]_i_22\,
      O => \n_0_offset_reg[1]_i_2\
    );
\offset_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEAA"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_5\,
      I1 => hd_zeros_in(2),
      I2 => \n_0_offset_reg[2]_i_7\,
      I3 => \n_0_offset_reg[1]_i_9\,
      I4 => \n_0_offset_reg[2]_i_3\,
      O => \n_0_offset_reg[1]_i_4\
    );
\offset_reg[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_17\,
      I1 => \n_0_offset_reg[2]_i_15\,
      O => \n_0_offset_reg[1]_i_6\
    );
\offset_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_offset_reg[1]_i_11\,
      I1 => \n_0_offset_reg[3]_i_9\,
      I2 => \n_0_offset_reg[1]_i_12\,
      I3 => \n_0_offset_reg[1]_i_13\,
      I4 => p_33_in,
      I5 => p_34_in,
      O => \n_0_offset_reg[1]_i_7\
    );
\offset_reg[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => hd_zeros_in(10),
      I1 => p_26_in,
      I2 => p_28_in,
      I3 => p_27_in,
      I4 => p_29_in,
      O => \n_0_offset_reg[1]_i_8\
    );
\offset_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
    port map (
      I0 => \n_0_offset_reg[1]_i_14\,
      I1 => \n_0_offset_reg[2]_i_9\,
      I2 => \n_0_offset_reg[2]_i_10\,
      I3 => \n_0_dly_reg2_reg[3]\,
      I4 => hd_zeros_dly(2),
      I5 => \n_0_dly_reg2_reg[2]\,
      O => \n_0_offset_reg[1]_i_9\
    );
\offset_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_2\,
      I1 => \n_0_offset_reg[3]_i_3\,
      I2 => \n_0_offset_reg[3]_i_5\,
      I3 => \n_0_offset_reg[2]_i_3\,
      I4 => \n_0_offset_reg[2]_i_4\,
      I5 => \n_0_offset_reg[2]_i_5\,
      O => offset_val(2)
    );
\offset_reg[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[17]\,
      I1 => \n_0_dly_reg2_reg[18]\,
      O => \n_0_offset_reg[2]_i_10\
    );
\offset_reg[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[6]\,
      I1 => \n_0_dly_reg2_reg[7]\,
      O => \n_0_offset_reg[2]_i_11\
    );
\offset_reg[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_7\,
      I1 => p_25_in,
      I2 => p_24_in,
      I3 => p_23_in,
      I4 => p_22_in,
      O => \n_0_offset_reg[2]_i_12\
    );
\offset_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[7]\,
      I1 => \n_0_dly_reg2_reg[9]\,
      I2 => \n_0_dly_reg2_reg[10]\,
      I3 => \n_0_dly_reg2_reg[11]\,
      I4 => \n_0_dly_reg2_reg[14]\,
      I5 => \n_0_dly_reg2_reg[13]\,
      O => \n_0_offset_reg[2]_i_13\
    );
\offset_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_19\,
      I1 => \n_0_offset_reg[4]_i_10\,
      I2 => \n_0_offset_reg[2]_i_20\,
      I3 => \n_0_offset_reg[2]_i_21\,
      I4 => I14,
      I5 => \n_0_offset_reg[2]_i_23\,
      O => \n_0_offset_reg[2]_i_14\
    );
\offset_reg[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_24\,
      I1 => \n_0_offset_reg[2]_i_19\,
      I2 => \n_0_offset_reg[2]_i_25\,
      I3 => \n_0_offset_reg[2]_i_26\,
      I4 => I9,
      O => \n_0_offset_reg[2]_i_15\
    );
\offset_reg[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_28\,
      I1 => I4,
      I2 => \n_0_offset_reg[2]_i_30\,
      I3 => \n_0_offset_reg[3]_i_10\,
      I4 => \n_0_offset_reg[2]_i_31\,
      I5 => \n_0_offset_reg[3]_i_28\,
      O => \n_0_offset_reg[2]_i_16\
    );
\offset_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_32\,
      I1 => \n_0_offset_reg[3]_i_8\,
      I2 => \n_0_offset_reg[1]_i_11\,
      I3 => I4,
      I4 => \n_0_offset_reg[2]_i_33\,
      I5 => \n_0_offset_reg[2]_i_28\,
      O => \n_0_offset_reg[2]_i_17\
    );
\offset_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[5]\,
      I1 => \n_0_dly_reg2_reg[6]\,
      I2 => \n_0_offset_reg[0]_i_18\,
      I3 => \n_0_offset_reg[1]_i_16\,
      I4 => hd_zeros_dly(5),
      I5 => p_24_in,
      O => \n_0_offset_reg[2]_i_18\
    );
\offset_reg[2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[0]_i_16\,
      I1 => p_34_in,
      I2 => p_33_in,
      I3 => p_31_in,
      I4 => p_32_in,
      O => \n_0_offset_reg[2]_i_19\
    );
\offset_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_6\,
      I1 => \n_0_offset_reg[2]_i_7\,
      I2 => \n_0_offset_reg[2]_i_8\,
      I3 => \n_0_offset_reg[3]_i_15\,
      I4 => \n_0_dly_reg2_reg[9]\,
      I5 => hd_zeros_in(4),
      O => \n_0_offset_reg[2]_i_2\
    );
\offset_reg[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_dly_reg_reg[19]\,
      I1 => p_9_in,
      I2 => \n_0_dly_reg_reg[18]\,
      I3 => p_37_in,
      O => \n_0_offset_reg[2]_i_20\
    );
\offset_reg[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_35_in,
      I1 => p_36_in,
      O => \n_0_offset_reg[2]_i_21\
    );
\offset_reg[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^p_3_in\,
      I1 => \^o5\,
      I2 => \^o4\,
      I3 => \^p_2_in\,
      I4 => \n_0_offset_reg[2]_i_10\,
      I5 => \n_0_offset_reg[1]_i_17\,
      O => \n_0_offset_reg[2]_i_23\
    );
\offset_reg[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_20\,
      I1 => \^p_6_in\,
      I2 => \^o6\,
      I3 => \^p_3_in\,
      I4 => \^o5\,
      O => \n_0_offset_reg[2]_i_24\
    );
\offset_reg[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_10\,
      I1 => \n_0_offset_reg[2]_i_34\,
      I2 => \^p_1_in\,
      I3 => descrambler_out(10),
      I4 => \n_0_dly_reg2_reg[19]\,
      I5 => p_30_in,
      O => \n_0_offset_reg[2]_i_25\
    );
\offset_reg[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_33_in,
      I1 => p_34_in,
      I2 => p_36_in,
      I3 => p_35_in,
      O => \n_0_offset_reg[2]_i_26\
    );
\offset_reg[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_30_in,
      I1 => p_31_in,
      I2 => p_32_in,
      I3 => p_33_in,
      O => \n_0_offset_reg[2]_i_28\
    );
\offset_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
    port map (
      I0 => hd_zeros_in(6),
      I1 => \n_0_offset_reg[2]_i_9\,
      I2 => \n_0_offset_reg[2]_i_10\,
      I3 => \n_0_offset_reg[2]_i_11\,
      I4 => hd_zeros_dly(6),
      I5 => \n_0_offset_reg[2]_i_12\,
      O => \n_0_offset_reg[2]_i_3\
    );
\offset_reg[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => \^p_6_in\,
      I1 => \n_0_in_reg_reg[12]\,
      I2 => p_9_in,
      I3 => \^o4\,
      I4 => \^p_1_in\,
      I5 => p_8_in,
      O => \n_0_offset_reg[2]_i_30\
    );
\offset_reg[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
    port map (
      I0 => p_34_in,
      I1 => p_37_in,
      I2 => \n_0_dly_reg2_reg[14]\,
      I3 => \n_0_dly_reg2_reg[15]\,
      I4 => \n_0_offset_reg[2]_i_21\,
      I5 => \n_0_trs_out[3]_i_7\,
      O => \n_0_offset_reg[2]_i_31\
    );
\offset_reg[2]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => p_8_in,
      I1 => \^p_1_in\,
      I2 => \^o4\,
      I3 => \n_0_hd_zeros_dly[5]_i_3\,
      I4 => \^p_3_in\,
      I5 => \^p_2_in\,
      O => \n_0_offset_reg[2]_i_32\
    );
\offset_reg[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[16]\,
      I1 => \n_0_dly_reg2_reg[17]\,
      I2 => \n_0_dly_reg2_reg[19]\,
      I3 => \n_0_dly_reg2_reg[18]\,
      O => \n_0_offset_reg[2]_i_33\
    );
\offset_reg[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^o4\,
      I1 => \^p_2_in\,
      O => \n_0_offset_reg[2]_i_34\
    );
\offset_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => I3(0),
      I1 => \n_0_offset_reg[2]_i_12\,
      I2 => \n_0_offset_reg[2]_i_13\,
      I3 => \n_0_offset_reg[2]_i_10\,
      I4 => hd_zeros_dly(7),
      I5 => p_26_in,
      O => \n_0_offset_reg[2]_i_4\
    );
\offset_reg[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_14\,
      I1 => \n_0_offset_reg[2]_i_15\,
      I2 => \n_0_offset_reg[2]_i_16\,
      I3 => mode_SD_int,
      I4 => \n_0_offset_reg[2]_i_17\,
      O => \n_0_offset_reg[2]_i_5\
    );
\offset_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
    port map (
      I0 => hd_zeros_in(5),
      I1 => \n_0_offset_reg[2]_i_7\,
      I2 => \n_0_offset_reg[2]_i_18\,
      I3 => \n_0_offset_reg[2]_i_10\,
      I4 => p_23_in,
      I5 => p_22_in,
      O => \n_0_offset_reg[2]_i_6\
    );
\offset_reg[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
    port map (
      I0 => p_21_in,
      I1 => \n_0_offset_reg[3]_i_14\,
      I2 => p_20_in,
      I3 => p_7_in,
      I4 => \n_0_dly_reg2_reg[8]\,
      O => \n_0_offset_reg[2]_i_7\
    );
\offset_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_23\,
      I1 => hd_zeros_dly(4),
      I2 => \n_0_dly_reg2_reg[5]\,
      I3 => \n_0_dly_reg2_reg[4]\,
      I4 => \n_0_dly_reg2_reg[7]\,
      I5 => \n_0_dly_reg2_reg[6]\,
      O => \n_0_offset_reg[2]_i_8\
    );
\offset_reg[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[10]\,
      I1 => \n_0_dly_reg2_reg[11]\,
      I2 => \n_0_dly_reg2_reg[13]\,
      I3 => \n_0_dly_reg2_reg[14]\,
      I4 => \n_0_dly_reg2_reg[9]\,
      O => \n_0_offset_reg[2]_i_9\
    );
\offset_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDD0"
    )
    port map (
      I0 => mode_SD_int,
      I1 => \n_0_offset_reg[3]_i_2\,
      I2 => \n_0_offset_reg[3]_i_3\,
      I3 => \n_0_offset_reg[3]_i_4\,
      I4 => \n_0_offset_reg[3]_i_5\,
      I5 => \n_0_offset_reg[3]_i_6\,
      O => offset_val(3)
    );
\offset_reg[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[18]\,
      I1 => \n_0_dly_reg2_reg[19]\,
      I2 => p_31_in,
      I3 => p_30_in,
      I4 => \n_0_offset_reg[3]_i_29\,
      O => \n_0_offset_reg[3]_i_10\
    );
\offset_reg[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_30\,
      I1 => \n_0_offset_reg[4]_i_10\,
      I2 => descrambler_out(17),
      I3 => p_37_in,
      I4 => \n_0_offset_reg[3]_i_31\,
      O => \n_0_offset_reg[3]_i_11\
    );
\offset_reg[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[4]_i_9\,
      I1 => p_31_in,
      I2 => p_30_in,
      I3 => \n_0_dly_reg2_reg[13]\,
      I4 => \n_0_dly_reg2_reg[14]\,
      O => \n_0_offset_reg[3]_i_12\
    );
\offset_reg[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
    port map (
      I0 => p_20_in,
      I1 => p_7_in,
      I2 => hd_zeros_dly(12),
      I3 => \n_0_dly_reg2_reg[17]\,
      I4 => \n_0_dly_reg2_reg[18]\,
      O => \n_0_offset_reg[3]_i_13\
    );
\offset_reg[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[19]\,
      I1 => \n_0_dly_reg2_reg[15]\,
      I2 => \n_0_dly_reg2_reg[16]\,
      O => \n_0_offset_reg[3]_i_14\
    );
\offset_reg[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[14]\,
      I1 => \n_0_dly_reg2_reg[13]\,
      I2 => \n_0_dly_reg2_reg[11]\,
      I3 => \n_0_dly_reg2_reg[10]\,
      O => \n_0_offset_reg[3]_i_15\
    );
\offset_reg[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => hd_zeros_dly(8),
      I1 => p_20_in,
      I2 => \n_0_dly_reg2_reg[18]\,
      I3 => \n_0_dly_reg2_reg[8]\,
      O => \n_0_offset_reg[3]_i_16\
    );
\offset_reg[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_32\,
      I1 => \n_0_dly_reg2_reg[9]\,
      I2 => p_27_in,
      I3 => p_7_in,
      I4 => \n_0_dly_reg2_reg[15]\,
      I5 => \n_0_dly_reg2_reg[16]\,
      O => \n_0_offset_reg[3]_i_17\
    );
\offset_reg[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[18]\,
      I1 => p_28_in,
      I2 => p_20_in,
      I3 => hd_zeros_dly(9),
      O => \n_0_offset_reg[3]_i_18\
    );
\offset_reg[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_offset_reg[4]_i_6\,
      I1 => \n_0_dly_reg2_reg[16]\,
      O => \n_0_offset_reg[3]_i_19\
    );
\offset_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_7\,
      I1 => \n_0_offset_reg[3]_i_8\,
      I2 => \n_0_offset_reg[3]_i_9\,
      I3 => \n_0_offset_reg[3]_i_10\,
      I4 => \n_0_offset_reg[3]_i_11\,
      O => \n_0_offset_reg[3]_i_2\
    );
\offset_reg[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[18]\,
      I1 => \n_0_dly_reg2_reg[17]\,
      I2 => p_20_in,
      I3 => p_28_in,
      O => \n_0_offset_reg[3]_i_20\
    );
\offset_reg[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
    port map (
      I0 => hd_zeros_in(14),
      I1 => \n_0_offset_reg[3]_i_32\,
      I2 => \n_0_offset_reg[3]_i_33\,
      I3 => \n_0_dly_reg2_reg[18]\,
      I4 => p_28_in,
      I5 => p_20_in,
      O => \n_0_offset_reg[3]_i_21\
    );
\offset_reg[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
    port map (
      I0 => p_25_in,
      I1 => p_24_in,
      I2 => hd_zeros_in(11),
      I3 => \n_0_offset_reg[3]_i_34\,
      I4 => \n_0_offset_reg[3]_i_25\,
      I5 => \n_0_offset_reg[3]_i_35\,
      O => \n_0_offset_reg[3]_i_22\
    );
\offset_reg[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_22_in,
      I1 => p_23_in,
      I2 => \n_0_dly_reg2_reg[18]\,
      I3 => \n_0_dly_reg2_reg[17]\,
      O => \n_0_offset_reg[3]_i_23\
    );
\offset_reg[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_36\,
      I1 => p_7_in,
      I2 => p_20_in,
      I3 => \n_0_offset_reg[3]_i_14\,
      I4 => hd_zeros_dly(10),
      I5 => p_25_in,
      O => \n_0_offset_reg[3]_i_24\
    );
\offset_reg[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_29_in,
      I1 => p_27_in,
      I2 => p_28_in,
      I3 => p_26_in,
      O => \n_0_offset_reg[3]_i_25\
    );
\offset_reg[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => \^p_6_in\,
      I1 => \n_0_in_reg_reg[12]\,
      O => \n_0_offset_reg[3]_i_26\
    );
\offset_reg[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => p_9_in,
      I1 => \n_0_dly_reg_reg[19]\,
      I2 => \n_0_dly_reg_reg[18]\,
      I3 => p_8_in,
      O => \n_0_offset_reg[3]_i_28\
    );
\offset_reg[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o6\,
      I2 => \^p_3_in\,
      I3 => \^p_2_in\,
      O => \n_0_offset_reg[3]_i_29\
    );
\offset_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_12\,
      I1 => \n_0_offset_reg[3]_i_13\,
      I2 => \n_0_offset_reg[3]_i_14\,
      I3 => p_28_in,
      I4 => I3(1),
      I5 => \n_0_offset_reg[0]_i_3\,
      O => \n_0_offset_reg[3]_i_3\
    );
\offset_reg[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_26\,
      I1 => descrambler_out(13),
      I2 => descrambler_out(14),
      I3 => \n_0_offset_reg[3]_i_37\,
      I4 => \n_0_offset_reg[3]_i_38\,
      I5 => I16,
      O => \n_0_offset_reg[3]_i_30\
    );
\offset_reg[3]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => I10,
      I1 => \n_0_in_reg_reg[12]\,
      I2 => p_8_in,
      I3 => p_9_in,
      I4 => \n_0_dly_reg_reg[19]\,
      O => \n_0_offset_reg[3]_i_31\
    );
\offset_reg[3]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[4]_i_11\,
      I1 => \n_0_dly_reg2_reg[17]\,
      I2 => \n_0_dly_reg2_reg[19]\,
      I3 => p_24_in,
      I4 => p_21_in,
      O => \n_0_offset_reg[3]_i_32\
    );
\offset_reg[3]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_28\,
      I1 => p_27_in,
      I2 => p_29_in,
      I3 => \n_0_offset_reg[1]_i_17\,
      I4 => \n_0_dly_reg2_reg[14]\,
      I5 => hd_zeros_dly(14),
      O => \n_0_offset_reg[3]_i_33\
    );
\offset_reg[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_41\,
      I1 => \n_0_offset_reg[3]_i_23\,
      I2 => hd_zeros_dly(11),
      I3 => p_30_in,
      I4 => \n_0_dly_reg2_reg[11]\,
      I5 => \n_0_offset_reg[1]_i_16\,
      O => \n_0_offset_reg[3]_i_34\
    );
\offset_reg[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[16]\,
      I1 => \n_0_dly_reg2_reg[15]\,
      I2 => \n_0_dly_reg2_reg[19]\,
      I3 => p_21_in,
      O => \n_0_offset_reg[3]_i_35\
    );
\offset_reg[3]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => p_24_in,
      I1 => p_21_in,
      O => \n_0_offset_reg[3]_i_36\
    );
\offset_reg[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => descrambler_out(18),
      I1 => \n_0_dly_reg_reg[18]\,
      I2 => \^p_3_in\,
      I3 => \^o5\,
      I4 => \^o4\,
      I5 => \^p_2_in\,
      O => \n_0_offset_reg[3]_i_37\
    );
\offset_reg[3]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \^o5\,
      I1 => \^p_3_in\,
      I2 => \^o6\,
      I3 => \^p_6_in\,
      O => \n_0_offset_reg[3]_i_38\
    );
\offset_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400040055"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_15\,
      I1 => hd_zeros_in(8),
      I2 => \n_0_offset_reg[3]_i_16\,
      I3 => \n_0_offset_reg[3]_i_17\,
      I4 => \n_0_hd_zeros_dly[9]_i_2\,
      I5 => \n_0_offset_reg[3]_i_18\,
      O => \n_0_offset_reg[3]_i_4\
    );
\offset_reg[3]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => p_7_in,
      I1 => p_20_in,
      O => \n_0_offset_reg[3]_i_41\
    );
\offset_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400000"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_19\,
      I1 => \n_0_dly_reg2_reg[15]\,
      I2 => hd_zeros_dly(15),
      I3 => \n_0_offset_reg[3]_i_20\,
      I4 => I3(3),
      I5 => \n_0_offset_reg[3]_i_21\,
      O => \n_0_offset_reg[3]_i_5\
    );
\offset_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABAAAAAA"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_22\,
      I1 => \n_0_offset_reg[3]_i_23\,
      I2 => \n_0_offset_reg[3]_i_15\,
      I3 => \n_0_offset_reg[3]_i_24\,
      I4 => hd_zeros_in(10),
      I5 => \n_0_offset_reg[3]_i_25\,
      O => \n_0_offset_reg[3]_i_6\
    );
\offset_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
    port map (
      I0 => \^o11\,
      I1 => \n_0_offset_reg[3]_i_26\,
      I2 => p_37_in,
      I3 => descrambler_out(17),
      I4 => I15,
      I5 => p_36_in,
      O => \n_0_offset_reg[3]_i_7\
    );
\offset_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => I11,
      I1 => I12,
      I2 => p_35_in,
      I3 => p_34_in,
      I4 => p_33_in,
      I5 => p_32_in,
      O => \n_0_offset_reg[3]_i_8\
    );
\offset_reg[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_28\,
      I1 => descrambler_out(10),
      I2 => descrambler_out(11),
      I3 => \^o4\,
      I4 => \^p_1_in\,
      O => \n_0_offset_reg[3]_i_9\
    );
\offset_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => trs_detected,
      I1 => p_0_in,
      I2 => rx_frame_en,
      O => \n_0_offset_reg[4]_i_1\
    );
\offset_reg[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => p_32_in,
      I1 => p_31_in,
      I2 => p_30_in,
      I3 => \n_0_dly_reg2_reg[19]\,
      O => \n_0_offset_reg[4]_i_10\
    );
\offset_reg[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => p_22_in,
      I1 => p_23_in,
      I2 => p_25_in,
      I3 => p_26_in,
      O => \n_0_offset_reg[4]_i_11\
    );
\offset_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444444444"
    )
    port map (
      I0 => \^o3\,
      I1 => \n_0_offset_reg[0]_i_4\,
      I2 => \n_0_offset_reg[4]_i_5\,
      I3 => \n_0_offset_reg[4]_i_6\,
      I4 => \n_0_dly_reg2_reg[16]\,
      I5 => I3(4),
      O => \^o2\
    );
\offset_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000FF00800080"
    )
    port map (
      I0 => \n_0_dly_reg_reg[18]\,
      I1 => hd_zeros_dly(19),
      I2 => I3(7),
      I3 => \n_0_offset_reg[4]_i_7\,
      I4 => \n_0_offset_reg[4]_i_8\,
      I5 => I3(6),
      O => \^o3\
    );
\offset_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      I0 => p_28_in,
      I1 => p_20_in,
      I2 => \n_0_dly_reg2_reg[17]\,
      I3 => \n_0_dly_reg2_reg[18]\,
      I4 => hd_zeros_dly(16),
      I5 => p_35_in,
      O => \n_0_offset_reg[4]_i_5\
    );
\offset_reg[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
    port map (
      I0 => \n_0_offset_reg[4]_i_9\,
      I1 => \n_0_offset_reg[4]_i_10\,
      I2 => p_34_in,
      I3 => p_33_in,
      O => \n_0_offset_reg[4]_i_6\
    );
\offset_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[4]_i_6\,
      I1 => p_36_in,
      I2 => p_35_in,
      I3 => p_37_in,
      I4 => p_28_in,
      I5 => p_20_in,
      O => \n_0_offset_reg[4]_i_7\
    );
\offset_reg[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[18]\,
      I1 => hd_zeros_dly(18),
      O => \n_0_offset_reg[4]_i_8\
    );
\offset_reg[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[4]_i_11\,
      I1 => p_27_in,
      I2 => p_29_in,
      I3 => p_24_in,
      I4 => p_21_in,
      O => \n_0_offset_reg[4]_i_9\
    );
\offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_offset_reg[4]_i_1\,
      D => offset_val(0),
      Q => \n_0_offset_reg_reg[0]\,
      R => \<const0>\
    );
\offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_offset_reg[4]_i_1\,
      D => offset_val(1),
      Q => \n_0_offset_reg_reg[1]\,
      R => \<const0>\
    );
\offset_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_offset_reg[4]_i_1\,
      D => offset_val(2),
      Q => bs_sel_2(0),
      R => \<const0>\
    );
\offset_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_offset_reg[4]_i_1\,
      D => offset_val(3),
      Q => bs_sel_2(1),
      R => \<const0>\
    );
\offset_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_offset_reg[4]_i_1\,
      D => I18,
      Q => bs_sel_1,
      R => \<const0>\
    );
\ones_reg[2]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \^framer_ds1\(9),
      I1 => \^framer_ds1\(7),
      I2 => \^framer_ds1\(1),
      I3 => \^framer_ds1\(0),
      I4 => \n_0_ones_reg[2]_srl3_i_2\,
      O => all_ones
    );
\ones_reg[2]_srl3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^framer_ds1\(4),
      I1 => \^framer_ds1\(8),
      I2 => \^framer_ds1\(6),
      I3 => \^framer_ds1\(5),
      I4 => \^framer_ds1\(3),
      I5 => \^framer_ds1\(2),
      O => \n_0_ones_reg[2]_srl3_i_2\
    );
trs_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_trs_out_reg[1]\,
      I1 => \n_0_trs_out_reg[0]\,
      I2 => \n_0_trs_out_reg[2]\,
      I3 => \n_0_trs_out_reg[3]\,
      O => n_0_trs_i_1
    );
\trs_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_3\,
      I1 => \n_0_offset_reg[1]_i_2\,
      I2 => \n_0_trs_out[3]_i_2\,
      I3 => \n_0_offset_reg[1]_i_4\,
      I4 => \^o2\,
      I5 => \n_0_trs_out[3]_i_3\,
      O => trs_detected
    );
\trs_out[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
    port map (
      I0 => \n_0_trs_out[3]_i_12\,
      I1 => \n_0_dly_reg2_reg[13]\,
      I2 => p_7_in,
      I3 => \n_0_trs_out[3]_i_13\,
      I4 => p_30_in,
      I5 => p_33_in,
      O => \n_0_trs_out[3]_i_10\
    );
\trs_out[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => \n_0_dly_reg_reg[18]\,
      I1 => p_37_in,
      I2 => \n_0_dly_reg_reg[19]\,
      I3 => p_36_in,
      O => \n_0_trs_out[3]_i_11\
    );
\trs_out[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[10]\,
      I1 => \n_0_dly_reg2_reg[11]\,
      O => \n_0_trs_out[3]_i_12\
    );
\trs_out[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => p_31_in,
      I1 => p_32_in,
      O => \n_0_trs_out[3]_i_13\
    );
\trs_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFEEEE"
    )
    port map (
      I0 => \n_0_offset_reg[3]_i_4\,
      I1 => \n_0_offset_reg[2]_i_2\,
      I2 => \n_0_trs_out[3]_i_4\,
      I3 => \n_0_offset_reg[0]_i_11\,
      I4 => \n_0_trs_out[3]_i_5\,
      I5 => \n_0_offset_reg[0]_i_14\,
      O => \n_0_trs_out[3]_i_2\
    );
\trs_out[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_14\,
      I1 => \n_0_offset_reg[3]_i_2\,
      I2 => \n_0_offset_reg[2]_i_16\,
      I3 => \n_0_trs_out[3]_i_6\,
      O => \n_0_trs_out[3]_i_3\
    );
\trs_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[1]\,
      I1 => \n_0_dly_reg2_reg[2]\,
      I2 => p_7_in,
      I3 => \n_0_dly_reg2_reg[8]\,
      I4 => \n_0_trs_out[3]_i_7\,
      I5 => \n_0_trs_out[3]_i_8\,
      O => \n_0_trs_out[3]_i_4\
    );
\trs_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => hd_zeros_in(0),
      I1 => \n_0_dly_reg2_reg[13]\,
      I2 => \n_0_dly_reg2_reg[14]\,
      I3 => hd_zeros_dly(0),
      I4 => \n_0_dly_reg2_reg[0]\,
      I5 => \n_0_dly_reg2_reg[18]\,
      O => \n_0_trs_out[3]_i_5\
    );
\trs_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \n_0_offset_reg[1]_i_6\,
      I1 => \^o13\,
      I2 => \n_0_offset_reg[0]_i_8\,
      I3 => \n_0_offset_reg[1]_i_7\,
      I4 => mode_SD_int,
      I5 => \n_0_trs_out[3]_i_9\,
      O => \n_0_trs_out[3]_i_6\
    );
\trs_out[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[17]\,
      I1 => \n_0_dly_reg2_reg[16]\,
      O => \n_0_trs_out[3]_i_7\
    );
\trs_out[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => \n_0_dly_reg2_reg[15]\,
      I1 => \n_0_dly_reg2_reg[19]\,
      O => \n_0_trs_out[3]_i_8\
    );
\trs_out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
    port map (
      I0 => \n_0_offset_reg[2]_i_31\,
      I1 => \n_0_offset_reg[3]_i_29\,
      I2 => \n_0_offset_reg[2]_i_32\,
      I3 => \n_0_trs_out[3]_i_10\,
      I4 => \n_0_offset_reg[2]_i_33\,
      I5 => \n_0_trs_out[3]_i_11\,
      O => \n_0_trs_out[3]_i_9\
    );
\trs_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_trs_out_reg[1]\,
      Q => \n_0_trs_out_reg[0]\,
      R => \<const0>\
    );
\trs_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_trs_out_reg[2]\,
      Q => \n_0_trs_out_reg[1]\,
      R => \<const0>\
    );
\trs_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_trs_out_reg[3]\,
      Q => \n_0_trs_out_reg[2]\,
      R => \<const0>\
    );
\trs_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => trs_detected,
      Q => \n_0_trs_out_reg[3]\,
      R => \<const0>\
    );
trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => n_0_trs_i_1,
      Q => \^framer_trs\,
      R => \<const0>\
    );
trs_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^framer_trs\,
      I1 => I13,
      O => trs_rise0
    );
xyz_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_trs_out_reg[0]\,
      Q => \^o1\,
      R => \<const0>\
    );
\y_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[1]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[0]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[1]_i_2\,
      I5 => \n_0_c_int[9]_i_2\,
      O => \n_0_y_int[0]_i_1\
    );
\y_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[2]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[1]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[2]_i_2\,
      I5 => \n_0_y_int[1]_i_2\,
      O => \n_0_y_int[1]_i_1\
    );
\y_int[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_y_int[7]_i_4\,
      I1 => \n_0_c_int[9]_i_10\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_8\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_9\,
      O => \n_0_y_int[1]_i_2\
    );
\y_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[3]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[2]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[3]_i_2\,
      I5 => \n_0_y_int[2]_i_2\,
      O => \n_0_y_int[2]_i_1\
    );
\y_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_y_int[8]_i_4\,
      I1 => \n_0_c_int[9]_i_6\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_c_int[9]_i_4\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_5\,
      O => \n_0_y_int[2]_i_2\
    );
\y_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[4]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[3]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[4]_i_2\,
      I5 => \n_0_y_int[3]_i_2\,
      O => \n_0_y_int[3]_i_1\
    );
\y_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_y_int[5]_i_3\,
      I1 => \n_0_c_int[9]_i_8\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_y_int[7]_i_4\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_10\,
      O => \n_0_y_int[3]_i_2\
    );
\y_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[5]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[4]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[5]_i_2\,
      I5 => \n_0_y_int[4]_i_2\,
      O => \n_0_y_int[4]_i_1\
    );
\y_int[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_y_int[6]_i_3\,
      I1 => \n_0_c_int[9]_i_4\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_y_int[8]_i_4\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_6\,
      O => \n_0_y_int[4]_i_2\
    );
\y_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[6]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[5]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[6]_i_2\,
      I5 => \n_0_y_int[5]_i_2\,
      O => \n_0_y_int[5]_i_1\
    );
\y_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_y_int[7]_i_3\,
      I1 => \n_0_y_int[7]_i_4\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_y_int[5]_i_3\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_8\,
      O => \n_0_y_int[5]_i_2\
    );
\y_int[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(27),
      I1 => bs_sel_2(1),
      I2 => barrel_in(35),
      I3 => bs_sel_1,
      I4 => barrel_in(19),
      O => \n_0_y_int[5]_i_3\
    );
\y_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[7]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[6]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[7]_i_2\,
      I5 => \n_0_y_int[6]_i_2\,
      O => \n_0_y_int[6]_i_1\
    );
\y_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_y_int[8]_i_3\,
      I1 => \n_0_y_int[8]_i_4\,
      I2 => \n_0_offset_reg_reg[1]\,
      I3 => \n_0_y_int[6]_i_3\,
      I4 => bs_sel_2(0),
      I5 => \n_0_c_int[9]_i_4\,
      O => \n_0_y_int[6]_i_2\
    );
\y_int[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(28),
      I1 => bs_sel_2(1),
      I2 => barrel_in(36),
      I3 => bs_sel_1,
      I4 => barrel_in(20),
      O => \n_0_y_int[6]_i_3\
    );
\y_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[8]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[7]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[8]_i_2\,
      I5 => \n_0_y_int[7]_i_2\,
      O => \n_0_y_int[7]_i_1\
    );
\y_int[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
    port map (
      I0 => \n_0_y_int[7]_i_3\,
      I1 => bs_sel_2(0),
      I2 => \n_0_y_int[7]_i_4\,
      I3 => \n_0_y_int[9]_i_7\,
      I4 => \n_0_offset_reg_reg[1]\,
      O => \n_0_y_int[7]_i_2\
    );
\y_int[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(29),
      I1 => bs_sel_2(1),
      I2 => barrel_in(37),
      I3 => bs_sel_1,
      I4 => barrel_in(21),
      O => \n_0_y_int[7]_i_3\
    );
\y_int[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(25),
      I1 => bs_sel_2(1),
      I2 => barrel_in(33),
      I3 => bs_sel_1,
      I4 => barrel_in(17),
      O => \n_0_y_int[7]_i_4\
    );
\y_int[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[9]_i_3\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[8]_i_2\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[9]_i_3\,
      I5 => \n_0_y_int[8]_i_2\,
      O => \n_0_y_int[8]_i_1\
    );
\y_int[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
    port map (
      I0 => \n_0_y_int[8]_i_3\,
      I1 => bs_sel_2(0),
      I2 => \n_0_y_int[8]_i_4\,
      I3 => \n_0_y_int[9]_i_5\,
      I4 => \n_0_offset_reg_reg[1]\,
      O => \n_0_y_int[8]_i_2\
    );
\y_int[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(30),
      I1 => bs_sel_2(1),
      I2 => barrel_in(38),
      I3 => bs_sel_1,
      I4 => barrel_in(22),
      O => \n_0_y_int[8]_i_3\
    );
\y_int[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
    port map (
      I0 => barrel_in(26),
      I1 => bs_sel_2(1),
      I2 => barrel_in(34),
      I3 => bs_sel_1,
      I4 => barrel_in(18),
      O => \n_0_y_int[8]_i_4\
    );
\y_int[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => \n_0_c_int[9]_i_2\,
      I1 => \n_0_offset_reg_reg[0]\,
      I2 => \n_0_c_int[9]_i_3\,
      I3 => mode_SD_int,
      I4 => \n_0_y_int[9]_i_2\,
      I5 => \n_0_y_int[9]_i_3\,
      O => \n_0_y_int[9]_i_1\
    );
\y_int[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_y_int[9]_i_4\,
      I1 => \n_0_offset_reg_reg[1]\,
      I2 => \n_0_y_int[9]_i_5\,
      O => \n_0_y_int[9]_i_2\
    );
\y_int[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_y_int[9]_i_6\,
      I1 => \n_0_offset_reg_reg[1]\,
      I2 => \n_0_y_int[9]_i_7\,
      O => \n_0_y_int[9]_i_3\
    );
\y_int[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
    port map (
      I0 => barrel_in(34),
      I1 => bs_sel_2(1),
      I2 => barrel_in(26),
      I3 => bs_sel_1,
      I4 => bs_sel_2(0),
      I5 => \n_0_y_int[8]_i_3\,
      O => \n_0_y_int[9]_i_4\
    );
\y_int[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
    port map (
      I0 => barrel_in(32),
      I1 => bs_sel_2(1),
      I2 => barrel_in(24),
      I3 => bs_sel_1,
      I4 => bs_sel_2(0),
      I5 => \n_0_y_int[6]_i_3\,
      O => \n_0_y_int[9]_i_5\
    );
\y_int[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
    port map (
      I0 => barrel_in(33),
      I1 => bs_sel_2(1),
      I2 => barrel_in(25),
      I3 => bs_sel_1,
      I4 => bs_sel_2(0),
      I5 => \n_0_y_int[7]_i_3\,
      O => \n_0_y_int[9]_i_6\
    );
\y_int[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
    port map (
      I0 => barrel_in(31),
      I1 => bs_sel_2(1),
      I2 => barrel_in(23),
      I3 => bs_sel_1,
      I4 => bs_sel_2(0),
      I5 => \n_0_y_int[5]_i_3\,
      O => \n_0_y_int[9]_i_7\
    );
\y_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[0]_i_1\,
      Q => \^framer_ds1\(0),
      R => \<const0>\
    );
\y_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[1]_i_1\,
      Q => \^framer_ds1\(1),
      R => \<const0>\
    );
\y_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[2]_i_1\,
      Q => \^framer_ds1\(2),
      R => \<const0>\
    );
\y_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[3]_i_1\,
      Q => \^framer_ds1\(3),
      R => \<const0>\
    );
\y_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[4]_i_1\,
      Q => \^framer_ds1\(4),
      R => \<const0>\
    );
\y_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[5]_i_1\,
      Q => \^framer_ds1\(5),
      R => \<const0>\
    );
\y_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[6]_i_1\,
      Q => \^framer_ds1\(6),
      R => \<const0>\
    );
\y_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[7]_i_1\,
      Q => \^framer_ds1\(7),
      R => \<const0>\
    );
\y_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[8]_i_1\,
      Q => \^framer_ds1\(8),
      R => \<const0>\
    );
\y_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_0_y_int[9]_i_1\,
      Q => \^framer_ds1\(9),
      R => \<const0>\
    );
\zeros[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
    port map (
      I0 => \^framer_ds1\(0),
      I1 => \^framer_ds1\(1),
      I2 => \n_0_zeros[0]_i_2\,
      I3 => \^framer_ds1\(9),
      I4 => \^framer_ds1\(7),
      O => O14(0)
    );
\zeros[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^framer_ds1\(4),
      I1 => \^framer_ds1\(8),
      I2 => \^framer_ds1\(6),
      I3 => \^framer_ds1\(5),
      I4 => \^framer_ds1\(3),
      I5 => \^framer_ds1\(2),
      O => \n_0_zeros[0]_i_2\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_sdi_bitrep_20b is
  port (
    tx_ce_alerr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_sd_bitrep_bypass : in STD_LOGIC;
    scram_out : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_sdi_bitrep_20b;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_sdi_bitrep_20b is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \OUTMUX/y\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal align_err : STD_LOGIC;
  signal b9_save : STD_LOGIC;
  signal ce_dly : STD_LOGIC;
  signal current_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data110 : STD_LOGIC;
  signal data60 : STD_LOGIC;
  signal data70 : STD_LOGIC;
  signal data80 : STD_LOGIC;
  signal data90 : STD_LOGIC;
  signal in_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal n_0_align_err_i_1 : STD_LOGIC;
  signal \n_0_d_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_d_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_d_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_d_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_q[0]_i_2\ : STD_LOGIC;
  signal \n_0_q[10]_i_2\ : STD_LOGIC;
  signal \n_0_q[11]_i_2\ : STD_LOGIC;
  signal \n_0_q[12]_i_2\ : STD_LOGIC;
  signal \n_0_q[13]_i_2\ : STD_LOGIC;
  signal \n_0_q[14]_i_2\ : STD_LOGIC;
  signal \n_0_q[15]_i_2\ : STD_LOGIC;
  signal \n_0_q[16]_i_2\ : STD_LOGIC;
  signal \n_0_q[16]_i_3\ : STD_LOGIC;
  signal \n_0_q[16]_i_4\ : STD_LOGIC;
  signal \n_0_q[17]_i_2\ : STD_LOGIC;
  signal \n_0_q[18]_i_2\ : STD_LOGIC;
  signal \n_0_q[19]_i_2\ : STD_LOGIC;
  signal \n_0_q[19]_i_3\ : STD_LOGIC;
  signal \n_0_q[19]_i_4\ : STD_LOGIC;
  signal \n_0_q[1]_i_2\ : STD_LOGIC;
  signal \n_0_q[2]_i_2\ : STD_LOGIC;
  signal \n_0_q[3]_i_2\ : STD_LOGIC;
  signal \n_0_q[4]_i_2\ : STD_LOGIC;
  signal \n_0_q[4]_i_3\ : STD_LOGIC;
  signal \n_0_q[5]_i_2\ : STD_LOGIC;
  signal \n_0_q[6]_i_2\ : STD_LOGIC;
  signal \n_0_q[7]_i_2\ : STD_LOGIC;
  signal \n_0_q[8]_i_2\ : STD_LOGIC;
  signal \n_0_q[8]_i_3\ : STD_LOGIC;
  signal \n_0_q[8]_i_4\ : STD_LOGIC;
  signal \n_0_q[9]_i_2\ : STD_LOGIC;
  signal \n_0_q[9]_i_3\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal sd_bit_rep_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \current_state[0]_i_1__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \current_state[1]_i_1__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \current_state[2]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \current_state[3]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \q[16]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \q[16]_i_4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \q[4]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \q[8]_i_3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \q[8]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \q[9]_i_3\ : label is "soft_lutpair192";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
align_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
    port map (
      I0 => current_state(2),
      I1 => current_state(3),
      I2 => current_state(1),
      I3 => ce_dly,
      O => n_0_align_err_i_1
    );
align_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => n_0_align_err_i_1,
      Q => align_err,
      R => \<const0>\
    );
b9_save_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => p_0_in,
      Q => b9_save,
      R => \<const0>\
    );
ce_dly_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => tx_ce(0),
      Q => ce_dly,
      R => \<const0>\
    );
\current_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40C0F7FF"
    )
    port map (
      I0 => ce_dly,
      I1 => current_state(3),
      I2 => current_state(2),
      I3 => current_state(1),
      I4 => current_state(0),
      O => next_state(0)
    );
\current_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFFF7B0"
    )
    port map (
      I0 => current_state(3),
      I1 => ce_dly,
      I2 => current_state(2),
      I3 => current_state(1),
      I4 => current_state(0),
      O => next_state(1)
    );
\current_state[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FF0F2E0"
    )
    port map (
      I0 => current_state(3),
      I1 => ce_dly,
      I2 => current_state(2),
      I3 => current_state(1),
      I4 => current_state(0),
      O => next_state(2)
    );
\current_state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C8AAAAE"
    )
    port map (
      I0 => current_state(3),
      I1 => current_state(2),
      I2 => ce_dly,
      I3 => current_state(0),
      I4 => current_state(1),
      O => next_state(3)
    );
\current_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => next_state(0),
      Q => current_state(0),
      S => I1(0)
    );
\current_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => next_state(1),
      Q => current_state(1),
      S => I1(0)
    );
\current_state_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => next_state(2),
      Q => current_state(2),
      S => I1(0)
    );
\current_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => next_state(3),
      Q => current_state(3),
      S => I1(0)
    );
\d_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(0),
      Q => \n_0_d_reg_reg[0]\,
      R => \<const0>\
    );
\d_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(1),
      Q => data110,
      R => \<const0>\
    );
\d_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(2),
      Q => data60,
      R => \<const0>\
    );
\d_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(3),
      Q => \n_0_d_reg_reg[3]\,
      R => \<const0>\
    );
\d_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(4),
      Q => data70,
      R => \<const0>\
    );
\d_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(5),
      Q => \n_0_d_reg_reg[5]\,
      R => \<const0>\
    );
\d_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(6),
      Q => data80,
      R => \<const0>\
    );
\d_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(7),
      Q => \n_0_d_reg_reg[7]\,
      R => \<const0>\
    );
\d_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(8),
      Q => data90,
      R => \<const0>\
    );
\d_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ce_dly,
      D => in_reg(9),
      Q => p_0_in,
      R => \<const0>\
    );
\in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(10),
      Q => in_reg(0),
      R => \<const0>\
    );
\in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(11),
      Q => in_reg(1),
      R => \<const0>\
    );
\in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(12),
      Q => in_reg(2),
      R => \<const0>\
    );
\in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(13),
      Q => in_reg(3),
      R => \<const0>\
    );
\in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(14),
      Q => in_reg(4),
      R => \<const0>\
    );
\in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(15),
      Q => in_reg(5),
      R => \<const0>\
    );
\in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(16),
      Q => in_reg(6),
      R => \<const0>\
    );
\in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(17),
      Q => in_reg(7),
      R => \<const0>\
    );
\in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(18),
      Q => in_reg(8),
      R => \<const0>\
    );
\in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => scram_out(19),
      Q => in_reg(9),
      R => \<const0>\
    );
\q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_q[4]_i_2\,
      I1 => current_state(3),
      I2 => \n_0_q[0]_i_2\,
      I3 => current_state(2),
      I4 => \n_0_q[1]_i_2\,
      O => \OUTMUX/y\(0)
    );
\q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data60,
      I1 => \n_0_d_reg_reg[0]\,
      I2 => current_state(1),
      I3 => b9_save,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[7]\,
      O => \n_0_q[0]_i_2\
    );
\q[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[0]\,
      I1 => \n_0_q[15]_i_2\,
      I2 => current_state(3),
      I3 => \n_0_q[11]_i_2\,
      I4 => current_state(2),
      I5 => \n_0_q[10]_i_2\,
      O => \OUTMUX/y\(10)
    );
\q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data80,
      I1 => data70,
      I2 => current_state(1),
      I3 => data60,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[0]\,
      O => \n_0_q[10]_i_2\
    );
\q[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => data110,
      I1 => current_state(2),
      I2 => \n_0_q[15]_i_2\,
      I3 => current_state(3),
      I4 => \n_0_q[11]_i_2\,
      I5 => \n_0_q[12]_i_2\,
      O => \OUTMUX/y\(11)
    );
\q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[3]\,
      I1 => data110,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[0]\,
      I4 => current_state(0),
      I5 => data90,
      O => \n_0_q[11]_i_2\
    );
\q[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => data110,
      I1 => current_state(2),
      I2 => \n_0_q[15]_i_2\,
      I3 => current_state(3),
      I4 => \n_0_q[13]_i_2\,
      I5 => \n_0_q[12]_i_2\,
      O => \OUTMUX/y\(12)
    );
\q[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data80,
      I1 => data70,
      I2 => current_state(1),
      I3 => data60,
      I4 => current_state(0),
      I5 => data110,
      O => \n_0_q[12]_i_2\
    );
\q[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => data110,
      I1 => current_state(2),
      I2 => \n_0_q[15]_i_2\,
      I3 => current_state(3),
      I4 => \n_0_q[13]_i_2\,
      I5 => \n_0_q[14]_i_2\,
      O => \OUTMUX/y\(13)
    );
\q[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[3]\,
      I1 => data60,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[0]\,
      I4 => current_state(0),
      I5 => data90,
      O => \n_0_q[13]_i_2\
    );
\q[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
    port map (
      I0 => data110,
      I1 => current_state(2),
      I2 => \n_0_q[15]_i_2\,
      I3 => current_state(3),
      I4 => \n_0_q[18]_i_2\,
      I5 => \n_0_q[14]_i_2\,
      O => \OUTMUX/y\(14)
    );
\q[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data80,
      I1 => data70,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[3]\,
      I4 => current_state(0),
      I5 => data110,
      O => \n_0_q[14]_i_2\
    );
\q[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => data110,
      I1 => current_state(2),
      I2 => \n_0_q[15]_i_2\,
      I3 => current_state(3),
      I4 => \n_0_q[16]_i_2\,
      O => \OUTMUX/y\(15)
    );
\q[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => in_reg(0),
      I1 => p_0_in,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[7]\,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[5]\,
      O => \n_0_q[15]_i_2\
    );
\q[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
    port map (
      I0 => data110,
      I1 => current_state(2),
      I2 => \n_0_q[17]_i_2\,
      I3 => current_state(3),
      I4 => \n_0_q[16]_i_2\,
      O => \OUTMUX/y\(16)
    );
\q[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_q[18]_i_2\,
      I1 => current_state(2),
      I2 => \n_0_q[16]_i_3\,
      I3 => current_state(1),
      I4 => \n_0_q[16]_i_4\,
      O => \n_0_q[16]_i_2\
    );
\q[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data80,
      I1 => current_state(0),
      I2 => \n_0_d_reg_reg[5]\,
      O => \n_0_q[16]_i_3\
    );
\q[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_d_reg_reg[3]\,
      I1 => current_state(0),
      I2 => data110,
      O => \n_0_q[16]_i_4\
    );
\q[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data110,
      I1 => \n_0_q[17]_i_2\,
      I2 => current_state(3),
      I3 => \n_0_q[18]_i_2\,
      I4 => current_state(2),
      I5 => \n_0_q[19]_i_4\,
      O => \OUTMUX/y\(17)
    );
\q[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => in_reg(0),
      I1 => p_0_in,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[7]\,
      I4 => current_state(0),
      I5 => data80,
      O => \n_0_q[17]_i_2\
    );
\q[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data110,
      I1 => \n_0_q[19]_i_2\,
      I2 => current_state(3),
      I3 => \n_0_q[18]_i_2\,
      I4 => current_state(2),
      I5 => \n_0_q[19]_i_4\,
      O => \OUTMUX/y\(18)
    );
\q[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data70,
      I1 => data60,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[0]\,
      I4 => current_state(0),
      I5 => data90,
      O => \n_0_q[18]_i_2\
    );
\q[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data110,
      I1 => \n_0_q[19]_i_2\,
      I2 => current_state(3),
      I3 => \n_0_q[19]_i_3\,
      I4 => current_state(2),
      I5 => \n_0_q[19]_i_4\,
      O => \OUTMUX/y\(19)
    );
\q[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => in_reg(0),
      I1 => p_0_in,
      I2 => current_state(1),
      I3 => data90,
      I4 => current_state(0),
      I5 => data80,
      O => \n_0_q[19]_i_2\
    );
\q[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data70,
      I1 => data60,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[0]\,
      I4 => current_state(0),
      I5 => p_0_in,
      O => \n_0_q[19]_i_3\
    );
\q[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[7]\,
      I1 => \n_0_d_reg_reg[5]\,
      I2 => current_state(1),
      I3 => \n_0_d_reg_reg[3]\,
      I4 => current_state(0),
      I5 => data110,
      O => \n_0_q[19]_i_4\
    );
\q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_q[4]_i_2\,
      I1 => current_state(3),
      I2 => \n_0_q[2]_i_2\,
      I3 => current_state(2),
      I4 => \n_0_q[1]_i_2\,
      O => \OUTMUX/y\(1)
    );
\q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[5]\,
      I1 => \n_0_d_reg_reg[3]\,
      I2 => current_state(1),
      I3 => data110,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[0]\,
      O => \n_0_q[1]_i_2\
    );
\q[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_q[4]_i_2\,
      I1 => current_state(3),
      I2 => \n_0_q[2]_i_2\,
      I3 => current_state(2),
      I4 => \n_0_q[3]_i_2\,
      O => \OUTMUX/y\(2)
    );
\q[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => data60,
      I1 => data110,
      I2 => current_state(1),
      I3 => b9_save,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[7]\,
      O => \n_0_q[2]_i_2\
    );
\q[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_q[4]_i_2\,
      I1 => current_state(3),
      I2 => \n_0_q[7]_i_2\,
      I3 => current_state(2),
      I4 => \n_0_q[3]_i_2\,
      O => \OUTMUX/y\(3)
    );
\q[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[5]\,
      I1 => \n_0_d_reg_reg[3]\,
      I2 => current_state(1),
      I3 => data60,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[0]\,
      O => \n_0_q[3]_i_2\
    );
\q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
    port map (
      I0 => \n_0_q[7]_i_2\,
      I1 => current_state(2),
      I2 => \n_0_q[5]_i_2\,
      I3 => \n_0_q[4]_i_2\,
      I4 => current_state(3),
      O => \OUTMUX/y\(4)
    );
\q[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_d_reg_reg[0]\,
      I1 => current_state(2),
      I2 => \n_0_q[8]_i_3\,
      I3 => current_state(1),
      I4 => \n_0_q[4]_i_3\,
      O => \n_0_q[4]_i_2\
    );
\q[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => data80,
      I1 => current_state(0),
      I2 => data70,
      O => \n_0_q[4]_i_3\
    );
\q[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
    port map (
      I0 => \n_0_q[7]_i_2\,
      I1 => current_state(2),
      I2 => \n_0_q[5]_i_2\,
      I3 => \n_0_q[6]_i_2\,
      I4 => current_state(3),
      O => \OUTMUX/y\(5)
    );
\q[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[5]\,
      I1 => data70,
      I2 => current_state(1),
      I3 => data60,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[0]\,
      O => \n_0_q[5]_i_2\
    );
\q[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_q[6]_i_2\,
      I1 => current_state(3),
      I2 => \n_0_q[7]_i_2\,
      I3 => current_state(2),
      I4 => \n_0_q[10]_i_2\,
      O => \OUTMUX/y\(6)
    );
\q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_d_reg_reg[0]\,
      I1 => current_state(2),
      I2 => \n_0_q[8]_i_3\,
      I3 => current_state(1),
      I4 => \n_0_q[16]_i_3\,
      O => \n_0_q[6]_i_2\
    );
\q[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_q[8]_i_2\,
      I1 => current_state(3),
      I2 => \n_0_q[7]_i_2\,
      I3 => current_state(2),
      I4 => \n_0_q[10]_i_2\,
      O => \OUTMUX/y\(7)
    );
\q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[3]\,
      I1 => data110,
      I2 => current_state(1),
      I3 => b9_save,
      I4 => current_state(0),
      I5 => \n_0_d_reg_reg[7]\,
      O => \n_0_q[7]_i_2\
    );
\q[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
    port map (
      I0 => \n_0_q[9]_i_2\,
      I1 => current_state(2),
      I2 => \n_0_q[10]_i_2\,
      I3 => \n_0_q[8]_i_2\,
      I4 => current_state(3),
      O => \OUTMUX/y\(8)
    );
\q[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => \n_0_d_reg_reg[0]\,
      I1 => current_state(2),
      I2 => \n_0_q[8]_i_3\,
      I3 => current_state(1),
      I4 => \n_0_q[8]_i_4\,
      O => \n_0_q[8]_i_2\
    );
\q[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => p_0_in,
      I1 => current_state(0),
      I2 => data90,
      O => \n_0_q[8]_i_3\
    );
\q[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \n_0_d_reg_reg[7]\,
      I1 => current_state(0),
      I2 => \n_0_d_reg_reg[5]\,
      O => \n_0_q[8]_i_4\
    );
\q[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
    port map (
      I0 => \n_0_q[9]_i_2\,
      I1 => current_state(2),
      I2 => \n_0_q[10]_i_2\,
      I3 => \n_0_d_reg_reg[0]\,
      I4 => \n_0_q[9]_i_3\,
      I5 => current_state(3),
      O => \OUTMUX/y\(9)
    );
\q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
    port map (
      I0 => \n_0_d_reg_reg[3]\,
      I1 => data110,
      I2 => current_state(1),
      I3 => b9_save,
      I4 => current_state(0),
      I5 => data90,
      O => \n_0_q[9]_i_2\
    );
\q[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
    port map (
      I0 => p_0_in,
      I1 => current_state(1),
      I2 => \n_0_d_reg_reg[7]\,
      I3 => current_state(0),
      I4 => \n_0_d_reg_reg[5]\,
      O => \n_0_q[9]_i_3\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(0),
      Q => sd_bit_rep_out(0),
      R => \<const0>\
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(10),
      Q => sd_bit_rep_out(10),
      R => \<const0>\
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(11),
      Q => sd_bit_rep_out(11),
      R => \<const0>\
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(12),
      Q => sd_bit_rep_out(12),
      R => \<const0>\
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(13),
      Q => sd_bit_rep_out(13),
      R => \<const0>\
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(14),
      Q => sd_bit_rep_out(14),
      R => \<const0>\
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(15),
      Q => sd_bit_rep_out(15),
      R => \<const0>\
    );
\q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(16),
      Q => sd_bit_rep_out(16),
      R => \<const0>\
    );
\q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(17),
      Q => sd_bit_rep_out(17),
      R => \<const0>\
    );
\q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(18),
      Q => sd_bit_rep_out(18),
      R => \<const0>\
    );
\q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(19),
      Q => sd_bit_rep_out(19),
      R => \<const0>\
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(1),
      Q => sd_bit_rep_out(1),
      R => \<const0>\
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(2),
      Q => sd_bit_rep_out(2),
      R => \<const0>\
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(3),
      Q => sd_bit_rep_out(3),
      R => \<const0>\
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(4),
      Q => sd_bit_rep_out(4),
      R => \<const0>\
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(5),
      Q => sd_bit_rep_out(5),
      R => \<const0>\
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(6),
      Q => sd_bit_rep_out(6),
      R => \<const0>\
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(7),
      Q => sd_bit_rep_out(7),
      R => \<const0>\
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(8),
      Q => sd_bit_rep_out(8),
      R => \<const0>\
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \OUTMUX/y\(9),
      Q => sd_bit_rep_out(9),
      R => \<const0>\
    );
tx_ce_align_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => align_err,
      I1 => Q(1),
      I2 => Q(0),
      O => tx_ce_alerr
    );
\txdata_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(0),
      O => D(0)
    );
\txdata_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(10),
      O => D(10)
    );
\txdata_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(11),
      O => D(11)
    );
\txdata_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(12),
      O => D(12)
    );
\txdata_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(13),
      O => D(13)
    );
\txdata_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(14),
      O => D(14)
    );
\txdata_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(15),
      O => D(15)
    );
\txdata_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(16),
      O => D(16)
    );
\txdata_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(17),
      O => D(17)
    );
\txdata_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(18),
      O => D(18)
    );
\txdata_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(19),
      O => D(19)
    );
\txdata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(1),
      O => D(1)
    );
\txdata_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(2),
      O => D(2)
    );
\txdata_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(3),
      O => D(3)
    );
\txdata_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(4),
      O => D(4)
    );
\txdata_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(5),
      O => D(5)
    );
\txdata_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(6),
      O => D(6)
    );
\txdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(7),
      O => D(7)
    );
\txdata_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(8),
      O => D(8)
    );
\txdata_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
    port map (
      I0 => sd_bit_rep_out(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => tx_sd_bitrep_bypass,
      I4 => scram_out(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_smpte_encoder is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_smpte_encoder;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_smpte_encoder is
  signal \<const0>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_out_reg[0]_i_1__1\ : STD_LOGIC;
  signal \n_0_out_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_out_reg[6]_i_2\ : STD_LOGIC;
  signal \n_0_out_reg[7]_i_2\ : STD_LOGIC;
  signal \n_0_out_reg[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_out_reg[9]_i_2__0\ : STD_LOGIC;
  signal \n_0_scram_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_scram_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_scram_reg[2]_i_1\ : STD_LOGIC;
  signal \n_0_scram_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_scram_reg[3]_i_1\ : STD_LOGIC;
  signal \n_0_scram_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_scram_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_scram_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_scram_reg[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_scram_reg[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_scram_reg[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_scram_reg[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_scram_reg[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[0]\ : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in19_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in22_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_2_in40_in : STD_LOGIC;
  signal y_i_scram_q : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_reg[0]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \out_reg[2]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \out_reg[4]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \out_reg[5]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \out_reg[8]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \out_reg[9]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \scram_reg[0]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \scram_reg[1]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \scram_reg[2]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \scram_reg[3]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \scram_reg[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \scram_reg[6]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \scram_reg[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \scram_reg[8]_i_1\ : label is "soft_lutpair180";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\out_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65666A66"
    )
    port map (
      I0 => \n_0_scram_reg_reg[0]\,
      I1 => I1,
      I2 => I6(1),
      I3 => I6(0),
      I4 => \^q\(9),
      O => \n_0_out_reg[0]_i_1__1\
    );
\out_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
    port map (
      I0 => y_i_scram_q(0),
      I1 => \^q\(9),
      I2 => I6(0),
      I3 => I6(1),
      I4 => I1,
      I5 => \n_0_scram_reg_reg[0]\,
      O => p_1_in1_in
    );
\out_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
    port map (
      I0 => y_i_scram_q(1),
      I1 => \n_0_scram_reg_reg[0]\,
      I2 => I1,
      I3 => \n_0_out_reg[2]_i_2\,
      I4 => \^q\(9),
      I5 => y_i_scram_q(0),
      O => p_1_in4_in
    );
\out_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I6(0),
      I1 => I6(1),
      O => \n_0_out_reg[2]_i_2\
    );
\out_reg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => y_i_scram_q(2),
      I1 => \n_0_out_reg[6]_i_2\,
      I2 => y_i_scram_q(1),
      O => p_1_in7_in
    );
\out_reg[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => y_i_scram_q(3),
      I1 => y_i_scram_q(1),
      I2 => \n_0_out_reg[6]_i_2\,
      I3 => y_i_scram_q(2),
      O => p_1_in10_in
    );
\out_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => y_i_scram_q(4),
      I1 => y_i_scram_q(2),
      I2 => \n_0_out_reg[6]_i_2\,
      I3 => y_i_scram_q(1),
      I4 => y_i_scram_q(3),
      O => p_1_in13_in
    );
\out_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => y_i_scram_q(5),
      I1 => y_i_scram_q(3),
      I2 => y_i_scram_q(1),
      I3 => \n_0_out_reg[6]_i_2\,
      I4 => y_i_scram_q(2),
      I5 => y_i_scram_q(4),
      O => p_1_in16_in
    );
\out_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
    port map (
      I0 => y_i_scram_q(0),
      I1 => \^q\(9),
      I2 => I6(0),
      I3 => I6(1),
      I4 => I1,
      I5 => \n_0_scram_reg_reg[0]\,
      O => \n_0_out_reg[6]_i_2\
    );
\out_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => y_i_scram_q(6),
      I1 => y_i_scram_q(4),
      I2 => y_i_scram_q(2),
      I3 => \n_0_out_reg[7]_i_2\,
      I4 => y_i_scram_q(3),
      I5 => y_i_scram_q(5),
      O => p_1_in19_in
    );
\out_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669996999966696"
    )
    port map (
      I0 => y_i_scram_q(1),
      I1 => \n_0_scram_reg_reg[0]\,
      I2 => I1,
      I3 => \n_0_out_reg[2]_i_2\,
      I4 => \^q\(9),
      I5 => y_i_scram_q(0),
      O => \n_0_out_reg[7]_i_2\
    );
\out_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => y_i_scram_q(7),
      I1 => \n_0_out_reg[9]_i_2__0\,
      I2 => y_i_scram_q(6),
      O => p_1_in22_in
    );
\out_reg[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => y_i_scram_q(8),
      I1 => y_i_scram_q(6),
      I2 => \n_0_out_reg[9]_i_2__0\,
      I3 => y_i_scram_q(7),
      O => \n_0_out_reg[9]_i_1__0\
    );
\out_reg[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => y_i_scram_q(5),
      I1 => y_i_scram_q(3),
      I2 => y_i_scram_q(1),
      I3 => \n_0_out_reg[6]_i_2\,
      I4 => y_i_scram_q(2),
      I5 => y_i_scram_q(4),
      O => \n_0_out_reg[9]_i_2__0\
    );
\out_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_out_reg[0]_i_1__1\,
      Q => \^q\(0),
      R => \<const0>\
    );
\out_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in1_in,
      Q => \^q\(1),
      R => \<const0>\
    );
\out_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in4_in,
      Q => \^q\(2),
      R => \<const0>\
    );
\out_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in7_in,
      Q => \^q\(3),
      R => \<const0>\
    );
\out_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in10_in,
      Q => \^q\(4),
      R => \<const0>\
    );
\out_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in13_in,
      Q => \^q\(5),
      R => \<const0>\
    );
\out_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in16_in,
      Q => \^q\(6),
      R => \<const0>\
    );
\out_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in19_in,
      Q => \^q\(7),
      R => \<const0>\
    );
\out_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in22_in,
      Q => \^q\(8),
      R => \<const0>\
    );
\out_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_out_reg[9]_i_1__0\,
      Q => \^q\(9),
      R => \<const0>\
    );
\scram_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F704F7FB08"
    )
    port map (
      I0 => y_i_scram_q(0),
      I1 => I6(0),
      I2 => I6(1),
      I3 => \^d\(1),
      I4 => I2(0),
      I5 => \n_0_scram_reg[4]_i_2\,
      O => p_2_in40_in
    );
\scram_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => y_i_scram_q(4),
      I1 => I3(0),
      I2 => y_i_scram_q(0),
      O => \^d\(0)
    );
\scram_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F704F7FB08"
    )
    port map (
      I0 => y_i_scram_q(1),
      I1 => I6(0),
      I2 => I6(1),
      I3 => \^d\(2),
      I4 => I2(1),
      I5 => \n_0_scram_reg[1]_i_2\,
      O => \n_0_scram_reg[1]_i_1\
    );
\scram_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => y_i_scram_q(5),
      I1 => I3(1),
      I2 => y_i_scram_q(1),
      O => \^d\(1)
    );
\scram_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB14BE41BE41EB14"
    )
    port map (
      I0 => \n_0_out_reg[2]_i_2\,
      I1 => y_i_scram_q(1),
      I2 => I3(1),
      I3 => y_i_scram_q(5),
      I4 => I3(6),
      I5 => y_i_scram_q(6),
      O => \n_0_scram_reg[1]_i_2\
    );
\scram_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F704F7FB08"
    )
    port map (
      I0 => y_i_scram_q(2),
      I1 => I6(0),
      I2 => I6(1),
      I3 => \^d\(3),
      I4 => I2(2),
      I5 => \n_0_scram_reg[2]_i_2\,
      O => \n_0_scram_reg[2]_i_1\
    );
\scram_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => y_i_scram_q(6),
      I1 => I3(2),
      I2 => y_i_scram_q(2),
      O => \^d\(2)
    );
\scram_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB14BE41BE41EB14"
    )
    port map (
      I0 => \n_0_out_reg[2]_i_2\,
      I1 => y_i_scram_q(2),
      I2 => I3(2),
      I3 => y_i_scram_q(6),
      I4 => I3(7),
      I5 => y_i_scram_q(7),
      O => \n_0_scram_reg[2]_i_2\
    );
\scram_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB0804F704F7FB08"
    )
    port map (
      I0 => y_i_scram_q(3),
      I1 => I6(0),
      I2 => I6(1),
      I3 => \^d\(4),
      I4 => I2(3),
      I5 => \n_0_scram_reg[3]_i_2\,
      O => \n_0_scram_reg[3]_i_1\
    );
\scram_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => y_i_scram_q(7),
      I1 => I3(3),
      I2 => y_i_scram_q(3),
      O => \^d\(3)
    );
\scram_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB14BE41BE41EB14"
    )
    port map (
      I0 => \n_0_out_reg[2]_i_2\,
      I1 => y_i_scram_q(3),
      I2 => I3(3),
      I3 => y_i_scram_q(7),
      I4 => I3(8),
      I5 => y_i_scram_q(8),
      O => \n_0_scram_reg[3]_i_2\
    );
\scram_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8A45754575BA8A"
    )
    port map (
      I0 => \^d\(9),
      I1 => I6(1),
      I2 => I6(0),
      I3 => y_i_scram_q(8),
      I4 => \n_0_scram_reg[4]_i_2\,
      I5 => I2(4),
      O => \n_0_scram_reg[4]_i_1\
    );
\scram_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => y_i_scram_q(8),
      I1 => I3(4),
      I2 => y_i_scram_q(4),
      O => \^d\(4)
    );
\scram_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB14BE41BE41EB14"
    )
    port map (
      I0 => \n_0_out_reg[2]_i_2\,
      I1 => y_i_scram_q(0),
      I2 => I3(0),
      I3 => y_i_scram_q(4),
      I4 => I3(5),
      I5 => y_i_scram_q(5),
      O => \n_0_scram_reg[4]_i_2\
    );
\scram_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => y_i_scram_q(0),
      I1 => I3(0),
      I2 => y_i_scram_q(4),
      I3 => I3(5),
      I4 => y_i_scram_q(5),
      O => \^d\(5)
    );
\scram_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
    port map (
      I0 => p_2_in40_in,
      I1 => y_i_scram_q(5),
      I2 => I6(0),
      I3 => I6(1),
      I4 => \^d\(6),
      I5 => I2(5),
      O => \n_0_scram_reg[5]_i_1__0\
    );
\scram_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => y_i_scram_q(1),
      I1 => I3(1),
      I2 => y_i_scram_q(5),
      I3 => I3(6),
      I4 => y_i_scram_q(6),
      O => \^d\(6)
    );
\scram_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
    port map (
      I0 => \n_0_scram_reg[1]_i_1\,
      I1 => y_i_scram_q(6),
      I2 => I6(0),
      I3 => I6(1),
      I4 => \^d\(7),
      I5 => I2(6),
      O => \n_0_scram_reg[6]_i_1__0\
    );
\scram_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => y_i_scram_q(2),
      I1 => I3(2),
      I2 => y_i_scram_q(6),
      I3 => I3(7),
      I4 => y_i_scram_q(7),
      O => \^d\(7)
    );
\scram_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
    port map (
      I0 => \n_0_scram_reg[2]_i_1\,
      I1 => y_i_scram_q(7),
      I2 => I6(0),
      I3 => I6(1),
      I4 => \^d\(8),
      I5 => I2(7),
      O => \n_0_scram_reg[7]_i_1__0\
    );
\scram_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => y_i_scram_q(3),
      I1 => I3(3),
      I2 => y_i_scram_q(7),
      I3 => I3(8),
      I4 => y_i_scram_q(8),
      O => \^d\(8)
    );
\scram_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A55955565AA6A"
    )
    port map (
      I0 => \n_0_scram_reg[3]_i_1\,
      I1 => y_i_scram_q(8),
      I2 => I6(0),
      I3 => I6(1),
      I4 => \^d\(9),
      I5 => I2(8),
      O => \n_0_scram_reg[8]_i_1__0\
    );
\scram_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => I3(9),
      I1 => y_i_scram_q(8),
      I2 => I3(4),
      I3 => I3(0),
      I4 => y_i_scram_q(0),
      O => \^d\(9)
    );
\scram_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_scram_reg[4]_i_1\,
      I1 => p_2_in40_in,
      I2 => I2(9),
      O => \n_0_scram_reg[9]_i_1__0\
    );
\scram_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_2_in40_in,
      Q => \n_0_scram_reg_reg[0]\,
      R => \<const0>\
    );
\scram_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[1]_i_1\,
      Q => y_i_scram_q(0),
      R => \<const0>\
    );
\scram_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[2]_i_1\,
      Q => y_i_scram_q(1),
      R => \<const0>\
    );
\scram_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[3]_i_1\,
      Q => y_i_scram_q(2),
      R => \<const0>\
    );
\scram_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[4]_i_1\,
      Q => y_i_scram_q(3),
      R => \<const0>\
    );
\scram_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[5]_i_1__0\,
      Q => y_i_scram_q(4),
      R => \<const0>\
    );
\scram_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[6]_i_1__0\,
      Q => y_i_scram_q(5),
      R => \<const0>\
    );
\scram_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[7]_i_1__0\,
      Q => y_i_scram_q(6),
      R => \<const0>\
    );
\scram_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[8]_i_1__0\,
      Q => y_i_scram_q(7),
      R => \<const0>\
    );
\scram_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_scram_reg[9]_i_1__0\,
      Q => y_i_scram_q(8),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_smpte_encoder_10 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scram_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_smpte_encoder_10 : entity is "v_smpte_sdi_v3_0_smpte_encoder";
end smpte_sdiv_smpte_sdi_v3_0_smpte_encoder_10;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_smpte_encoder_10 is
  signal \<const0>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \n_0_out_reg[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_out_reg[9]_i_2__1\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_scram_reg_reg[9]\ : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in19_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in22_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out_reg[0]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \out_reg[1]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \out_reg[2]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \out_reg[3]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \out_reg[5]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \out_reg[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \out_reg[7]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \out_reg[8]_i_1__0\ : label is "soft_lutpair185";
begin
  D(0) <= \^d\(0);
  E(0) <= \^e\(0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\c_in_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
    port map (
      I0 => tx_ce(0),
      I1 => I6(1),
      I2 => I6(0),
      O => \^e\(0)
    );
\out_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_scram_reg_reg[0]\,
      I1 => Q(0),
      O => \n_0_out_reg[0]_i_1__0\
    );
\out_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_scram_reg_reg[1]\,
      I1 => Q(0),
      I2 => \n_0_scram_reg_reg[0]\,
      O => p_1_in1_in
    );
\out_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_scram_reg_reg[2]\,
      I1 => \n_0_scram_reg_reg[0]\,
      I2 => Q(0),
      I3 => \n_0_scram_reg_reg[1]\,
      O => p_1_in4_in
    );
\out_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_scram_reg_reg[3]\,
      I1 => \n_0_scram_reg_reg[1]\,
      I2 => Q(0),
      I3 => \n_0_scram_reg_reg[0]\,
      I4 => \n_0_scram_reg_reg[2]\,
      O => p_1_in7_in
    );
\out_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_scram_reg_reg[4]\,
      I1 => \n_0_scram_reg_reg[2]\,
      I2 => \n_0_scram_reg_reg[0]\,
      I3 => Q(0),
      I4 => \n_0_scram_reg_reg[1]\,
      I5 => \n_0_scram_reg_reg[3]\,
      O => p_1_in10_in
    );
\out_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \n_0_scram_reg_reg[5]\,
      I1 => \n_0_out_reg[9]_i_2__1\,
      O => p_1_in13_in
    );
\out_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \n_0_scram_reg_reg[6]\,
      I1 => \n_0_out_reg[9]_i_2__1\,
      I2 => \n_0_scram_reg_reg[5]\,
      O => p_1_in16_in
    );
\out_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => \n_0_scram_reg_reg[7]\,
      I1 => \n_0_scram_reg_reg[5]\,
      I2 => \n_0_out_reg[9]_i_2__1\,
      I3 => \n_0_scram_reg_reg[6]\,
      O => p_1_in19_in
    );
\out_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \n_0_scram_reg_reg[8]\,
      I1 => \n_0_scram_reg_reg[6]\,
      I2 => \n_0_out_reg[9]_i_2__1\,
      I3 => \n_0_scram_reg_reg[5]\,
      I4 => \n_0_scram_reg_reg[7]\,
      O => p_1_in22_in
    );
\out_reg[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_scram_reg_reg[9]\,
      I1 => \n_0_scram_reg_reg[7]\,
      I2 => \n_0_scram_reg_reg[5]\,
      I3 => \n_0_out_reg[9]_i_2__1\,
      I4 => \n_0_scram_reg_reg[6]\,
      I5 => \n_0_scram_reg_reg[8]\,
      O => \^d\(0)
    );
\out_reg[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \n_0_scram_reg_reg[4]\,
      I1 => \n_0_scram_reg_reg[2]\,
      I2 => \n_0_scram_reg_reg[0]\,
      I3 => Q(0),
      I4 => \n_0_scram_reg_reg[1]\,
      I5 => \n_0_scram_reg_reg[3]\,
      O => \n_0_out_reg[9]_i_2__1\
    );
\out_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \n_0_out_reg[0]_i_1__0\,
      Q => scram_out(0),
      R => \<const0>\
    );
\out_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in1_in,
      Q => scram_out(1),
      R => \<const0>\
    );
\out_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in4_in,
      Q => scram_out(2),
      R => \<const0>\
    );
\out_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in7_in,
      Q => scram_out(3),
      R => \<const0>\
    );
\out_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in10_in,
      Q => scram_out(4),
      R => \<const0>\
    );
\out_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in13_in,
      Q => scram_out(5),
      R => \<const0>\
    );
\out_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in16_in,
      Q => scram_out(6),
      R => \<const0>\
    );
\out_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in19_in,
      Q => scram_out(7),
      R => \<const0>\
    );
\out_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => p_1_in22_in,
      Q => scram_out(8),
      R => \<const0>\
    );
\out_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => \^d\(0),
      Q => scram_out(9),
      R => \<const0>\
    );
\scram_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(0),
      Q => \n_0_scram_reg_reg[0]\,
      R => \<const0>\
    );
\scram_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(1),
      Q => \n_0_scram_reg_reg[1]\,
      R => \<const0>\
    );
\scram_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(2),
      Q => \n_0_scram_reg_reg[2]\,
      R => \<const0>\
    );
\scram_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(3),
      Q => \n_0_scram_reg_reg[3]\,
      R => \<const0>\
    );
\scram_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(4),
      Q => \n_0_scram_reg_reg[4]\,
      R => \<const0>\
    );
\scram_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(5),
      Q => \n_0_scram_reg_reg[5]\,
      R => \<const0>\
    );
\scram_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(6),
      Q => \n_0_scram_reg_reg[6]\,
      R => \<const0>\
    );
\scram_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(7),
      Q => \n_0_scram_reg_reg[7]\,
      R => \<const0>\
    );
\scram_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(8),
      Q => \n_0_scram_reg_reg[8]\,
      R => \<const0>\
    );
\scram_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \^e\(0),
      D => I1(9),
      Q => \n_0_scram_reg_reg[9]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset is
  port (
    rx_rst_int : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe1_ones : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_xyz : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    rx_rst : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \n_0_sreg_reg[0]\ : STD_LOGIC;
  signal \n_0_sreg_reg[1]\ : STD_LOGIC;
  signal \n_0_sreg_reg[2]\ : STD_LOGIC;
  signal \n_0_sreg_reg[3]\ : STD_LOGIC;
  signal \n_0_sreg_reg[4]\ : STD_LOGIC;
  signal \n_0_sreg_reg[5]\ : STD_LOGIC;
  signal \n_0_sreg_reg[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^rx_rst_int\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEC/FLY/vert/vcount[8]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[11]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[11]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_flags[0]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \current_state[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of pipe1_zeros_i_1 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \pipe2_vid[9]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rx_ap_flg_reg[4]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of rx_trs_i_1 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rx_vid[9]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \std[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \vcount[9]_i_7\ : label is "soft_lutpair261";
begin
  rx_rst_int <= \^rx_rst_int\;
\DEC/FLY/vert/vcount[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => I3,
      O => O11
    );
\DEC/FLY/vid_out[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O12
    );
\FSM_onehot_current_state[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => I1,
      O => SR(0)
    );
\FSM_onehot_current_state[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => I1,
      O => O1(0)
    );
\FSM_onehot_current_state[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O4(0)
    );
\FSM_onehot_current_state[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O8(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ap_flags[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O9(0)
    );
\current_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O7(0)
    );
pipe1_zeros_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => pipe1_ones
    );
\pipe2_vid[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O2(0)
    );
\rst_out_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => p_0_in,
      Q => \^rx_rst_int\,
      S => rx_rst
    );
\rx_ap_flg_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O6(0)
    );
rx_trs_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => rx_xyz
    );
\rx_vid[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O5(0)
    );
\sreg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_sreg_reg[0]\,
      S => rx_rst
    );
\sreg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[0]\,
      Q => \n_0_sreg_reg[1]\,
      S => rx_rst
    );
\sreg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[1]\,
      Q => \n_0_sreg_reg[2]\,
      S => rx_rst
    );
\sreg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[2]\,
      Q => \n_0_sreg_reg[3]\,
      S => rx_rst
    );
\sreg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[3]\,
      Q => \n_0_sreg_reg[4]\,
      S => rx_rst
    );
\sreg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[4]\,
      Q => \n_0_sreg_reg[5]\,
      S => rx_rst
    );
\sreg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[5]\,
      Q => \n_0_sreg_reg[6]\,
      S => rx_rst
    );
\sreg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[6]\,
      Q => p_0_in,
      S => rx_rst
    );
\std[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => \out\(0),
      O => O3
    );
\vcount[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \^rx_rst_int\,
      I1 => I2,
      O => O10
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset__parameterized0\ is
  port (
    I3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pipe1_ones : out STD_LOGIC;
    O2 : out STD_LOGIC;
    I7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_xyz : out STD_LOGIC;
    I14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    tx_rst : in STD_LOGIC;
    tx_usrclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset__parameterized0\ : entity is "v_smpte_sdi_v3_0_triple_sdi_reset";
end \smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset__parameterized0\;

architecture STRUCTURE of \smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_sreg_reg[0]\ : STD_LOGIC;
  signal \n_0_sreg_reg[1]\ : STD_LOGIC;
  signal \n_0_sreg_reg[2]\ : STD_LOGIC;
  signal \n_0_sreg_reg[3]\ : STD_LOGIC;
  signal \n_0_sreg_reg[4]\ : STD_LOGIC;
  signal \n_0_sreg_reg[5]\ : STD_LOGIC;
  signal \n_0_sreg_reg[6]\ : STD_LOGIC;
  signal \n_0_sreg_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DEC/FLY/vert/vcount[8]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[13]_i_1__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[15]_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[24]_i_1__1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[27]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \all_zeros_pipe[2]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \all_zeros_pipe[2]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_1__3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_1__4\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_1__5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \crc_reg[17]_i_1__6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \current_state[3]_i_1__3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \eav_dly[3]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \loops[2]_i_3__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pipe1_zeros_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \pipe2_vid[9]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rx_trs_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rx_vid[9]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \std[2]_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \vid_out[9]_i_1__0\ : label is "soft_lutpair269";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\DEC/FLY/vert/vcount[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => I2,
      O => O5
    );
\DEC/FLY/vid_out[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => O6
    );
\FSM_onehot_current_state[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => I8(0)
    );
\FSM_onehot_current_state[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(1),
      I1 => \^q\(1),
      O => I7(0)
    );
\FSM_onehot_current_state[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => I10(0)
    );
\FSM_onehot_current_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => I9(0)
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\all_zeros_pipe[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ce0,
      I1 => \^q\(0),
      O => O3(0)
    );
\all_zeros_pipe[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ce0,
      I1 => \^q\(0),
      O => O4(0)
    );
\crc_reg[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(0),
      O => I3(0)
    );
\crc_reg[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(0),
      O => I4(0)
    );
\crc_reg[17]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(0),
      O => I5(0)
    );
\crc_reg[17]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(0),
      O => I6(0)
    );
\current_state[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => I13(0)
    );
\eav_dly[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(0),
      O => I17(0)
    );
\loops[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => tx_ce(1),
      I1 => \^q\(1),
      I2 => I1,
      O => O1
    );
\pipe1_zeros_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => pipe1_ones
    );
\pipe2_vid[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => SR(0)
    );
\rst_out_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[7]\,
      Q => \^q\(0),
      S => tx_rst
    );
\rst_out_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[7]\,
      Q => \^q\(1),
      S => tx_rst
    );
\rx_trs_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => rx_xyz
    );
\rx_vid[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => I14(0)
    );
\sreg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \<const0>\,
      Q => \n_0_sreg_reg[0]\,
      S => tx_rst
    );
\sreg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[0]\,
      Q => \n_0_sreg_reg[1]\,
      S => tx_rst
    );
\sreg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[1]\,
      Q => \n_0_sreg_reg[2]\,
      S => tx_rst
    );
\sreg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[2]\,
      Q => \n_0_sreg_reg[3]\,
      S => tx_rst
    );
\sreg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[3]\,
      Q => \n_0_sreg_reg[4]\,
      S => tx_rst
    );
\sreg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[4]\,
      Q => \n_0_sreg_reg[5]\,
      S => tx_rst
    );
\sreg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[5]\,
      Q => \n_0_sreg_reg[6]\,
      S => tx_rst
    );
\sreg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sreg_reg[6]\,
      Q => \n_0_sreg_reg[7]\,
      S => tx_rst
    );
\std[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => O2
    );
\vid_out[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => \^q\(1),
      I1 => tx_ce(1),
      O => I15(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx_autorate is
  port (
    p_28_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_20_in : out STD_LOGIC;
    mode_SD_int : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    p_22_in : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    locked1_out : out STD_LOGIC;
    mode_SD0 : out STD_LOGIC;
    mode_x : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O1 : out STD_LOGIC;
    lvlb_drdy2 : out STD_LOGIC;
    p_23_in : out STD_LOGIC;
    O2 : out STD_LOGIC;
    descrambler_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : out STD_LOGIC;
    p_24_in : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_mode_locked : out STD_LOGIC;
    O7 : out STD_LOGIC;
    mode_HD0 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    prev_nrz : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rxdata : in STD_LOGIC_VECTOR ( 18 downto 0 );
    I2 : in STD_LOGIC;
    lvlb_drdy : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    rx_mode_detect_en_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    rx_sd_data_strobe : in STD_LOGIC;
    level_b_reg : in STD_LOGIC;
    I11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    level_b : in STD_LOGIC;
    I13 : in STD_LOGIC;
    autodetect_trs_err : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    v : in STD_LOGIC;
    I14 : in STD_LOGIC;
    I15 : in STD_LOGIC;
    I16 : in STD_LOGIC;
    rx_mode_en : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I18 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx_autorate;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx_autorate is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \errcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^lvlb_drdy2\ : STD_LOGIC;
  signal \^mode_sd_int\ : STD_LOGIC;
  signal mode_int0 : STD_LOGIC;
  signal mode_locked_x : STD_LOGIC;
  signal \^mode_x\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \n_0_current_state[0]_i_1\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_2\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_3\ : STD_LOGIC;
  signal \n_0_current_state[0]_i_4\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_1\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_2__2\ : STD_LOGIC;
  signal \n_0_current_state[1]_i_3\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_1\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_3\ : STD_LOGIC;
  signal \n_0_current_state_reg[0]\ : STD_LOGIC;
  signal \n_0_current_state_reg[1]\ : STD_LOGIC;
  signal \n_0_current_state_reg[2]\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_1\ : STD_LOGIC;
  signal \n_0_errcnt[3]_i_2\ : STD_LOGIC;
  signal n_0_locked_int_i_1 : STD_LOGIC;
  signal \n_0_mode_int[0]_i_1\ : STD_LOGIC;
  signal \n_0_mode_int[1]_i_1\ : STD_LOGIC;
  signal \n_0_out_reg[19]_i_2\ : STD_LOGIC;
  signal \n_0_out_reg[9]_i_2\ : STD_LOGIC;
  signal \n_0_sd_rxdata[9]_i_2\ : STD_LOGIC;
  signal \n_0_trscnt[0]_i_1\ : STD_LOGIC;
  signal \n_0_trscnt[0]_i_3\ : STD_LOGIC;
  signal \n_0_trscnt[0]_i_4\ : STD_LOGIC;
  signal \n_0_trscnt[0]_i_5\ : STD_LOGIC;
  signal \n_0_trscnt[0]_i_6\ : STD_LOGIC;
  signal \n_0_trscnt[12]_i_2\ : STD_LOGIC;
  signal \n_0_trscnt[12]_i_3\ : STD_LOGIC;
  signal \n_0_trscnt[4]_i_2\ : STD_LOGIC;
  signal \n_0_trscnt[4]_i_3\ : STD_LOGIC;
  signal \n_0_trscnt[4]_i_4\ : STD_LOGIC;
  signal \n_0_trscnt[4]_i_5\ : STD_LOGIC;
  signal \n_0_trscnt[8]_i_2\ : STD_LOGIC;
  signal \n_0_trscnt[8]_i_3\ : STD_LOGIC;
  signal \n_0_trscnt[8]_i_4\ : STD_LOGIC;
  signal \n_0_trscnt[8]_i_5\ : STD_LOGIC;
  signal \n_0_trscnt_reg[0]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_trscnt_reg[10]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[11]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[12]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[1]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[2]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[3]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[4]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_0_trscnt_reg[5]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[6]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[7]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[8]\ : STD_LOGIC;
  signal \n_0_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_0_trscnt_reg[9]\ : STD_LOGIC;
  signal \n_1_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_1_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_1_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_2_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_2_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_2_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_3_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_3_trscnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_3_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_3_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_4_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_4_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_4_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_5_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_5_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_5_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_6_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_6_trscnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_6_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_6_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal \n_7_trscnt_reg[0]_i_2\ : STD_LOGIC;
  signal \n_7_trscnt_reg[12]_i_1\ : STD_LOGIC;
  signal \n_7_trscnt_reg[4]_i_1\ : STD_LOGIC;
  signal \n_7_trscnt_reg[8]_i_1\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^p_20_in\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal \^p_24_in\ : STD_LOGIC;
  signal \^p_25_in\ : STD_LOGIC;
  signal \^p_26_in\ : STD_LOGIC;
  signal \^p_27_in\ : STD_LOGIC;
  signal trs_tc : STD_LOGIC;
  signal \NLW_trscnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trscnt_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \byte1[0]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \byte1[1]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \byte1[2]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \byte1[3]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \byte1[4]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \byte1[5]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \byte1[6]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \byte1[7]_i_2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \current_state[0]_i_3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \current_state[0]_i_4\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \current_state[1]_i_2__2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \current_state[2]_i_3\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \errcnt[1]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \errcnt[2]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \errcnt[3]_i_3\ : label is "soft_lutpair462";
  attribute counter : integer;
  attribute counter of \errcnt_reg[0]\ : label is 14;
  attribute counter of \errcnt_reg[1]\ : label is 14;
  attribute counter of \errcnt_reg[2]\ : label is 14;
  attribute counter of \errcnt_reg[3]\ : label is 14;
  attribute SOFT_HLUTNM of locked_i_4 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of prev_d19_i_1 : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \prev_nrz[8]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \prev_nrz[8]_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \rx_mode[0]_INST_0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \rx_mode[1]_INST_0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of rx_mode_locked_INST_0 : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \rxdata[19]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \sd_rxdata[0]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \sd_rxdata[1]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \sd_rxdata[2]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \sd_rxdata[3]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \sd_rxdata[4]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \sd_rxdata[5]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \sd_rxdata[6]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \sd_rxdata[7]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \sd_rxdata[8]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \sd_rxdata[9]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \sd_rxdata[9]_i_2\ : label is "soft_lutpair459";
  attribute counter of \trscnt_reg[0]\ : label is 13;
  attribute counter of \trscnt_reg[10]\ : label is 13;
  attribute counter of \trscnt_reg[11]\ : label is 13;
  attribute counter of \trscnt_reg[12]\ : label is 13;
  attribute counter of \trscnt_reg[13]\ : label is 13;
  attribute counter of \trscnt_reg[1]\ : label is 13;
  attribute counter of \trscnt_reg[2]\ : label is 13;
  attribute counter of \trscnt_reg[3]\ : label is 13;
  attribute counter of \trscnt_reg[4]\ : label is 13;
  attribute counter of \trscnt_reg[5]\ : label is 13;
  attribute counter of \trscnt_reg[6]\ : label is 13;
  attribute counter of \trscnt_reg[7]\ : label is 13;
  attribute counter of \trscnt_reg[8]\ : label is 13;
  attribute counter of \trscnt_reg[9]\ : label is 13;
begin
  O2 <= \^o2\;
  lvlb_drdy2 <= \^lvlb_drdy2\;
  mode_SD_int <= \^mode_sd_int\;
  mode_x(1 downto 0) <= \^mode_x\(1 downto 0);
  p_20_in <= \^p_20_in\;
  p_21_in <= \^p_21_in\;
  p_22_in <= \^p_22_in\;
  p_23_in <= \^p_23_in\;
  p_24_in <= \^p_24_in\;
  p_25_in <= \^p_25_in\;
  p_26_in <= \^p_26_in\;
  p_27_in <= \^p_27_in\;
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
autodetect_trs_err_reg_i_1: unisim.vcomponents.MUXF7
    port map (
      I0 => I4,
      I1 => I5,
      O => O1,
      S => \^lvlb_drdy2\
    );
\byte1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(0),
      I1 => \^lvlb_drdy2\,
      I2 => I12(0),
      O => O6(0)
    );
\byte1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(1),
      I1 => \^lvlb_drdy2\,
      I2 => I12(1),
      O => O6(1)
    );
\byte1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(2),
      I1 => \^lvlb_drdy2\,
      I2 => I12(2),
      O => O6(2)
    );
\byte1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(3),
      I1 => \^lvlb_drdy2\,
      I2 => I12(3),
      O => O6(3)
    );
\byte1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(4),
      I1 => \^lvlb_drdy2\,
      I2 => I12(4),
      O => O6(4)
    );
\byte1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(5),
      I1 => \^lvlb_drdy2\,
      I2 => I12(5),
      O => O6(5)
    );
\byte1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(6),
      I1 => \^lvlb_drdy2\,
      I2 => I12(6),
      O => O6(6)
    );
\byte1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I11(7),
      I1 => \^lvlb_drdy2\,
      I2 => I12(7),
      O => O6(7)
    );
\ce_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFAEFEFFFFF"
    )
    port map (
      I0 => rx_sd_data_strobe,
      I1 => \^mode_x\(1),
      I2 => rx_mode_detect_en_reg,
      I3 => I3(1),
      I4 => \^mode_x\(0),
      I5 => I3(0),
      O => O5
    );
\ce_lvlb_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD0D0D0DDDDDD"
    )
    port map (
      I0 => \^mode_sd_int\,
      I1 => rx_sd_data_strobe,
      I2 => lvlb_drdy,
      I3 => \^mode_x\(1),
      I4 => rx_mode_detect_en_reg,
      I5 => I3(1),
      O => O4
    );
\ce_sd_ff[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBBAFAFFFBB"
    )
    port map (
      I0 => rx_sd_data_strobe,
      I1 => I3(0),
      I2 => \^mode_x\(0),
      I3 => I3(1),
      I4 => rx_mode_detect_en_reg,
      I5 => \^mode_x\(1),
      O => O15
    );
\ce_sd_ff[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBBAFAFFFBB"
    )
    port map (
      I0 => rx_sd_data_strobe,
      I1 => I3(0),
      I2 => \^mode_x\(0),
      I3 => I3(1),
      I4 => rx_mode_detect_en_reg,
      I5 => \^mode_x\(1),
      O => O14
    );
\current_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC0CAAAAAAAA"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state[0]_i_2\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state[0]_i_3\,
      I4 => rx_rst_int,
      I5 => p_0_in,
      O => \n_0_current_state[0]_i_1\
    );
\current_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FF03FE03FE03FE"
    )
    port map (
      I0 => trs_tc,
      I1 => \n_0_current_state[0]_i_4\,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[0]\,
      I4 => \^mode_x\(1),
      I5 => \^mode_x\(0),
      O => \n_0_current_state[0]_i_2\
    );
\current_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state[2]_i_3\,
      I3 => mode_locked_x,
      O => \n_0_current_state[0]_i_3\
    );
\current_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => I13,
      I1 => autodetect_trs_err,
      O => \n_0_current_state[0]_i_4\
    );
\current_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001AAAAAAAA"
    )
    port map (
      I0 => \n_0_current_state_reg[1]\,
      I1 => \n_0_current_state[1]_i_2__2\,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state[1]_i_3\,
      I4 => rx_rst_int,
      I5 => p_0_in,
      O => \n_0_current_state[1]_i_1\
    );
\current_state[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40405540"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \^mode_x\(1),
      I2 => \^mode_x\(0),
      I3 => I13,
      I4 => autodetect_trs_err,
      O => \n_0_current_state[1]_i_2__2\
    );
\current_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
    port map (
      I0 => trs_tc,
      I1 => autodetect_trs_err,
      I2 => I13,
      O => \n_0_current_state[1]_i_3\
    );
\current_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => next_state(2),
      I2 => rx_rst_int,
      I3 => p_0_in,
      O => \n_0_current_state[2]_i_1\
    );
\current_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA44445000"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => \n_0_current_state[2]_i_3\,
      I2 => \^mode_x\(1),
      I3 => \^mode_x\(0),
      I4 => \n_0_current_state_reg[2]\,
      I5 => \n_0_current_state_reg[1]\,
      O => next_state(2)
    );
\current_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000004"
    )
    port map (
      I0 => \errcnt_reg__0\(0),
      I1 => \errcnt_reg__0\(1),
      I2 => \errcnt_reg__0\(2),
      I3 => \errcnt_reg__0\(3),
      I4 => mode_locked_x,
      O => \n_0_current_state[2]_i_3\
    );
\current_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_current_state[0]_i_1\,
      Q => \n_0_current_state_reg[0]\,
      R => \<const0>\
    );
\current_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_current_state[1]_i_1\,
      Q => \n_0_current_state_reg[1]\,
      R => \<const0>\
    );
\current_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_current_state[2]_i_1\,
      Q => \n_0_current_state_reg[2]\,
      R => \<const0>\
    );
\errcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \errcnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\errcnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => \errcnt_reg__0\(0),
      I1 => \errcnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\errcnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => \errcnt_reg__0\(2),
      I1 => \errcnt_reg__0\(1),
      I2 => \errcnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\errcnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0840"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => p_0_in,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      O => \n_0_errcnt[3]_i_1\
    );
\errcnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
    port map (
      I0 => \n_0_current_state_reg[2]\,
      I1 => \n_0_current_state_reg[1]\,
      I2 => \n_0_current_state_reg[0]\,
      I3 => p_0_in,
      O => \n_0_errcnt[3]_i_2\
    );
\errcnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => \errcnt_reg__0\(3),
      I1 => \errcnt_reg__0\(0),
      I2 => \errcnt_reg__0\(1),
      I3 => \errcnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\errcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2\,
      D => \p_0_in__0\(0),
      Q => \errcnt_reg__0\(0),
      R => \n_0_errcnt[3]_i_1\
    );
\errcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2\,
      D => \p_0_in__0\(1),
      Q => \errcnt_reg__0\(1),
      R => \n_0_errcnt[3]_i_1\
    );
\errcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2\,
      D => \p_0_in__0\(2),
      Q => \errcnt_reg__0\(2),
      R => \n_0_errcnt[3]_i_1\
    );
\errcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_errcnt[3]_i_2\,
      D => \p_0_in__0\(3),
      Q => \errcnt_reg__0\(3),
      R => \n_0_errcnt[3]_i_1\
    );
level_b_3G_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080800A008A80"
    )
    port map (
      I0 => level_b,
      I1 => \^mode_x\(1),
      I2 => rx_mode_detect_en_reg,
      I3 => I3(1),
      I4 => \^mode_x\(0),
      I5 => I3(0),
      O => \^lvlb_drdy2\
    );
locked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880008080"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => p_0_in,
      I2 => \^mode_sd_int\,
      I3 => mode_locked_x,
      I4 => rx_mode_detect_en_reg,
      I5 => Q(0),
      O => locked1_out
    );
locked_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rx_mode_detect_en_reg,
      I1 => mode_locked_x,
      O => O7
    );
locked_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333FFFB00000008"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => p_0_in,
      I2 => \n_0_current_state_reg[2]\,
      I3 => \n_0_current_state_reg[1]\,
      I4 => rx_rst_int,
      I5 => mode_locked_x,
      O => n_0_locked_int_i_1
    );
locked_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_locked_int_i_1,
      Q => mode_locked_x,
      R => \<const0>\
    );
mode_3G_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080800F008F80"
    )
    port map (
      I0 => mode_locked_x,
      I1 => \^mode_x\(1),
      I2 => rx_mode_detect_en_reg,
      I3 => I3(1),
      I4 => \^mode_x\(0),
      I5 => I3(0),
      O => O13
    );
mode_HD_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82FF8200820082FF"
    )
    port map (
      I0 => mode_locked_x,
      I1 => \^mode_x\(0),
      I2 => \^mode_x\(1),
      I3 => rx_mode_detect_en_reg,
      I4 => I3(0),
      I5 => I3(1),
      O => mode_HD0
    );
mode_SD_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050000033003300"
    )
    port map (
      I0 => \^mode_x\(1),
      I1 => I3(1),
      I2 => \^mode_x\(0),
      I3 => I3(0),
      I4 => mode_locked_x,
      I5 => rx_mode_detect_en_reg,
      O => mode_SD0
    );
\mode_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFFA0AA0000"
    )
    port map (
      I0 => rx_mode_en(1),
      I1 => rx_mode_en(0),
      I2 => \^mode_x\(1),
      I3 => rx_mode_en(2),
      I4 => mode_int0,
      I5 => \^mode_x\(0),
      O => \n_0_mode_int[0]_i_1\
    );
\mode_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFF22AA0000"
    )
    port map (
      I0 => rx_mode_en(2),
      I1 => rx_mode_en(0),
      I2 => rx_mode_en(1),
      I3 => \^mode_x\(0),
      I4 => mode_int0,
      I5 => \^mode_x\(1),
      O => \n_0_mode_int[1]_i_1\
    );
\mode_int[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => \n_0_current_state_reg[0]\,
      I1 => p_0_in,
      I2 => \n_0_current_state_reg[1]\,
      I3 => \n_0_current_state_reg[2]\,
      O => mode_int0
    );
\mode_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_mode_int[0]_i_1\,
      Q => \^mode_x\(0),
      R => \<const0>\
    );
\mode_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_mode_int[1]_i_1\,
      Q => \^mode_x\(1),
      R => \<const0>\
    );
\offset_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF47034400"
    )
    port map (
      I0 => \^mode_x\(1),
      I1 => rx_mode_detect_en_reg,
      I2 => I3(1),
      I3 => \^mode_x\(0),
      I4 => I3(0),
      I5 => I10,
      O => O3
    );
\offset_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFAEFEFFFFF"
    )
    port map (
      I0 => I14,
      I1 => \^mode_x\(1),
      I2 => rx_mode_detect_en_reg,
      I3 => I3(1),
      I4 => \^mode_x\(0),
      I5 => I3(0),
      O => O9
    );
\offset_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FCBBFF"
    )
    port map (
      I0 => \^mode_x\(1),
      I1 => rx_mode_detect_en_reg,
      I2 => I3(1),
      I3 => \^mode_x\(0),
      I4 => I3(0),
      I5 => I16,
      O => O12
    );
\out_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(4),
      I1 => \^mode_sd_int\,
      I2 => rxdata(3),
      I3 => prev_nrz(1),
      I4 => I8,
      I5 => \n_0_out_reg[19]_i_2\,
      O => p_28_out(1)
    );
\out_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969996669696699"
    )
    port map (
      I0 => \^p_20_in\,
      I1 => I1,
      I2 => prev_nrz(2),
      I3 => rxdata(4),
      I4 => \^mode_sd_int\,
      I5 => rxdata(5),
      O => p_28_out(2)
    );
\out_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(2),
      I1 => \^mode_sd_int\,
      I2 => rxdata(1),
      I3 => prev_nrz(0),
      I4 => I15,
      I5 => \^p_21_in\,
      O => O11
    );
\out_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696669996969966"
    )
    port map (
      I0 => \^p_22_in\,
      I1 => I2,
      I2 => prev_nrz(4),
      I3 => rxdata(6),
      I4 => \^mode_sd_int\,
      I5 => rxdata(7),
      O => p_28_out(3)
    );
\out_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699666666996"
    )
    port map (
      I0 => \^p_23_in\,
      I1 => I7,
      I2 => rxdata(7),
      I3 => rxdata(8),
      I4 => \^mode_sd_int\,
      I5 => prev_nrz(5),
      O => p_28_out(4)
    );
\out_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21EDDE12DE1221ED"
    )
    port map (
      I0 => rxdata(5),
      I1 => \^mode_sd_int\,
      I2 => rxdata(4),
      I3 => prev_nrz(2),
      I4 => \n_0_out_reg[19]_i_2\,
      I5 => \^p_24_in\,
      O => O10
    );
\out_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(6),
      I1 => \^mode_sd_int\,
      I2 => rxdata(5),
      I3 => prev_nrz(3),
      I4 => \^p_20_in\,
      I5 => \^p_25_in\,
      O => p_28_out(5)
    );
\out_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DE1221ED21EDDE12"
    )
    port map (
      I0 => rxdata(7),
      I1 => \^mode_sd_int\,
      I2 => rxdata(6),
      I3 => prev_nrz(4),
      I4 => \^p_21_in\,
      I5 => \^p_26_in\,
      O => p_28_out(6)
    );
\out_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8744774478BB8"
    )
    port map (
      I0 => prev_nrz(5),
      I1 => \^mode_sd_int\,
      I2 => rxdata(8),
      I3 => rxdata(7),
      I4 => \^p_22_in\,
      I5 => \^p_27_in\,
      O => p_28_out(7)
    );
\out_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \n_0_out_reg[19]_i_2\,
      I1 => \^p_23_in\,
      I2 => \^o2\,
      O => p_28_out(8)
    );
\out_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
    port map (
      I0 => rxdata(9),
      I1 => I6(0),
      I2 => rxdata(8),
      I3 => \^mode_sd_int\,
      I4 => I9,
      O => \n_0_out_reg[19]_i_2\
    );
\out_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
    port map (
      I0 => rxdata(0),
      I1 => \^mode_sd_int\,
      I2 => I9,
      I3 => I2,
      I4 => \n_0_out_reg[9]_i_2\,
      O => p_28_out(0)
    );
\out_reg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
    port map (
      I0 => rxdata(7),
      I1 => rxdata(8),
      I2 => \^mode_sd_int\,
      I3 => prev_nrz(5),
      O => \n_0_out_reg[9]_i_2\
    );
prev_d19_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I6(9),
      I1 => \^mode_sd_int\,
      I2 => rxdata(18),
      O => descrambler_in(0)
    );
\prev_nrz[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(10),
      I1 => I6(1),
      I2 => rxdata(9),
      I3 => \^mode_sd_int\,
      I4 => I6(0),
      O => \^p_20_in\
    );
\prev_nrz[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(11),
      I1 => I6(2),
      I2 => rxdata(10),
      I3 => \^mode_sd_int\,
      I4 => I6(1),
      O => \^p_21_in\
    );
\prev_nrz[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(12),
      I1 => I6(3),
      I2 => rxdata(11),
      I3 => \^mode_sd_int\,
      I4 => I6(2),
      O => \^p_22_in\
    );
\prev_nrz[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(13),
      I1 => I6(4),
      I2 => rxdata(12),
      I3 => \^mode_sd_int\,
      I4 => I6(3),
      O => \^p_23_in\
    );
\prev_nrz[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(14),
      I1 => I6(5),
      I2 => rxdata(13),
      I3 => \^mode_sd_int\,
      I4 => I6(4),
      O => \^p_24_in\
    );
\prev_nrz[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(15),
      I1 => I6(6),
      I2 => rxdata(14),
      I3 => \^mode_sd_int\,
      I4 => I6(5),
      O => \^p_25_in\
    );
\prev_nrz[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(16),
      I1 => I6(7),
      I2 => rxdata(15),
      I3 => \^mode_sd_int\,
      I4 => I6(6),
      O => \^p_26_in\
    );
\prev_nrz[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(17),
      I1 => I6(8),
      I2 => rxdata(16),
      I3 => \^mode_sd_int\,
      I4 => I6(7),
      O => \^p_27_in\
    );
\prev_nrz[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
    port map (
      I0 => rxdata(17),
      I1 => I6(8),
      I2 => rxdata(18),
      I3 => \^mode_sd_int\,
      I4 => I6(9),
      O => \^o2\
    );
\prev_nrz[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
    port map (
      I0 => I3(0),
      I1 => \^mode_x\(0),
      I2 => I3(1),
      I3 => rx_mode_detect_en_reg,
      I4 => \^mode_x\(1),
      O => \^mode_sd_int\
    );
\rom_address[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404005004540"
    )
    port map (
      I0 => level_b_reg,
      I1 => \^mode_x\(1),
      I2 => rx_mode_detect_en_reg,
      I3 => I3(1),
      I4 => \^mode_x\(0),
      I5 => I3(0),
      O => D(0)
    );
\rx_mode[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^mode_x\(0),
      I1 => rx_mode_detect_en_reg,
      I2 => I3(0),
      O => rx_mode(0)
    );
\rx_mode[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => \^mode_x\(1),
      I1 => rx_mode_detect_en_reg,
      I2 => I3(1),
      O => rx_mode(1)
    );
rx_mode_locked_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => mode_locked_x,
      I1 => rx_mode_detect_en_reg,
      O => rx_mode_locked
    );
\rxdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008830B8"
    )
    port map (
      I0 => \^mode_x\(0),
      I1 => rx_mode_detect_en_reg,
      I2 => I3(0),
      I3 => \^mode_x\(1),
      I4 => I3(1),
      O => O16
    );
\sd_rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(0),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(0),
      O => O17(0)
    );
\sd_rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(1),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(1),
      O => O17(1)
    );
\sd_rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(2),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(2),
      O => O17(2)
    );
\sd_rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(3),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(3),
      O => O17(3)
    );
\sd_rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(4),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(4),
      O => O17(4)
    );
\sd_rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(5),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(5),
      O => O17(5)
    );
\sd_rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(6),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(6),
      O => O17(6)
    );
\sd_rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(7),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(7),
      O => O17(7)
    );
\sd_rxdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(8),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(8),
      O => O17(8)
    );
\sd_rxdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => I17(9),
      I1 => \n_0_sd_rxdata[9]_i_2\,
      I2 => I18(9),
      O => O17(9)
    );
\sd_rxdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
    port map (
      I0 => I3(1),
      I1 => \^mode_x\(1),
      I2 => I3(0),
      I3 => rx_mode_detect_en_reg,
      I4 => \^mode_x\(0),
      O => \n_0_sd_rxdata[9]_i_2\
    );
\trscnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => p_0_in,
      I1 => I13,
      I2 => autodetect_trs_err,
      I3 => trs_tc,
      O => \n_0_trscnt[0]_i_1\
    );
\trscnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[3]\,
      O => \n_0_trscnt[0]_i_3\
    );
\trscnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[2]\,
      O => \n_0_trscnt[0]_i_4\
    );
\trscnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[1]\,
      O => \n_0_trscnt[0]_i_5\
    );
\trscnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_trscnt_reg[0]\,
      O => \n_0_trscnt[0]_i_6\
    );
\trscnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => trs_tc,
      O => \n_0_trscnt[12]_i_2\
    );
\trscnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[12]\,
      O => \n_0_trscnt[12]_i_3\
    );
\trscnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[7]\,
      O => \n_0_trscnt[4]_i_2\
    );
\trscnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[6]\,
      O => \n_0_trscnt[4]_i_3\
    );
\trscnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[5]\,
      O => \n_0_trscnt[4]_i_4\
    );
\trscnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[4]\,
      O => \n_0_trscnt[4]_i_5\
    );
\trscnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[11]\,
      O => \n_0_trscnt[8]_i_2\
    );
\trscnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[10]\,
      O => \n_0_trscnt[8]_i_3\
    );
\trscnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[9]\,
      O => \n_0_trscnt[8]_i_4\
    );
\trscnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_trscnt_reg[8]\,
      O => \n_0_trscnt[8]_i_5\
    );
\trscnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_7_trscnt_reg[0]_i_2\,
      Q => \n_0_trscnt_reg[0]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \n_0_trscnt_reg[0]_i_2\,
      CO(2) => \n_1_trscnt_reg[0]_i_2\,
      CO(1) => \n_2_trscnt_reg[0]_i_2\,
      CO(0) => \n_3_trscnt_reg[0]_i_2\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const1>\,
      O(3) => \n_4_trscnt_reg[0]_i_2\,
      O(2) => \n_5_trscnt_reg[0]_i_2\,
      O(1) => \n_6_trscnt_reg[0]_i_2\,
      O(0) => \n_7_trscnt_reg[0]_i_2\,
      S(3) => \n_0_trscnt[0]_i_3\,
      S(2) => \n_0_trscnt[0]_i_4\,
      S(1) => \n_0_trscnt[0]_i_5\,
      S(0) => \n_0_trscnt[0]_i_6\
    );
\trscnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_5_trscnt_reg[8]_i_1\,
      Q => \n_0_trscnt_reg[10]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_4_trscnt_reg[8]_i_1\,
      Q => \n_0_trscnt_reg[11]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_7_trscnt_reg[12]_i_1\,
      Q => \n_0_trscnt_reg[12]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_trscnt_reg[8]_i_1\,
      CO(3 downto 1) => \NLW_trscnt_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \n_3_trscnt_reg[12]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 2) => \NLW_trscnt_reg[12]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \n_6_trscnt_reg[12]_i_1\,
      O(0) => \n_7_trscnt_reg[12]_i_1\,
      S(3) => \<const0>\,
      S(2) => \<const0>\,
      S(1) => \n_0_trscnt[12]_i_2\,
      S(0) => \n_0_trscnt[12]_i_3\
    );
\trscnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_6_trscnt_reg[12]_i_1\,
      Q => trs_tc,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_6_trscnt_reg[0]_i_2\,
      Q => \n_0_trscnt_reg[1]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_5_trscnt_reg[0]_i_2\,
      Q => \n_0_trscnt_reg[2]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_4_trscnt_reg[0]_i_2\,
      Q => \n_0_trscnt_reg[3]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_7_trscnt_reg[4]_i_1\,
      Q => \n_0_trscnt_reg[4]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_trscnt_reg[0]_i_2\,
      CO(3) => \n_0_trscnt_reg[4]_i_1\,
      CO(2) => \n_1_trscnt_reg[4]_i_1\,
      CO(1) => \n_2_trscnt_reg[4]_i_1\,
      CO(0) => \n_3_trscnt_reg[4]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_trscnt_reg[4]_i_1\,
      O(2) => \n_5_trscnt_reg[4]_i_1\,
      O(1) => \n_6_trscnt_reg[4]_i_1\,
      O(0) => \n_7_trscnt_reg[4]_i_1\,
      S(3) => \n_0_trscnt[4]_i_2\,
      S(2) => \n_0_trscnt[4]_i_3\,
      S(1) => \n_0_trscnt[4]_i_4\,
      S(0) => \n_0_trscnt[4]_i_5\
    );
\trscnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_6_trscnt_reg[4]_i_1\,
      Q => \n_0_trscnt_reg[5]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_5_trscnt_reg[4]_i_1\,
      Q => \n_0_trscnt_reg[6]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_4_trscnt_reg[4]_i_1\,
      Q => \n_0_trscnt_reg[7]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_7_trscnt_reg[8]_i_1\,
      Q => \n_0_trscnt_reg[8]\,
      R => \n_0_trscnt[0]_i_1\
    );
\trscnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
    port map (
      CI => \n_0_trscnt_reg[4]_i_1\,
      CO(3) => \n_0_trscnt_reg[8]_i_1\,
      CO(2) => \n_1_trscnt_reg[8]_i_1\,
      CO(1) => \n_2_trscnt_reg[8]_i_1\,
      CO(0) => \n_3_trscnt_reg[8]_i_1\,
      CYINIT => \<const0>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3) => \n_4_trscnt_reg[8]_i_1\,
      O(2) => \n_5_trscnt_reg[8]_i_1\,
      O(1) => \n_6_trscnt_reg[8]_i_1\,
      O(0) => \n_7_trscnt_reg[8]_i_1\,
      S(3) => \n_0_trscnt[8]_i_2\,
      S(2) => \n_0_trscnt[8]_i_3\,
      S(1) => \n_0_trscnt[8]_i_4\,
      S(0) => \n_0_trscnt[8]_i_5\
    );
\trscnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => p_0_in,
      D => \n_6_trscnt_reg[8]_i_1\,
      Q => \n_0_trscnt_reg[9]\,
      R => \n_0_trscnt[0]_i_1\
    );
v_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
    port map (
      I0 => I11(7),
      I1 => \^lvlb_drdy2\,
      I2 => I12(7),
      I3 => E(0),
      I4 => I13,
      I5 => v,
      O => O8
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_triple_sdi_transport_detect is
  port (
    level_b_reg : out STD_LOGIC;
    rx_t_scan : out STD_LOGIC;
    rx_t_locked : out STD_LOGIC;
    O1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_t_family : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_t_rate : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    rx_eav : in STD_LOGIC;
    level_b : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_bit_rate : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    lvlb_drdy : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    locked1_out : in STD_LOGIC;
    I2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_mode_detect_en_reg : in STD_LOGIC;
    mode_x : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_line_a : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_triple_sdi_transport_detect;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_triple_sdi_transport_detect is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \BDMUX/level_b_detect\ : STD_LOGIC;
  signal bit_rate_reg : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal eav_reg : STD_LOGIC;
  signal fa_dly_out : STD_LOGIC;
  signal locked06_out : STD_LOGIC;
  signal \n_0_fa_dly_reg[6]_srl7\ : STD_LOGIC;
  signal \n_0_first_active_line[10]_i_1\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[0]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[10]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[1]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[2]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[3]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[4]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[5]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[6]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[7]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[8]\ : STD_LOGIC;
  signal \n_0_first_active_line_reg[9]\ : STD_LOGIC;
  signal \n_0_hanc_counter[0]_i_1\ : STD_LOGIC;
  signal \n_0_hanc_counter[0]_i_2\ : STD_LOGIC;
  signal \n_0_hanc_counter[1]_i_1\ : STD_LOGIC;
  signal \n_0_hanc_counter[1]_i_2\ : STD_LOGIC;
  signal \n_0_hanc_counter[2]_i_1\ : STD_LOGIC;
  signal \n_0_hanc_counter[2]_i_2\ : STD_LOGIC;
  signal \n_0_hanc_counter[3]_i_1\ : STD_LOGIC;
  signal \n_0_hanc_counter[3]_i_2\ : STD_LOGIC;
  signal \n_0_hanc_counter[4]_i_1\ : STD_LOGIC;
  signal \n_0_hanc_counter[4]_i_2\ : STD_LOGIC;
  signal \n_0_hanc_counter[5]_i_1\ : STD_LOGIC;
  signal \n_0_hanc_counter[5]_i_2\ : STD_LOGIC;
  signal n_0_hanc_counter_en_i_1 : STD_LOGIC;
  signal n_0_hanc_counter_en_reg : STD_LOGIC;
  signal \n_0_hanc_counter_reg[0]\ : STD_LOGIC;
  signal \n_0_hanc_counter_reg[1]\ : STD_LOGIC;
  signal \n_0_hanc_counter_reg[2]\ : STD_LOGIC;
  signal \n_0_hanc_counter_reg[3]\ : STD_LOGIC;
  signal \n_0_hanc_counter_reg[4]\ : STD_LOGIC;
  signal \n_0_hanc_counter_reg[5]\ : STD_LOGIC;
  signal \n_0_hanc_counter_save[5]_i_1\ : STD_LOGIC;
  signal \n_0_hanc_counter_save[5]_i_2\ : STD_LOGIC;
  signal n_0_locked_i_1 : STD_LOGIC;
  signal \n_0_mode_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_mode_reg[1]_i_1\ : STD_LOGIC;
  signal \n_0_mode_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_mode_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_rom_address[6]_i_2\ : STD_LOGIC;
  signal \n_0_transport_family[0]_i_2\ : STD_LOGIC;
  signal \n_0_transport_family[0]_i_3\ : STD_LOGIC;
  signal \n_0_transport_family[0]_i_4\ : STD_LOGIC;
  signal \n_0_transport_family[0]_i_5\ : STD_LOGIC;
  signal \n_0_transport_family[0]_i_6\ : STD_LOGIC;
  signal \n_0_transport_family[0]_i_7\ : STD_LOGIC;
  signal \n_0_transport_family[1]_i_2\ : STD_LOGIC;
  signal \n_0_transport_family[1]_i_4\ : STD_LOGIC;
  signal \n_0_transport_family[1]_i_5\ : STD_LOGIC;
  signal \n_0_transport_family[1]_i_6\ : STD_LOGIC;
  signal \n_0_transport_family[1]_i_7\ : STD_LOGIC;
  signal \n_0_transport_family[1]_i_8\ : STD_LOGIC;
  signal \n_0_transport_family[1]_i_9\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_1\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_11\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_12\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_4\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_5\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_6\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_7\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_8\ : STD_LOGIC;
  signal \n_0_transport_family[3]_i_9\ : STD_LOGIC;
  signal \n_0_transport_family_reg[1]_i_3\ : STD_LOGIC;
  signal \n_0_transport_family_reg[3]_i_10\ : STD_LOGIC;
  signal \n_0_transport_rate[0]_i_1\ : STD_LOGIC;
  signal \n_0_transport_rate[0]_i_2\ : STD_LOGIC;
  signal \n_0_transport_rate[1]_i_1\ : STD_LOGIC;
  signal \n_0_transport_rate[1]_i_2\ : STD_LOGIC;
  signal \n_0_transport_rate[1]_i_3\ : STD_LOGIC;
  signal \n_0_transport_rate[1]_i_4\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_1\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_10\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_11\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_12\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_13\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_14\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_15\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_16\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_2\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_3\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_4\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_5\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_6\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_7\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_8\ : STD_LOGIC;
  signal \n_0_transport_rate[2]_i_9\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_1\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_10\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_11\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_2\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_3\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_4\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_5\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_6\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_7\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_8\ : STD_LOGIC;
  signal \n_0_transport_rate[3]_i_9\ : STD_LOGIC;
  signal n_0_transport_scan_i_1 : STD_LOGIC;
  signal n_0_transport_scan_i_10 : STD_LOGIC;
  signal n_0_transport_scan_i_3 : STD_LOGIC;
  signal n_0_transport_scan_i_4 : STD_LOGIC;
  signal n_0_transport_scan_i_6 : STD_LOGIC;
  signal n_0_transport_scan_i_7 : STD_LOGIC;
  signal n_0_transport_scan_i_8 : STD_LOGIC;
  signal n_0_transport_scan_i_9 : STD_LOGIC;
  signal n_0_transport_scan_reg_i_5 : STD_LOGIC;
  signal n_0_v_last_i_1 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rom_address : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rom_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rx_t_locked\ : STD_LOGIC;
  signal \^rx_t_rate\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sav_reg : STD_LOGIC;
  signal scan : STD_LOGIC;
  signal v_last : STD_LOGIC;
  signal v_reg : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fa_dly_reg[6]_srl7\ : label is "inst/\SDIRXTOP/TD/fa_dly_reg ";
  attribute srl_name : string;
  attribute srl_name of \fa_dly_reg[6]_srl7\ : label is "inst/\SDIRXTOP/TD/fa_dly_reg[6]_srl7 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of locked_i_3 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of locked_i_5 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \transport_family[0]_i_5\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \transport_family[0]_i_6\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \transport_family[3]_i_4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \transport_family[3]_i_9\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \transport_rate[0]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \transport_rate[1]_i_2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \transport_rate[1]_i_4\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \transport_rate[2]_i_11\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \transport_rate[2]_i_12\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \transport_rate[2]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \transport_rate[3]_i_10\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \transport_rate[3]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \transport_rate[3]_i_3\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \transport_rate[3]_i_5\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of transport_scan_i_3 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of transport_scan_i_6 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of transport_scan_i_7 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of transport_scan_i_8 : label is "soft_lutpair486";
begin
  rx_t_locked <= \^rx_t_locked\;
  rx_t_rate(3 downto 0) <= \^rx_t_rate\(3 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
bit_rate_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => rx_bit_rate,
      Q => bit_rate_reg,
      R => n_0_transport_scan_i_1
    );
eav_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => rx_eav,
      Q => eav_reg,
      R => n_0_transport_scan_i_1
    );
\fa_dly_reg[6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => \<const0>\,
      A1 => \<const1>\,
      A2 => \<const1>\,
      A3 => \<const0>\,
      CE => ce0,
      CLK => rx_usrclk,
      D => p_1_out(0),
      Q => \n_0_fa_dly_reg[6]_srl7\
    );
\fa_dly_reg[6]_srl7_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => v_last,
      I1 => eav_reg,
      I2 => v_reg,
      O => p_1_out(0)
    );
\fa_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => \n_0_fa_dly_reg[6]_srl7\,
      Q => fa_dly_out,
      R => \<const0>\
    );
\fa_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => fa_dly_out,
      Q => p_1_out(9),
      R => \<const0>\
    );
\fa_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_1_out(9),
      Q => O1(0),
      R => \<const0>\
    );
\first_active_line[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => fa_dly_out,
      I1 => lvlb_drdy,
      I2 => p_0_in,
      O => \n_0_first_active_line[10]_i_1\
    );
\first_active_line_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(0),
      Q => \n_0_first_active_line_reg[0]\,
      R => \<const0>\
    );
\first_active_line_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(10),
      Q => \n_0_first_active_line_reg[10]\,
      R => \<const0>\
    );
\first_active_line_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(1),
      Q => \n_0_first_active_line_reg[1]\,
      R => \<const0>\
    );
\first_active_line_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(2),
      Q => \n_0_first_active_line_reg[2]\,
      R => \<const0>\
    );
\first_active_line_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(3),
      Q => \n_0_first_active_line_reg[3]\,
      R => \<const0>\
    );
\first_active_line_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(4),
      Q => \n_0_first_active_line_reg[4]\,
      R => \<const0>\
    );
\first_active_line_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(5),
      Q => \n_0_first_active_line_reg[5]\,
      R => \<const0>\
    );
\first_active_line_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(6),
      Q => \n_0_first_active_line_reg[6]\,
      R => \<const0>\
    );
\first_active_line_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(7),
      Q => \n_0_first_active_line_reg[7]\,
      R => \<const0>\
    );
\first_active_line_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(8),
      Q => \n_0_first_active_line_reg[8]\,
      R => \<const0>\
    );
\first_active_line_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_first_active_line[10]_i_1\,
      D => rx_line_a(9),
      Q => \n_0_first_active_line_reg[9]\,
      R => \<const0>\
    );
\hanc_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3202AAAAAAAA"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[0]\,
      I1 => eav_reg,
      I2 => n_0_hanc_counter_en_reg,
      I3 => \n_0_hanc_counter[0]_i_2\,
      I4 => rx_rst_int,
      I5 => \BDMUX/level_b_detect\,
      O => \n_0_hanc_counter[0]_i_1\
    );
\hanc_counter[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[2]\,
      I1 => \n_0_hanc_counter_reg[3]\,
      I2 => \n_0_hanc_counter_reg[1]\,
      I3 => \n_0_hanc_counter_reg[4]\,
      I4 => \n_0_hanc_counter_reg[5]\,
      I5 => \n_0_hanc_counter_reg[0]\,
      O => \n_0_hanc_counter[0]_i_2\
    );
\hanc_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3202AAAAAAAA"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[1]\,
      I1 => eav_reg,
      I2 => n_0_hanc_counter_en_reg,
      I3 => \n_0_hanc_counter[1]_i_2\,
      I4 => rx_rst_int,
      I5 => \BDMUX/level_b_detect\,
      O => \n_0_hanc_counter[1]_i_1\
    );
\hanc_counter[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F700FF00FF00FF0"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[2]\,
      I1 => \n_0_hanc_counter_reg[3]\,
      I2 => \n_0_hanc_counter_reg[1]\,
      I3 => \n_0_hanc_counter_reg[0]\,
      I4 => \n_0_hanc_counter_reg[4]\,
      I5 => \n_0_hanc_counter_reg[5]\,
      O => \n_0_hanc_counter[1]_i_2\
    );
\hanc_counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3202AAAAAAAA"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[2]\,
      I1 => eav_reg,
      I2 => n_0_hanc_counter_en_reg,
      I3 => \n_0_hanc_counter[2]_i_2\,
      I4 => rx_rst_int,
      I5 => \BDMUX/level_b_detect\,
      O => \n_0_hanc_counter[2]_i_1\
    );
\hanc_counter[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A2A5AAA5AAA5AAA"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[2]\,
      I1 => \n_0_hanc_counter_reg[3]\,
      I2 => \n_0_hanc_counter_reg[1]\,
      I3 => \n_0_hanc_counter_reg[0]\,
      I4 => \n_0_hanc_counter_reg[4]\,
      I5 => \n_0_hanc_counter_reg[5]\,
      O => \n_0_hanc_counter[2]_i_2\
    );
\hanc_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3202AAAAAAAA"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[3]\,
      I1 => eav_reg,
      I2 => n_0_hanc_counter_en_reg,
      I3 => \n_0_hanc_counter[3]_i_2\,
      I4 => rx_rst_int,
      I5 => \BDMUX/level_b_detect\,
      O => \n_0_hanc_counter[3]_i_1\
    );
\hanc_counter[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C4C6CCC6CCC6CCC"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[2]\,
      I1 => \n_0_hanc_counter_reg[3]\,
      I2 => \n_0_hanc_counter_reg[1]\,
      I3 => \n_0_hanc_counter_reg[0]\,
      I4 => \n_0_hanc_counter_reg[4]\,
      I5 => \n_0_hanc_counter_reg[5]\,
      O => \n_0_hanc_counter[3]_i_2\
    );
\hanc_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3202AAAAAAAA"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[4]\,
      I1 => eav_reg,
      I2 => n_0_hanc_counter_en_reg,
      I3 => \n_0_hanc_counter[4]_i_2\,
      I4 => rx_rst_int,
      I5 => \BDMUX/level_b_detect\,
      O => \n_0_hanc_counter[4]_i_1\
    );
\hanc_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F80007FFF8000"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[2]\,
      I1 => \n_0_hanc_counter_reg[3]\,
      I2 => \n_0_hanc_counter_reg[1]\,
      I3 => \n_0_hanc_counter_reg[0]\,
      I4 => \n_0_hanc_counter_reg[4]\,
      I5 => \n_0_hanc_counter_reg[5]\,
      O => \n_0_hanc_counter[4]_i_2\
    );
\hanc_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3202AAAAAAAA"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[5]\,
      I1 => eav_reg,
      I2 => n_0_hanc_counter_en_reg,
      I3 => \n_0_hanc_counter[5]_i_2\,
      I4 => rx_rst_int,
      I5 => \BDMUX/level_b_detect\,
      O => \n_0_hanc_counter[5]_i_1\
    );
\hanc_counter[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFFFF80000000"
    )
    port map (
      I0 => \n_0_hanc_counter_reg[2]\,
      I1 => \n_0_hanc_counter_reg[3]\,
      I2 => \n_0_hanc_counter_reg[1]\,
      I3 => \n_0_hanc_counter_reg[0]\,
      I4 => \n_0_hanc_counter_reg[4]\,
      I5 => \n_0_hanc_counter_reg[5]\,
      O => \n_0_hanc_counter[5]_i_2\
    );
hanc_counter_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EAAAAAAAAAAAA"
    )
    port map (
      I0 => n_0_hanc_counter_en_reg,
      I1 => eav_reg,
      I2 => rx_rst_int,
      I3 => sav_reg,
      I4 => p_0_in,
      I5 => lvlb_drdy,
      O => n_0_hanc_counter_en_i_1
    );
hanc_counter_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_hanc_counter_en_i_1,
      Q => n_0_hanc_counter_en_reg,
      R => \<const0>\
    );
\hanc_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hanc_counter[0]_i_1\,
      Q => \n_0_hanc_counter_reg[0]\,
      R => \<const0>\
    );
\hanc_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hanc_counter[1]_i_1\,
      Q => \n_0_hanc_counter_reg[1]\,
      R => \<const0>\
    );
\hanc_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hanc_counter[2]_i_1\,
      Q => \n_0_hanc_counter_reg[2]\,
      R => \<const0>\
    );
\hanc_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hanc_counter[3]_i_1\,
      Q => \n_0_hanc_counter_reg[3]\,
      R => \<const0>\
    );
\hanc_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hanc_counter[4]_i_1\,
      Q => \n_0_hanc_counter_reg[4]\,
      R => \<const0>\
    );
\hanc_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_hanc_counter[5]_i_1\,
      Q => \n_0_hanc_counter_reg[5]\,
      R => \<const0>\
    );
\hanc_counter_save[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => p_0_in,
      I2 => rx_rst_int,
      O => \n_0_hanc_counter_save[5]_i_1\
    );
\hanc_counter_save[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => p_0_in,
      I2 => n_0_hanc_counter_en_reg,
      O => \n_0_hanc_counter_save[5]_i_2\
    );
\hanc_counter_save_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_hanc_counter_save[5]_i_2\,
      D => \n_0_hanc_counter_reg[0]\,
      Q => p_0_out(0),
      S => \n_0_hanc_counter_save[5]_i_1\
    );
\hanc_counter_save_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_hanc_counter_save[5]_i_2\,
      D => \n_0_hanc_counter_reg[1]\,
      Q => p_0_out(1),
      S => \n_0_hanc_counter_save[5]_i_1\
    );
\hanc_counter_save_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_hanc_counter_save[5]_i_2\,
      D => \n_0_hanc_counter_reg[2]\,
      Q => p_0_out(2),
      S => \n_0_hanc_counter_save[5]_i_1\
    );
\hanc_counter_save_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_hanc_counter_save[5]_i_2\,
      D => \n_0_hanc_counter_reg[3]\,
      Q => p_0_out(3),
      S => \n_0_hanc_counter_save[5]_i_1\
    );
\hanc_counter_save_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_hanc_counter_save[5]_i_2\,
      D => \n_0_hanc_counter_reg[4]\,
      Q => p_0_out(4),
      S => \n_0_hanc_counter_save[5]_i_1\
    );
\hanc_counter_save_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_hanc_counter_save[5]_i_2\,
      D => \n_0_hanc_counter_reg[5]\,
      Q => p_0_out(5),
      S => \n_0_hanc_counter_save[5]_i_1\
    );
level_b_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => level_b,
      Q => level_b_reg,
      R => n_0_transport_scan_i_1
    );
locked_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E2E2E2"
    )
    port map (
      I0 => \^rx_t_locked\,
      I1 => locked1_out,
      I2 => locked06_out,
      I3 => rx_rst_int,
      I4 => I2,
      I5 => \BDMUX/level_b_detect\,
      O => n_0_locked_i_1
    );
locked_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_transport_family[3]_i_5\,
      I1 => rom_out(1),
      O => locked06_out
    );
locked_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in,
      I1 => lvlb_drdy,
      O => \BDMUX/level_b_detect\
    );
locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_locked_i_1,
      Q => \^rx_t_locked\,
      R => \<const0>\
    );
\mode_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
    port map (
      I0 => \n_0_mode_reg_reg[0]\,
      I1 => ce0,
      I2 => I3(0),
      I3 => rx_mode_detect_en_reg,
      I4 => mode_x(0),
      I5 => \n_0_hanc_counter_save[5]_i_1\,
      O => \n_0_mode_reg[0]_i_1\
    );
\mode_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
    port map (
      I0 => \n_0_mode_reg_reg[1]\,
      I1 => ce0,
      I2 => I3(1),
      I3 => rx_mode_detect_en_reg,
      I4 => mode_x(1),
      I5 => \n_0_hanc_counter_save[5]_i_1\,
      O => \n_0_mode_reg[1]_i_1\
    );
\mode_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_mode_reg[0]_i_1\,
      Q => \n_0_mode_reg_reg[0]\,
      R => \<const0>\
    );
\mode_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_mode_reg[1]_i_1\,
      Q => \n_0_mode_reg_reg[1]\,
      R => \<const0>\
    );
\rom_address[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
    port map (
      I0 => \n_0_first_active_line_reg[6]\,
      I1 => \n_0_first_active_line_reg[1]\,
      I2 => \n_0_first_active_line_reg[2]\,
      I3 => \n_0_first_active_line_reg[0]\,
      I4 => \n_0_first_active_line_reg[5]\,
      I5 => \n_0_rom_address[6]_i_2\,
      O => p_0_out(6)
    );
\rom_address[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
    port map (
      I0 => \n_0_first_active_line_reg[9]\,
      I1 => \n_0_first_active_line_reg[3]\,
      I2 => \n_0_first_active_line_reg[7]\,
      I3 => \n_0_first_active_line_reg[10]\,
      I4 => \n_0_first_active_line_reg[4]\,
      I5 => \n_0_first_active_line_reg[8]\,
      O => \n_0_rom_address[6]_i_2\
    );
\rom_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_0_out(0),
      Q => rom_address(0),
      R => \<const0>\
    );
\rom_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_0_out(1),
      Q => rom_address(1),
      R => \<const0>\
    );
\rom_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_0_out(2),
      Q => rom_address(2),
      R => \<const0>\
    );
\rom_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_0_out(3),
      Q => rom_address(3),
      R => \<const0>\
    );
\rom_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_0_out(4),
      Q => rom_address(4),
      R => \<const0>\
    );
\rom_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_0_out(5),
      Q => rom_address(5),
      R => \<const0>\
    );
\rom_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => p_0_out(6),
      Q => rom_address(6),
      R => \<const0>\
    );
\rom_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => D(0),
      Q => rom_address(7),
      R => \<const0>\
    );
sav_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => I1,
      Q => sav_reg,
      R => n_0_transport_scan_i_1
    );
\transport_family[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5503F503"
    )
    port map (
      I0 => \n_0_transport_family[0]_i_2\,
      I1 => rom_address(7),
      I2 => rom_address(3),
      I3 => rom_address(2),
      I4 => rom_address(1),
      I5 => \n_0_transport_family[0]_i_3\,
      O => rom_out(0)
    );
\transport_family[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFECC00003233"
    )
    port map (
      I0 => rom_address(1),
      I1 => rom_address(5),
      I2 => rom_address(0),
      I3 => rom_address(6),
      I4 => rom_address(3),
      I5 => rom_address(7),
      O => \n_0_transport_family[0]_i_2\
    );
\transport_family[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF27222F22"
    )
    port map (
      I0 => rom_address(0),
      I1 => \n_0_transport_family[0]_i_4\,
      I2 => rom_address(4),
      I3 => \n_0_transport_family[0]_i_5\,
      I4 => \n_0_transport_family[0]_i_6\,
      I5 => \n_0_transport_family[0]_i_7\,
      O => \n_0_transport_family[0]_i_3\
    );
\transport_family[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(2),
      I2 => rom_address(3),
      O => \n_0_transport_family[0]_i_4\
    );
\transport_family[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => rom_address(3),
      I1 => rom_address(2),
      O => \n_0_transport_family[0]_i_5\
    );
\transport_family[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => rom_address(7),
      I1 => rom_address(1),
      O => \n_0_transport_family[0]_i_6\
    );
\transport_family[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFF0CF00CF00CA0F"
    )
    port map (
      I0 => \n_0_transport_family[1]_i_9\,
      I1 => rom_address(4),
      I2 => rom_address(2),
      I3 => rom_address(3),
      I4 => rom_address(1),
      I5 => rom_address(5),
      O => \n_0_transport_family[0]_i_7\
    );
\transport_family[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF4F"
    )
    port map (
      I0 => \n_0_transport_family[1]_i_2\,
      I1 => rom_address(6),
      I2 => \n_0_transport_family_reg[1]_i_3\,
      I3 => \n_0_transport_family[1]_i_4\,
      I4 => \n_0_transport_family[1]_i_5\,
      I5 => \n_0_transport_family[1]_i_6\,
      O => rom_out(1)
    );
\transport_family[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00BEBEFF000000"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(3),
      I2 => rom_address(1),
      I3 => rom_address(2),
      I4 => rom_address(0),
      I5 => rom_address(4),
      O => \n_0_transport_family[1]_i_2\
    );
\transport_family[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7CEFFE7C50415444"
    )
    port map (
      I0 => rom_address(7),
      I1 => rom_address(3),
      I2 => rom_address(5),
      I3 => rom_address(2),
      I4 => rom_address(4),
      I5 => rom_address(0),
      O => \n_0_transport_family[1]_i_4\
    );
\transport_family[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF14101100000000"
    )
    port map (
      I0 => rom_address(0),
      I1 => rom_address(4),
      I2 => rom_address(5),
      I3 => rom_address(3),
      I4 => rom_address(2),
      I5 => rom_address(7),
      O => \n_0_transport_family[1]_i_5\
    );
\transport_family[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8008800F800"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(4),
      I2 => \n_0_transport_family[1]_i_9\,
      I3 => rom_address(3),
      I4 => rom_address(1),
      I5 => rom_address(2),
      O => \n_0_transport_family[1]_i_6\
    );
\transport_family[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10555510B0F5B0F5"
    )
    port map (
      I0 => rom_address(0),
      I1 => rom_address(5),
      I2 => rom_address(7),
      I3 => rom_address(2),
      I4 => rom_address(3),
      I5 => rom_address(4),
      O => \n_0_transport_family[1]_i_7\
    );
\transport_family[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60FB66F0"
    )
    port map (
      I0 => rom_address(3),
      I1 => rom_address(4),
      I2 => rom_address(0),
      I3 => rom_address(7),
      I4 => rom_address(2),
      O => \n_0_transport_family[1]_i_8\
    );
\transport_family[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rom_address(7),
      I1 => rom_address(6),
      O => \n_0_transport_family[1]_i_9\
    );
\transport_family[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => locked06_out,
      O => rom_out(2)
    );
\transport_family[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B000A000B000"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \n_0_transport_family[3]_i_4\,
      I2 => lvlb_drdy,
      I3 => p_0_in,
      I4 => \n_0_mode_reg_reg[0]\,
      I5 => \n_0_mode_reg_reg[1]\,
      O => \n_0_transport_family[3]_i_1\
    );
\transport_family[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11880080"
    )
    port map (
      I0 => rom_address(1),
      I1 => rom_address(0),
      I2 => rom_address(7),
      I3 => rom_address(2),
      I4 => rom_address(4),
      O => \n_0_transport_family[3]_i_11\
    );
\transport_family[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0FFF0C0C5FFF"
    )
    port map (
      I0 => rom_address(0),
      I1 => rom_address(3),
      I2 => rom_address(1),
      I3 => rom_address(7),
      I4 => rom_address(4),
      I5 => rom_address(2),
      O => \n_0_transport_family[3]_i_12\
    );
\transport_family[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => p_0_in,
      I1 => lvlb_drdy,
      O => ce0
    );
\transport_family[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_transport_family[3]_i_5\,
      O => rom_out(3)
    );
\transport_family[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rom_out(1),
      I1 => \n_0_transport_family[3]_i_5\,
      O => \n_0_transport_family[3]_i_4\
    );
\transport_family[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
    port map (
      I0 => \n_0_transport_family[3]_i_6\,
      I1 => \n_0_transport_family[3]_i_7\,
      I2 => rom_address(6),
      I3 => \n_0_transport_family[3]_i_8\,
      I4 => \n_0_transport_family[3]_i_9\,
      I5 => \n_0_transport_family_reg[3]_i_10\,
      O => \n_0_transport_family[3]_i_5\
    );
\transport_family[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1511001555555555"
    )
    port map (
      I0 => rom_address(6),
      I1 => rom_address(2),
      I2 => rom_address(0),
      I3 => rom_address(3),
      I4 => rom_address(1),
      I5 => rom_address(7),
      O => \n_0_transport_family[3]_i_6\
    );
\transport_family[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FF00000F0E0"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(1),
      I2 => rom_address(4),
      I3 => rom_address(3),
      I4 => rom_address(0),
      I5 => rom_address(2),
      O => \n_0_transport_family[3]_i_7\
    );
\transport_family[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0808383B083BCBC"
    )
    port map (
      I0 => rom_address(3),
      I1 => rom_address(2),
      I2 => rom_address(0),
      I3 => rom_address(4),
      I4 => rom_address(7),
      I5 => rom_address(1),
      O => \n_0_transport_family[3]_i_8\
    );
\transport_family[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA40816A"
    )
    port map (
      I0 => rom_address(3),
      I1 => rom_address(7),
      I2 => rom_address(1),
      I3 => rom_address(4),
      I4 => rom_address(0),
      O => \n_0_transport_family[3]_i_9\
    );
\transport_family_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => rom_out(0),
      Q => rx_t_family(0),
      S => \n_0_transport_family[3]_i_1\
    );
\transport_family_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => rom_out(1),
      Q => rx_t_family(1),
      S => \n_0_transport_family[3]_i_1\
    );
\transport_family_reg[1]_i_3\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_transport_family[1]_i_7\,
      I1 => \n_0_transport_family[1]_i_8\,
      O => \n_0_transport_family_reg[1]_i_3\,
      S => rom_address(1)
    );
\transport_family_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => rom_out(2),
      Q => rx_t_family(2),
      S => \n_0_transport_family[3]_i_1\
    );
\transport_family_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => rom_out(3),
      Q => rx_t_family(3),
      S => \n_0_transport_family[3]_i_1\
    );
\transport_family_reg[3]_i_10\: unisim.vcomponents.MUXF7
    port map (
      I0 => \n_0_transport_family[3]_i_11\,
      I1 => \n_0_transport_family[3]_i_12\,
      O => \n_0_transport_family_reg[3]_i_10\,
      S => rom_address(5)
    );
\transport_rate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222222"
    )
    port map (
      I0 => \n_0_transport_rate[0]_i_2\,
      I1 => \n_0_transport_rate[3]_i_3\,
      I2 => lvlb_drdy,
      I3 => p_0_in,
      I4 => rx_rst_int,
      O => \n_0_transport_rate[0]_i_1\
    );
\transport_rate[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFFFFFF8A000000"
    )
    port map (
      I0 => \n_0_transport_rate[3]_i_5\,
      I1 => \n_0_transport_rate[1]_i_4\,
      I2 => bit_rate_reg,
      I3 => p_0_in,
      I4 => lvlb_drdy,
      I5 => \^rx_t_rate\(0),
      O => \n_0_transport_rate[0]_i_2\
    );
\transport_rate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCEEEEEEEEEEEE"
    )
    port map (
      I0 => \^rx_t_rate\(1),
      I1 => \n_0_transport_rate[1]_i_2\,
      I2 => \n_0_transport_rate[1]_i_3\,
      I3 => rx_rst_int,
      I4 => p_0_in,
      I5 => lvlb_drdy,
      O => \n_0_transport_rate[1]_i_1\
    );
\transport_rate[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => p_0_in,
      I2 => rom_out(0),
      I3 => \n_0_transport_family[3]_i_4\,
      O => \n_0_transport_rate[1]_i_2\
    );
\transport_rate[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \n_0_transport_rate[3]_i_5\,
      I1 => \n_0_transport_rate[1]_i_4\,
      O => \n_0_transport_rate[1]_i_3\
    );
\transport_rate[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \n_0_transport_rate[3]_i_4\,
      I1 => \n_0_transport_rate[2]_i_3\,
      O => \n_0_transport_rate[1]_i_4\
    );
\transport_rate[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCEEEEEEEEEEEE"
    )
    port map (
      I0 => \^rx_t_rate\(2),
      I1 => \n_0_transport_rate[3]_i_3\,
      I2 => \n_0_transport_rate[2]_i_2\,
      I3 => rx_rst_int,
      I4 => p_0_in,
      I5 => lvlb_drdy,
      O => \n_0_transport_rate[2]_i_1\
    );
\transport_rate[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0A282A8A"
    )
    port map (
      I0 => \n_0_transport_rate[2]_i_15\,
      I1 => rom_address(0),
      I2 => rom_address(4),
      I3 => rom_address(7),
      I4 => rom_address(3),
      I5 => rom_address(6),
      O => \n_0_transport_rate[2]_i_10\
    );
\transport_rate[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C373C34"
    )
    port map (
      I0 => rom_address(7),
      I1 => rom_address(0),
      I2 => rom_address(2),
      I3 => rom_address(3),
      I4 => rom_address(6),
      O => \n_0_transport_rate[2]_i_11\
    );
\transport_rate[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D00D"
    )
    port map (
      I0 => rom_address(0),
      I1 => rom_address(7),
      I2 => rom_address(3),
      I3 => rom_address(4),
      I4 => rom_address(2),
      O => \n_0_transport_rate[2]_i_12\
    );
\transport_rate[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFF04000000"
    )
    port map (
      I0 => rom_address(3),
      I1 => rom_address(4),
      I2 => \n_0_transport_rate[2]_i_16\,
      I3 => rom_address(7),
      I4 => rom_address(2),
      I5 => rom_address(5),
      O => \n_0_transport_rate[2]_i_13\
    );
\transport_rate[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000410100554101"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(1),
      I2 => rom_address(0),
      I3 => rom_address(7),
      I4 => rom_address(4),
      I5 => rom_address(2),
      O => \n_0_transport_rate[2]_i_14\
    );
\transport_rate[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54590009FFFFFFFF"
    )
    port map (
      I0 => rom_address(2),
      I1 => rom_address(7),
      I2 => rom_address(4),
      I3 => rom_address(0),
      I4 => rom_address(1),
      I5 => rom_address(5),
      O => \n_0_transport_rate[2]_i_15\
    );
\transport_rate[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => rom_address(1),
      I1 => rom_address(0),
      O => \n_0_transport_rate[2]_i_16\
    );
\transport_rate[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C08C"
    )
    port map (
      I0 => bit_rate_reg,
      I1 => \n_0_transport_rate[3]_i_4\,
      I2 => \n_0_transport_rate[2]_i_3\,
      I3 => \n_0_transport_rate[2]_i_4\,
      O => \n_0_transport_rate[2]_i_2\
    );
\transport_rate[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAEAEA"
    )
    port map (
      I0 => \n_0_transport_rate[2]_i_5\,
      I1 => \n_0_transport_rate[2]_i_6\,
      I2 => rom_address(6),
      I3 => rom_address(0),
      I4 => rom_address(4),
      I5 => \n_0_transport_rate[2]_i_7\,
      O => \n_0_transport_rate[2]_i_3\
    );
\transport_rate[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008080800080"
    )
    port map (
      I0 => \n_0_transport_rate[2]_i_8\,
      I1 => \n_0_transport_rate[2]_i_9\,
      I2 => \n_0_transport_rate[2]_i_10\,
      I3 => \n_0_transport_rate[2]_i_11\,
      I4 => rom_address(1),
      I5 => \n_0_transport_rate[2]_i_12\,
      O => \n_0_transport_rate[2]_i_4\
    );
\transport_rate[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98A8A9898AAAAA9A"
    )
    port map (
      I0 => rom_address(0),
      I1 => rom_address(3),
      I2 => rom_address(2),
      I3 => rom_address(7),
      I4 => rom_address(4),
      I5 => rom_address(1),
      O => \n_0_transport_rate[2]_i_5\
    );
\transport_rate[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00050007FF55FF57"
    )
    port map (
      I0 => rom_address(4),
      I1 => rom_address(5),
      I2 => rom_address(3),
      I3 => rom_address(0),
      I4 => rom_address(1),
      I5 => rom_address(2),
      O => \n_0_transport_rate[2]_i_6\
    );
\transport_rate[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFBABBFFFBAAEE"
    )
    port map (
      I0 => \n_0_transport_rate[2]_i_13\,
      I1 => rom_address(4),
      I2 => rom_address(1),
      I3 => rom_address(2),
      I4 => rom_address(3),
      I5 => rom_address(7),
      O => \n_0_transport_rate[2]_i_7\
    );
\transport_rate[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000038FFFFFF"
    )
    port map (
      I0 => rom_address(6),
      I1 => rom_address(4),
      I2 => rom_address(3),
      I3 => rom_address(7),
      I4 => rom_address(2),
      I5 => \n_0_transport_rate[2]_i_14\,
      O => \n_0_transport_rate[2]_i_8\
    );
\transport_rate[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0F0FCFCF8F8F"
    )
    port map (
      I0 => rom_address(4),
      I1 => rom_address(7),
      I2 => rom_address(6),
      I3 => rom_address(3),
      I4 => rom_address(2),
      I5 => rom_address(0),
      O => \n_0_transport_rate[2]_i_9\
    );
\transport_rate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002E22"
    )
    port map (
      I0 => \^rx_t_rate\(3),
      I1 => ce0,
      I2 => \n_0_transport_rate[3]_i_2\,
      I3 => locked06_out,
      I4 => \n_0_transport_rate[3]_i_3\,
      I5 => \n_0_hanc_counter_save[5]_i_1\,
      O => \n_0_transport_rate[3]_i_1\
    );
\transport_rate[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => rom_address(2),
      I1 => rom_address(0),
      O => \n_0_transport_rate[3]_i_10\
    );
\transport_rate[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000130EAAFF5BFF"
    )
    port map (
      I0 => rom_address(7),
      I1 => rom_address(3),
      I2 => rom_address(4),
      I3 => rom_address(2),
      I4 => rom_address(5),
      I5 => rom_address(0),
      O => \n_0_transport_rate[3]_i_11\
    );
\transport_rate[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => \n_0_transport_rate[3]_i_4\,
      I1 => \n_0_transport_rate[3]_i_5\,
      I2 => bit_rate_reg,
      O => \n_0_transport_rate[3]_i_2\
    );
\transport_rate[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => p_0_in,
      I2 => rom_out(0),
      I3 => \n_0_transport_family[3]_i_4\,
      O => \n_0_transport_rate[3]_i_3\
    );
\transport_rate[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
    port map (
      I0 => \n_0_transport_rate[3]_i_6\,
      I1 => \n_0_transport_rate[3]_i_7\,
      I2 => \n_0_transport_rate[3]_i_8\,
      I3 => \n_0_transport_rate[3]_i_9\,
      I4 => rom_address(6),
      O => \n_0_transport_rate[3]_i_4\
    );
\transport_rate[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \n_0_transport_rate[2]_i_4\,
      I1 => \n_0_transport_rate[2]_i_3\,
      O => \n_0_transport_rate[3]_i_5\
    );
\transport_rate[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EFEFEFEF0FEFEF"
    )
    port map (
      I0 => \n_0_transport_rate[3]_i_10\,
      I1 => rom_address(6),
      I2 => rom_address(7),
      I3 => rom_address(3),
      I4 => rom_address(5),
      I5 => rom_address(4),
      O => \n_0_transport_rate[3]_i_6\
    );
\transport_rate[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9979BB7B00000000"
    )
    port map (
      I0 => rom_address(1),
      I1 => rom_address(3),
      I2 => rom_address(4),
      I3 => rom_address(2),
      I4 => rom_address(7),
      I5 => \n_0_transport_rate[3]_i_11\,
      O => \n_0_transport_rate[3]_i_7\
    );
\transport_rate[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFF0F0FCEDED"
    )
    port map (
      I0 => rom_address(1),
      I1 => rom_address(0),
      I2 => rom_address(2),
      I3 => rom_address(3),
      I4 => rom_address(7),
      I5 => rom_address(4),
      O => \n_0_transport_rate[3]_i_8\
    );
\transport_rate[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FFE0EFF0FF000"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(1),
      I2 => rom_address(0),
      I3 => rom_address(2),
      I4 => rom_address(3),
      I5 => rom_address(4),
      O => \n_0_transport_rate[3]_i_9\
    );
\transport_rate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_transport_rate[0]_i_1\,
      Q => \^rx_t_rate\(0),
      R => \<const0>\
    );
\transport_rate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_transport_rate[1]_i_1\,
      Q => \^rx_t_rate\(1),
      R => \<const0>\
    );
\transport_rate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_transport_rate[2]_i_1\,
      Q => \^rx_t_rate\(2),
      R => \<const0>\
    );
\transport_rate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_transport_rate[3]_i_1\,
      Q => \^rx_t_rate\(3),
      R => \<const0>\
    );
transport_scan_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => lvlb_drdy,
      I1 => p_0_in,
      I2 => rx_rst_int,
      O => n_0_transport_scan_i_1
    );
transport_scan_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47444A4000404040"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(2),
      I2 => rom_address(0),
      I3 => rom_address(7),
      I4 => rom_address(1),
      I5 => rom_address(4),
      O => n_0_transport_scan_i_10
    );
transport_scan_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF01FFFFFF010000"
    )
    port map (
      I0 => n_0_transport_scan_i_3,
      I1 => rom_address(5),
      I2 => rom_address(0),
      I3 => n_0_transport_scan_i_4,
      I4 => rom_address(3),
      I5 => n_0_transport_scan_reg_i_5,
      O => scan
    );
transport_scan_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFDF"
    )
    port map (
      I0 => rom_address(7),
      I1 => rom_address(4),
      I2 => rom_address(1),
      I3 => rom_address(2),
      I4 => rom_address(6),
      O => n_0_transport_scan_i_3
    );
transport_scan_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000044444444"
    )
    port map (
      I0 => n_0_transport_scan_i_6,
      I1 => rom_address(6),
      I2 => rom_address(7),
      I3 => n_0_transport_scan_i_7,
      I4 => n_0_transport_scan_i_8,
      I5 => rom_address(0),
      O => n_0_transport_scan_i_4
    );
transport_scan_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5FFCFF"
    )
    port map (
      I0 => rom_address(7),
      I1 => rom_address(5),
      I2 => rom_address(1),
      I3 => rom_address(4),
      I4 => rom_address(2),
      O => n_0_transport_scan_i_6
    );
transport_scan_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rom_address(5),
      I1 => rom_address(4),
      O => n_0_transport_scan_i_7
    );
transport_scan_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => rom_address(1),
      I1 => rom_address(2),
      O => n_0_transport_scan_i_8
    );
transport_scan_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000081200121001"
    )
    port map (
      I0 => rom_address(1),
      I1 => rom_address(5),
      I2 => rom_address(7),
      I3 => rom_address(4),
      I4 => rom_address(2),
      I5 => rom_address(0),
      O => n_0_transport_scan_i_9
    );
transport_scan_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => scan,
      Q => rx_t_scan,
      R => n_0_transport_scan_i_1
    );
transport_scan_reg_i_5: unisim.vcomponents.MUXF7
    port map (
      I0 => n_0_transport_scan_i_9,
      I1 => n_0_transport_scan_i_10,
      O => n_0_transport_scan_reg_i_5,
      S => rom_address(6)
    );
v_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2AAAAAAAAAAAA"
    )
    port map (
      I0 => v_last,
      I1 => eav_reg,
      I2 => v_reg,
      I3 => rx_rst_int,
      I4 => p_0_in,
      I5 => lvlb_drdy,
      O => n_0_v_last_i_1
    );
v_last_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_v_last_i_1,
      Q => v_last,
      R => \<const0>\
    );
v_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce0,
      D => Q(0),
      Q => v_reg,
      R => n_0_transport_scan_i_1
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_trs_detect is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    O1 : out STD_LOGIC;
    td_xyz : out STD_LOGIC;
    out_reg_anc : out STD_LOGIC;
    anc : out STD_LOGIC;
    out_reg_edh : out STD_LOGIC;
    out_reg_eav : out STD_LOGIC;
    out_reg_h : out STD_LOGIC;
    out_reg_f : out STD_LOGIC;
    O2 : out STD_LOGIC;
    ad_xyz_err : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    pipe1_ones : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    out_reg_edh0 : in STD_LOGIC;
    eav : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_rst_int : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_trs_detect;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_trs_detect is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ad_xyz_err\ : STD_LOGIC;
  signal all_ones_in : STD_LOGIC;
  signal all_zeros_in : STD_LOGIC;
  signal \^anc\ : STD_LOGIC;
  signal in_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal n_0_out_reg_f_i_1 : STD_LOGIC;
  signal n_0_out_reg_h_i_1 : STD_LOGIC;
  signal n_0_out_reg_xyz_err_4444_i_2 : STD_LOGIC;
  signal n_0_out_reg_xyz_err_4444_i_3 : STD_LOGIC;
  signal n_0_out_reg_xyz_err_i_2 : STD_LOGIC;
  signal n_0_pipe1_ones_i_2 : STD_LOGIC;
  signal n_0_pipe1_ones_reg : STD_LOGIC;
  signal n_0_pipe1_zeros_i_3 : STD_LOGIC;
  signal \n_0_pipe2_vid_reg[0]\ : STD_LOGIC;
  signal \n_0_pipe2_vid_reg[7]\ : STD_LOGIC;
  signal \n_0_pipe2_vid_reg[9]\ : STD_LOGIC;
  signal \n_0_trs_delay_reg[0]\ : STD_LOGIC;
  signal \^out_reg_f\ : STD_LOGIC;
  signal \^out_reg_h\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in6_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal pipe1_vid : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pipe1_zeros : STD_LOGIC;
  signal pipe2_ones : STD_LOGIC;
  signal pipe2_zeros : STD_LOGIC;
  signal \^td_xyz\ : STD_LOGIC;
  signal td_xyz_err : STD_LOGIC;
  signal td_xyz_err_4444 : STD_LOGIC;
  signal xyz : STD_LOGIC;
  signal xyz_err : STD_LOGIC;
  signal xyz_err_4444 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_15\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_21\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of out_reg_anc_i_1 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of out_reg_trs_i_1 : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of pipe1_ones_i_1 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of pipe1_zeros_i_2 : label is "soft_lutpair364";
begin
  D(0) <= \^d\(0);
  O1 <= \^o1\;
  O3(9 downto 0) <= \^o3\(9 downto 0);
  ad_xyz_err <= \^ad_xyz_err\;
  anc <= \^anc\;
  out_reg_f <= \^out_reg_f\;
  out_reg_h <= \^out_reg_h\;
  td_xyz <= \^td_xyz\;
\FSM_onehot_current_state[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^o3\(6),
      I1 => \^td_xyz\,
      O => O4
    );
\FSM_onehot_current_state[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => \^o3\(9),
      I1 => \^o3\(6),
      O => O5
    );
\FSM_onehot_current_state[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
    port map (
      I0 => \^ad_xyz_err\,
      I1 => Q(0),
      I2 => \^o3\(6),
      I3 => \^td_xyz\,
      I4 => I1,
      I5 => Q(1),
      O => O2
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(0),
      Q => in_reg(0),
      R => I13(0)
    );
\in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(1),
      Q => in_reg(1),
      R => I13(0)
    );
\in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(2),
      Q => in_reg(2),
      R => I13(0)
    );
\in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(3),
      Q => in_reg(3),
      R => I13(0)
    );
\in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(4),
      Q => in_reg(4),
      R => I13(0)
    );
\in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(5),
      Q => in_reg(5),
      R => I13(0)
    );
\in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(6),
      Q => in_reg(6),
      R => I13(0)
    );
\in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(7),
      Q => in_reg(7),
      R => I13(0)
    );
\in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(8),
      Q => in_reg(8),
      R => I13(0)
    );
\in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(9),
      Q => in_reg(9),
      R => I13(0)
    );
out_reg_anc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => n_0_pipe1_ones_i_2,
      I1 => in_reg(5),
      I2 => in_reg(2),
      I3 => pipe2_zeros,
      I4 => n_0_pipe1_ones_reg,
      O => \^anc\
    );
out_reg_anc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \^anc\,
      Q => out_reg_anc,
      R => pipe1_ones
    );
out_reg_eav_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => eav,
      Q => out_reg_eav,
      R => pipe1_ones
    );
out_reg_edh_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => out_reg_edh0,
      Q => out_reg_edh,
      R => pipe1_ones
    );
out_reg_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^out_reg_f\,
      I1 => \^o1\,
      I2 => I9(8),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => n_0_out_reg_f_i_1
    );
out_reg_f_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_out_reg_f_i_1,
      Q => \^out_reg_f\,
      R => \<const0>\
    );
out_reg_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^out_reg_h\,
      I1 => \^o1\,
      I2 => I9(6),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => n_0_out_reg_h_i_1
    );
out_reg_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_out_reg_h_i_1,
      Q => \^out_reg_h\,
      R => \<const0>\
    );
out_reg_trs_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => n_0_pipe1_zeros_i_3,
      I1 => in_reg(5),
      I2 => in_reg(2),
      I3 => pipe2_ones,
      I4 => pipe1_zeros,
      O => \^o1\
    );
out_reg_trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \^o1\,
      Q => \^d\(0),
      R => pipe1_ones
    );
\out_reg_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_pipe2_vid_reg[0]\,
      Q => \^o3\(0),
      R => I13(0)
    );
\out_reg_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => p_4_in,
      Q => \^o3\(1),
      R => I13(0)
    );
\out_reg_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => p_1_in,
      Q => \^o3\(2),
      R => I13(0)
    );
\out_reg_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => p_1_in5_in,
      Q => \^o3\(3),
      R => I13(0)
    );
\out_reg_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => p_1_in6_in,
      Q => \^o3\(4),
      R => I13(0)
    );
\out_reg_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => p_5_in,
      Q => \^o3\(5),
      R => I13(0)
    );
\out_reg_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => p_2_in,
      Q => \^o3\(6),
      R => I13(0)
    );
\out_reg_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_pipe2_vid_reg[7]\,
      Q => \^o3\(7),
      R => I13(0)
    );
\out_reg_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => p_3_in,
      Q => \^o3\(8),
      R => I13(0)
    );
\out_reg_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_pipe2_vid_reg[9]\,
      Q => \^o3\(9),
      R => I13(0)
    );
out_reg_xyz_err_4444_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => xyz,
      I1 => n_0_out_reg_xyz_err_4444_i_2,
      I2 => \n_0_pipe2_vid_reg[9]\,
      I3 => n_0_out_reg_xyz_err_4444_i_3,
      O => xyz_err_4444
    );
out_reg_xyz_err_4444_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6F99FF99F6FF6"
    )
    port map (
      I0 => p_5_in,
      I1 => p_1_in,
      I2 => \n_0_pipe2_vid_reg[7]\,
      I3 => p_2_in,
      I4 => p_3_in,
      I5 => p_1_in6_in,
      O => n_0_out_reg_xyz_err_4444_i_2
    );
out_reg_xyz_err_4444_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009066006609009"
    )
    port map (
      I0 => p_2_in,
      I1 => p_4_in,
      I2 => p_3_in,
      I3 => p_5_in,
      I4 => p_1_in5_in,
      I5 => \n_0_pipe2_vid_reg[7]\,
      O => n_0_out_reg_xyz_err_4444_i_3
    );
out_reg_xyz_err_4444_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => xyz_err_4444,
      Q => td_xyz_err_4444,
      R => pipe1_ones
    );
out_reg_xyz_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A8AA8AAAAAAAA"
    )
    port map (
      I0 => xyz,
      I1 => n_0_out_reg_xyz_err_i_2,
      I2 => p_5_in,
      I3 => p_1_in,
      I4 => p_3_in,
      I5 => \n_0_pipe2_vid_reg[9]\,
      O => xyz_err
    );
out_reg_xyz_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBDE7FFDBFFFF7E"
    )
    port map (
      I0 => p_5_in,
      I1 => \n_0_pipe2_vid_reg[7]\,
      I2 => p_1_in5_in,
      I3 => p_3_in,
      I4 => p_2_in,
      I5 => p_1_in6_in,
      O => n_0_out_reg_xyz_err_i_2
    );
out_reg_xyz_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => xyz_err,
      Q => td_xyz_err,
      R => pipe1_ones
    );
out_reg_xyz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => xyz,
      Q => \^td_xyz\,
      R => pipe1_ones
    );
pipe1_ones_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => in_reg(2),
      I1 => in_reg(5),
      I2 => n_0_pipe1_ones_i_2,
      O => all_ones_in
    );
pipe1_ones_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => in_reg(8),
      I1 => in_reg(7),
      I2 => in_reg(4),
      I3 => in_reg(6),
      I4 => in_reg(3),
      I5 => in_reg(9),
      O => n_0_pipe1_ones_i_2
    );
pipe1_ones_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => all_ones_in,
      Q => n_0_pipe1_ones_reg,
      R => pipe1_ones
    );
\pipe1_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(0),
      Q => pipe1_vid(0),
      R => I13(0)
    );
\pipe1_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(1),
      Q => pipe1_vid(1),
      R => I13(0)
    );
\pipe1_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(2),
      Q => pipe1_vid(2),
      R => I13(0)
    );
\pipe1_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(3),
      Q => pipe1_vid(3),
      R => I13(0)
    );
\pipe1_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(4),
      Q => pipe1_vid(4),
      R => I13(0)
    );
\pipe1_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(5),
      Q => pipe1_vid(5),
      R => I13(0)
    );
\pipe1_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(6),
      Q => pipe1_vid(6),
      R => I13(0)
    );
\pipe1_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(7),
      Q => pipe1_vid(7),
      R => I13(0)
    );
\pipe1_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(8),
      Q => pipe1_vid(8),
      R => I13(0)
    );
\pipe1_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => in_reg(9),
      Q => pipe1_vid(9),
      R => I13(0)
    );
pipe1_zeros_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => in_reg(2),
      I1 => in_reg(5),
      I2 => n_0_pipe1_zeros_i_3,
      O => all_zeros_in
    );
pipe1_zeros_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => in_reg(8),
      I1 => in_reg(7),
      I2 => in_reg(4),
      I3 => in_reg(6),
      I4 => in_reg(3),
      I5 => in_reg(9),
      O => n_0_pipe1_zeros_i_3
    );
pipe1_zeros_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => all_zeros_in,
      Q => pipe1_zeros,
      R => pipe1_ones
    );
pipe2_ones_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_0_pipe1_ones_reg,
      Q => pipe2_ones,
      R => pipe1_ones
    );
\pipe2_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(0),
      Q => \n_0_pipe2_vid_reg[0]\,
      R => I13(0)
    );
\pipe2_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(1),
      Q => p_4_in,
      R => I13(0)
    );
\pipe2_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(2),
      Q => p_1_in,
      R => I13(0)
    );
\pipe2_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(3),
      Q => p_1_in5_in,
      R => I13(0)
    );
\pipe2_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(4),
      Q => p_1_in6_in,
      R => I13(0)
    );
\pipe2_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(5),
      Q => p_5_in,
      R => I13(0)
    );
\pipe2_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(6),
      Q => p_2_in,
      R => I13(0)
    );
\pipe2_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(7),
      Q => \n_0_pipe2_vid_reg[7]\,
      R => I13(0)
    );
\pipe2_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(8),
      Q => p_3_in,
      R => I13(0)
    );
\pipe2_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_vid(9),
      Q => \n_0_pipe2_vid_reg[9]\,
      R => I13(0)
    );
pipe2_zeros_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => pipe1_zeros,
      Q => pipe2_zeros,
      R => pipe1_ones
    );
rx_xyz_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
    port map (
      I0 => td_xyz_err,
      I1 => I2,
      I2 => I3,
      I3 => td_xyz_err_4444,
      O => \^ad_xyz_err\
    );
\trs_delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \^d\(0),
      Q => \n_0_trs_delay_reg[0]\,
      R => I13(0)
    );
\trs_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \n_0_trs_delay_reg[0]\,
      Q => xyz,
      R => I13(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_trs_detect_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    td_xyz : out STD_LOGIC;
    out_reg_anc : out STD_LOGIC;
    out_reg_edh : out STD_LOGIC;
    out_reg_eav : out STD_LOGIC;
    out_reg_h : out STD_LOGIC;
    out_reg_f : out STD_LOGIC;
    ad_xyz_err : out STD_LOGIC;
    O1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O2 : out STD_LOGIC;
    pipe1_ones : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_trs_detect_19 : entity is "v_smpte_sdi_v3_0_trs_detect";
end smpte_sdiv_smpte_sdi_v3_0_trs_detect_19;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_trs_detect_19 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal all_ones_in : STD_LOGIC;
  signal all_zeros_in : STD_LOGIC;
  signal anc : STD_LOGIC;
  signal eav : STD_LOGIC;
  signal in_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \n_0_out_reg_edh_i_2__0\ : STD_LOGIC;
  signal \n_0_out_reg_f_i_1__0\ : STD_LOGIC;
  signal \n_0_out_reg_h_i_1__0\ : STD_LOGIC;
  signal \n_0_out_reg_xyz_err_4444_i_2__0\ : STD_LOGIC;
  signal \n_0_out_reg_xyz_err_4444_i_3__0\ : STD_LOGIC;
  signal \n_0_out_reg_xyz_err_i_2__0\ : STD_LOGIC;
  signal \n_0_pipe1_ones_i_2__0\ : STD_LOGIC;
  signal n_0_pipe1_ones_reg : STD_LOGIC;
  signal \n_0_pipe1_zeros_i_3__0\ : STD_LOGIC;
  signal \n_0_pipe2_vid_reg[0]\ : STD_LOGIC;
  signal \n_0_pipe2_vid_reg[7]\ : STD_LOGIC;
  signal \n_0_pipe2_vid_reg[9]\ : STD_LOGIC;
  signal \n_0_trs_delay_reg[0]\ : STD_LOGIC;
  signal out_reg_edh0 : STD_LOGIC;
  signal \^out_reg_f\ : STD_LOGIC;
  signal \^out_reg_h\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_1_in6_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal pipe1_vid : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pipe1_zeros : STD_LOGIC;
  signal pipe2_ones : STD_LOGIC;
  signal pipe2_zeros : STD_LOGIC;
  signal \^td_xyz\ : STD_LOGIC;
  signal td_xyz_err : STD_LOGIC;
  signal td_xyz_err_4444 : STD_LOGIC;
  signal trs : STD_LOGIC;
  signal xyz : STD_LOGIC;
  signal xyz_err : STD_LOGIC;
  signal xyz_err_4444 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_30\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[14]_i_59\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \out_reg_anc_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \out_reg_trs_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \pipe1_ones_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \pipe1_zeros_i_2__0\ : label is "soft_lutpair145";
begin
  D(0) <= \^d\(0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  out_reg_f <= \^out_reg_f\;
  out_reg_h <= \^out_reg_h\;
  td_xyz <= \^td_xyz\;
\FSM_onehot_current_state[14]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFD0"
    )
    port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \^td_xyz\,
      I3 => I3(1),
      I4 => I3(0),
      O => O2
    );
\FSM_onehot_current_state[14]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
    port map (
      I0 => \^q\(6),
      I1 => \^td_xyz\,
      O => O1
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(0),
      Q => in_reg(0),
      R => SR(0)
    );
\in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(1),
      Q => in_reg(1),
      R => SR(0)
    );
\in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(2),
      Q => in_reg(2),
      R => SR(0)
    );
\in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(3),
      Q => in_reg(3),
      R => SR(0)
    );
\in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(4),
      Q => in_reg(4),
      R => SR(0)
    );
\in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(5),
      Q => in_reg(5),
      R => SR(0)
    );
\in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(6),
      Q => in_reg(6),
      R => SR(0)
    );
\in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(7),
      Q => in_reg(7),
      R => SR(0)
    );
\in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(8),
      Q => in_reg(8),
      R => SR(0)
    );
\in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I15(9),
      Q => in_reg(9),
      R => SR(0)
    );
\out_reg_anc_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => \n_0_pipe1_ones_i_2__0\,
      I1 => in_reg(4),
      I2 => in_reg(6),
      I3 => pipe2_zeros,
      I4 => n_0_pipe1_ones_reg,
      O => anc
    );
out_reg_anc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => anc,
      Q => out_reg_anc,
      R => pipe1_ones
    );
\out_reg_eav_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I15(6),
      I1 => trs,
      O => eav
    );
out_reg_eav_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => eav,
      Q => out_reg_eav,
      R => pipe1_ones
    );
\out_reg_edh_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
    port map (
      I0 => anc,
      I1 => \n_0_out_reg_edh_i_2__0\,
      I2 => I15(1),
      I3 => I15(0),
      I4 => I15(3),
      I5 => I15(2),
      O => out_reg_edh0
    );
\out_reg_edh_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
    port map (
      I0 => I15(5),
      I1 => I15(4),
      I2 => I15(8),
      I3 => I15(9),
      I4 => I15(6),
      I5 => I15(7),
      O => \n_0_out_reg_edh_i_2__0\
    );
out_reg_edh_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => out_reg_edh0,
      Q => out_reg_edh,
      R => pipe1_ones
    );
\out_reg_f_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^out_reg_f\,
      I1 => trs,
      I2 => I15(8),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_out_reg_f_i_1__0\
    );
out_reg_f_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_out_reg_f_i_1__0\,
      Q => \^out_reg_f\,
      R => \<const0>\
    );
\out_reg_h_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => \^out_reg_h\,
      I1 => trs,
      I2 => I15(6),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_out_reg_h_i_1__0\
    );
out_reg_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_out_reg_h_i_1__0\,
      Q => \^out_reg_h\,
      R => \<const0>\
    );
\out_reg_trs_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
    port map (
      I0 => \n_0_pipe1_zeros_i_3__0\,
      I1 => in_reg(4),
      I2 => in_reg(6),
      I3 => pipe2_ones,
      I4 => pipe1_zeros,
      O => trs
    );
out_reg_trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => trs,
      Q => \^d\(0),
      R => pipe1_ones
    );
\out_reg_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_pipe2_vid_reg[0]\,
      Q => \^q\(0),
      R => SR(0)
    );
\out_reg_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_4_in,
      Q => \^q\(1),
      R => SR(0)
    );
\out_reg_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in,
      Q => \^q\(2),
      R => SR(0)
    );
\out_reg_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in5_in,
      Q => \^q\(3),
      R => SR(0)
    );
\out_reg_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_1_in6_in,
      Q => \^q\(4),
      R => SR(0)
    );
\out_reg_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_5_in,
      Q => \^q\(5),
      R => SR(0)
    );
\out_reg_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_2_in,
      Q => \^q\(6),
      R => SR(0)
    );
\out_reg_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_pipe2_vid_reg[7]\,
      Q => \^q\(7),
      R => SR(0)
    );
\out_reg_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => p_3_in,
      Q => \^q\(8),
      R => SR(0)
    );
\out_reg_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_pipe2_vid_reg[9]\,
      Q => \^q\(9),
      R => SR(0)
    );
\out_reg_xyz_err_4444_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
    port map (
      I0 => xyz,
      I1 => \n_0_out_reg_xyz_err_4444_i_2__0\,
      I2 => \n_0_pipe2_vid_reg[9]\,
      I3 => \n_0_out_reg_xyz_err_4444_i_3__0\,
      O => xyz_err_4444
    );
\out_reg_xyz_err_4444_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6F99FF99F6FF6"
    )
    port map (
      I0 => p_5_in,
      I1 => p_1_in,
      I2 => \n_0_pipe2_vid_reg[7]\,
      I3 => p_2_in,
      I4 => p_3_in,
      I5 => p_1_in6_in,
      O => \n_0_out_reg_xyz_err_4444_i_2__0\
    );
\out_reg_xyz_err_4444_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009066006609009"
    )
    port map (
      I0 => p_2_in,
      I1 => p_4_in,
      I2 => p_3_in,
      I3 => p_5_in,
      I4 => p_1_in5_in,
      I5 => \n_0_pipe2_vid_reg[7]\,
      O => \n_0_out_reg_xyz_err_4444_i_3__0\
    );
out_reg_xyz_err_4444_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => xyz_err_4444,
      Q => td_xyz_err_4444,
      R => pipe1_ones
    );
\out_reg_xyz_err_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A8AA8AAAAAAAA"
    )
    port map (
      I0 => xyz,
      I1 => \n_0_out_reg_xyz_err_i_2__0\,
      I2 => p_5_in,
      I3 => p_1_in,
      I4 => p_3_in,
      I5 => \n_0_pipe2_vid_reg[9]\,
      O => xyz_err
    );
\out_reg_xyz_err_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBDE7FFDBFFFF7E"
    )
    port map (
      I0 => p_5_in,
      I1 => \n_0_pipe2_vid_reg[7]\,
      I2 => p_1_in5_in,
      I3 => p_3_in,
      I4 => p_2_in,
      I5 => p_1_in6_in,
      O => \n_0_out_reg_xyz_err_i_2__0\
    );
out_reg_xyz_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => xyz_err,
      Q => td_xyz_err,
      R => pipe1_ones
    );
out_reg_xyz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => xyz,
      Q => \^td_xyz\,
      R => pipe1_ones
    );
\pipe1_ones_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => in_reg(6),
      I1 => in_reg(4),
      I2 => \n_0_pipe1_ones_i_2__0\,
      O => all_ones_in
    );
\pipe1_ones_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => in_reg(7),
      I1 => in_reg(2),
      I2 => in_reg(5),
      I3 => in_reg(9),
      I4 => in_reg(3),
      I5 => in_reg(8),
      O => \n_0_pipe1_ones_i_2__0\
    );
pipe1_ones_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => all_ones_in,
      Q => n_0_pipe1_ones_reg,
      R => pipe1_ones
    );
\pipe1_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(0),
      Q => pipe1_vid(0),
      R => SR(0)
    );
\pipe1_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(1),
      Q => pipe1_vid(1),
      R => SR(0)
    );
\pipe1_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(2),
      Q => pipe1_vid(2),
      R => SR(0)
    );
\pipe1_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(3),
      Q => pipe1_vid(3),
      R => SR(0)
    );
\pipe1_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(4),
      Q => pipe1_vid(4),
      R => SR(0)
    );
\pipe1_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(5),
      Q => pipe1_vid(5),
      R => SR(0)
    );
\pipe1_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(6),
      Q => pipe1_vid(6),
      R => SR(0)
    );
\pipe1_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(7),
      Q => pipe1_vid(7),
      R => SR(0)
    );
\pipe1_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(8),
      Q => pipe1_vid(8),
      R => SR(0)
    );
\pipe1_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => in_reg(9),
      Q => pipe1_vid(9),
      R => SR(0)
    );
\pipe1_zeros_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => in_reg(6),
      I1 => in_reg(4),
      I2 => \n_0_pipe1_zeros_i_3__0\,
      O => all_zeros_in
    );
\pipe1_zeros_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => in_reg(7),
      I1 => in_reg(2),
      I2 => in_reg(5),
      I3 => in_reg(9),
      I4 => in_reg(3),
      I5 => in_reg(8),
      O => \n_0_pipe1_zeros_i_3__0\
    );
pipe1_zeros_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => all_zeros_in,
      Q => pipe1_zeros,
      R => pipe1_ones
    );
pipe2_ones_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_0_pipe1_ones_reg,
      Q => pipe2_ones,
      R => pipe1_ones
    );
\pipe2_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(0),
      Q => \n_0_pipe2_vid_reg[0]\,
      R => SR(0)
    );
\pipe2_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(1),
      Q => p_4_in,
      R => SR(0)
    );
\pipe2_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(2),
      Q => p_1_in,
      R => SR(0)
    );
\pipe2_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(3),
      Q => p_1_in5_in,
      R => SR(0)
    );
\pipe2_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(4),
      Q => p_1_in6_in,
      R => SR(0)
    );
\pipe2_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(5),
      Q => p_5_in,
      R => SR(0)
    );
\pipe2_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(6),
      Q => p_2_in,
      R => SR(0)
    );
\pipe2_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(7),
      Q => \n_0_pipe2_vid_reg[7]\,
      R => SR(0)
    );
\pipe2_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(8),
      Q => p_3_in,
      R => SR(0)
    );
\pipe2_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_vid(9),
      Q => \n_0_pipe2_vid_reg[9]\,
      R => SR(0)
    );
pipe2_zeros_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => pipe1_zeros,
      Q => pipe2_zeros,
      R => pipe1_ones
    );
\rx_xyz_err_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
    port map (
      I0 => td_xyz_err,
      I1 => td_xyz_err_4444,
      I2 => I1,
      I3 => I2,
      O => ad_xyz_err
    );
\trs_delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \^d\(0),
      Q => \n_0_trs_delay_reg[0]\,
      R => SR(0)
    );
\trs_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => \n_0_trs_delay_reg[0]\,
      Q => xyz,
      R => SR(0)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_trsgen is
  port (
    tx_eav_mux : out STD_LOGIC;
    tx_sav_mux : out STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_din_rdy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_use_dsin : in STD_LOGIC;
    tx_eav_int : in STD_LOGIC;
    tx_sav_int : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_trsgen;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_trsgen is
  signal \<const0>\ : STD_LOGIC;
  signal \n_0_ones_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_ones_reg_reg[0]\ : STD_LOGIC;
  signal n_0_zeros_reg_i_3 : STD_LOGIC;
  signal ones_reg0 : STD_LOGIC;
  signal ones_reg0_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal trs : STD_LOGIC;
  signal trs0 : STD_LOGIC;
  signal zeros_in : STD_LOGIC;
  signal zeros_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of eav_reg_i_1 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of sav_reg_i_1 : label is "soft_lutpair272";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
eav_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
    port map (
      I0 => Q(6),
      I1 => trs,
      I2 => tx_use_dsin,
      I3 => tx_eav_int,
      O => tx_eav_mux
    );
\ones_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \n_0_ones_reg[0]_i_2\,
      O => ones_reg0
    );
\ones_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(6),
      I5 => Q(7),
      O => \n_0_ones_reg[0]_i_2\
    );
\ones_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ones_reg0_0,
      D => ones_reg0,
      Q => \n_0_ones_reg_reg[0]\,
      R => \<const0>\
    );
\ones_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ones_reg0_0,
      D => \n_0_ones_reg_reg[0]\,
      Q => p_0_in,
      R => \<const0>\
    );
sav_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
    port map (
      I0 => trs,
      I1 => Q(6),
      I2 => tx_use_dsin,
      I3 => tx_sav_int,
      O => tx_sav_mux
    );
\trs_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => zeros_in,
      I1 => zeros_reg,
      I2 => p_0_in,
      O => trs0
    );
trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ones_reg0_0,
      D => trs0,
      Q => trs,
      R => \<const0>\
    );
zeros_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => tx_din_rdy,
      O => ones_reg0_0
    );
zeros_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
    port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => n_0_zeros_reg_i_3,
      O => zeros_in
    );
zeros_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(6),
      I5 => Q(7),
      O => n_0_zeros_reg_i_3
    );
zeros_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => ones_reg0_0,
      D => zeros_in,
      Q => zeros_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_flywheel is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    dec_h : out STD_LOGIC;
    dec_locked : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_anc_next : out STD_LOGIC;
    dec_edh_next : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O14 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    O26 : out STD_LOGIC;
    O27 : out STD_LOGIC;
    O28 : out STD_LOGIC;
    O29 : out STD_LOGIC;
    O30 : out STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_xyz : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    td_trs : in STD_LOGIC;
    s4444 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    out_reg_h : in STD_LOGIC;
    out_reg_anc : in STD_LOGIC;
    out_reg_edh : in STD_LOGIC;
    out_reg_eav : in STD_LOGIC;
    td_xyz : in STD_LOGIC;
    ad_xyz_err : in STD_LOGIC;
    out_reg_f : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_std_locked : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rx_f_now : in STD_LOGIC;
    dec_std : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_region : in STD_LOGIC;
    I8 : in STD_LOGIC;
    tx_edh_next : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_flywheel;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_flywheel is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \EDH_CRC/ap_end__0\ : STD_LOGIC;
  signal \EDH_CRC/ap_start__0\ : STD_LOGIC;
  signal \EDH_CRC/ff_end__0\ : STD_LOGIC;
  signal \EDH_CRC/ff_start__0\ : STD_LOGIC;
  signal \EDH_LOC/edh_line__0\ : STD_LOGIC;
  signal \EDH_LOC/edh_next_d0__0\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o12\ : STD_LOGIC;
  signal \^o14\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o20\ : STD_LOGIC;
  signal \^o21\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o22\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal dec_eav_next : STD_LOGIC;
  signal \^dec_edh_next\ : STD_LOGIC;
  signal \^dec_locked\ : STD_LOGIC;
  signal dec_xyz_word : STD_LOGIC;
  signal f : STD_LOGIC;
  signal fly_sav_next : STD_LOGIC;
  signal fly_trs : STD_LOGIC;
  signal h : STD_LOGIC;
  signal h_blank_d : STD_LOGIC;
  signal hcount : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal hcount0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal inc_f : STD_LOGIC;
  signal line_err : STD_LOGIC;
  signal lock : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_10\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_9\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[25]_i_5\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[25]_i_6\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_10\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_5\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_6\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_7\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_8\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_9\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[6]_i_2\ : STD_LOGIC;
  signal n_0_ap_region_i_3 : STD_LOGIC;
  signal n_0_ap_region_i_4 : STD_LOGIC;
  signal n_0_ap_region_i_5 : STD_LOGIC;
  signal n_0_ap_region_i_6 : STD_LOGIC;
  signal \n_0_current_state[3]_i_7__1\ : STD_LOGIC;
  signal n_0_edh_next_i_10 : STD_LOGIC;
  signal n_0_edh_next_i_11 : STD_LOGIC;
  signal n_0_edh_next_i_4 : STD_LOGIC;
  signal n_0_edh_next_i_5 : STD_LOGIC;
  signal n_0_edh_next_i_6 : STD_LOGIC;
  signal n_0_edh_next_i_7 : STD_LOGIC;
  signal n_0_edh_next_i_8 : STD_LOGIC;
  signal n_0_edh_next_i_9 : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_5\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_6\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_7\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_8\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_9\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[6]_i_2\ : STD_LOGIC;
  signal n_0_ff_region_i_3 : STD_LOGIC;
  signal n_0_ff_region_i_4 : STD_LOGIC;
  signal n_0_ff_region_i_5 : STD_LOGIC;
  signal n_0_ff_region_i_6 : STD_LOGIC;
  signal n_0_field_reg : STD_LOGIC;
  signal n_0_h_blank_i_2 : STD_LOGIC;
  signal \n_0_horz_count_reg[0]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[10]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[11]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[1]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[2]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[3]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[4]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[5]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[6]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[7]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[8]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[9]\ : STD_LOGIC;
  signal \n_0_rx_vid_reg[7]\ : STD_LOGIC;
  signal \n_0_std[0]_i_1\ : STD_LOGIC;
  signal \n_0_std[1]_i_1\ : STD_LOGIC;
  signal \n_0_std[2]_i_1\ : STD_LOGIC;
  signal \n_0_std_reg[0]\ : STD_LOGIC;
  signal \n_0_std_reg[1]\ : STD_LOGIC;
  signal \n_0_std_reg[2]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[0]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[1]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[2]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[3]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[4]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[5]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[6]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[7]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[8]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[9]\ : STD_LOGIC;
  signal n_10_fsm : STD_LOGIC;
  signal n_11_fsm : STD_LOGIC;
  signal n_12_fsm : STD_LOGIC;
  signal n_13_fsm : STD_LOGIC;
  signal n_13_vert : STD_LOGIC;
  signal n_14_fsm : STD_LOGIC;
  signal n_14_vert : STD_LOGIC;
  signal n_15_fsm : STD_LOGIC;
  signal n_15_vert : STD_LOGIC;
  signal n_16_fsm : STD_LOGIC;
  signal n_16_vert : STD_LOGIC;
  signal n_17_fsm : STD_LOGIC;
  signal n_17_vert : STD_LOGIC;
  signal n_18_fsm : STD_LOGIC;
  signal n_19_fsm : STD_LOGIC;
  signal \n_1_ap_crc_reg_reg[15]_i_4\ : STD_LOGIC;
  signal n_1_ap_region_reg_i_2 : STD_LOGIC;
  signal n_1_edh_next_reg_i_2 : STD_LOGIC;
  signal n_1_edh_next_reg_i_3 : STD_LOGIC;
  signal \n_1_ff_crc_reg_reg[15]_i_4\ : STD_LOGIC;
  signal n_1_ff_region_reg_i_2 : STD_LOGIC;
  signal n_1_fld : STD_LOGIC;
  signal n_1_fsm : STD_LOGIC;
  signal n_20_fsm : STD_LOGIC;
  signal n_21_horz : STD_LOGIC;
  signal n_22_horz : STD_LOGIC;
  signal n_23_horz : STD_LOGIC;
  signal n_24_horz : STD_LOGIC;
  signal n_25_horz : STD_LOGIC;
  signal n_26_horz : STD_LOGIC;
  signal n_27_horz : STD_LOGIC;
  signal n_28_horz : STD_LOGIC;
  signal n_29_horz : STD_LOGIC;
  signal \n_2_FSM_onehot_current_state_reg[24]_i_4\ : STD_LOGIC;
  signal \n_2_ap_crc_reg_reg[15]_i_4\ : STD_LOGIC;
  signal n_2_ap_region_reg_i_2 : STD_LOGIC;
  signal n_2_edh_next_reg_i_2 : STD_LOGIC;
  signal n_2_edh_next_reg_i_3 : STD_LOGIC;
  signal \n_2_ff_crc_reg_reg[15]_i_4\ : STD_LOGIC;
  signal n_2_ff_region_reg_i_2 : STD_LOGIC;
  signal n_2_fsm : STD_LOGIC;
  signal n_30_horz : STD_LOGIC;
  signal n_31_horz : STD_LOGIC;
  signal n_32_horz : STD_LOGIC;
  signal n_36_horz : STD_LOGIC;
  signal n_37_horz : STD_LOGIC;
  signal n_38_horz : STD_LOGIC;
  signal n_39_horz : STD_LOGIC;
  signal \n_3_FSM_onehot_current_state_reg[24]_i_4\ : STD_LOGIC;
  signal \n_3_ap_crc_reg_reg[15]_i_4\ : STD_LOGIC;
  signal n_3_ap_region_reg_i_2 : STD_LOGIC;
  signal n_3_edh_next_reg_i_2 : STD_LOGIC;
  signal n_3_edh_next_reg_i_3 : STD_LOGIC;
  signal \n_3_ff_crc_reg_reg[15]_i_4\ : STD_LOGIC;
  signal n_3_ff_region_reg_i_2 : STD_LOGIC;
  signal n_3_fsm : STD_LOGIC;
  signal n_3_horz : STD_LOGIC;
  signal n_4_fld : STD_LOGIC;
  signal n_4_fsm : STD_LOGIC;
  signal n_4_horz : STD_LOGIC;
  signal n_5_fld : STD_LOGIC;
  signal n_5_horz : STD_LOGIC;
  signal n_6_fld : STD_LOGIC;
  signal n_6_fsm : STD_LOGIC;
  signal n_6_horz : STD_LOGIC;
  signal n_7_horz : STD_LOGIC;
  signal n_8_fsm : STD_LOGIC;
  signal n_9_fsm : STD_LOGIC;
  signal new_rx_field : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal rx_eav_first : STD_LOGIC;
  signal rx_f : STD_LOGIC;
  signal rx_f_prev : STD_LOGIC;
  signal rx_field : STD_LOGIC;
  signal rx_h : STD_LOGIC;
  signal rx_s4444 : STD_LOGIC;
  signal rx_trs : STD_LOGIC;
  signal rx_trs_delay : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rx_vid : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rx_xyz_err : STD_LOGIC;
  signal switch_interval : STD_LOGIC;
  signal v : STD_LOGIC;
  signal vcount : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal xyz_word_d : STD_LOGIC;
  signal \NLW_FSM_onehot_current_state_reg[24]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_current_state_reg[24]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_crc_reg_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ap_region_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_edh_next_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_edh_next_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ff_crc_reg_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ff_region_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[25]_i_3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[25]_i_4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ap_crc_reg[11]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ap_crc_reg[14]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ap_crc_reg[14]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ap_crc_reg[15]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ap_crc_reg[15]_i_3__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ap_crc_reg[2]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of ap_valid_i_2 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \current_state[1]_i_3__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \current_state[3]_i_4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ff_crc_reg[11]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ff_crc_reg[14]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ff_crc_reg[14]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ff_crc_reg[15]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ff_crc_reg[15]_i_3__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ff_crc_reg[9]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ff_valid_i_2 : label is "soft_lutpair329";
begin
  CO(0) <= \^co\(0);
  D(9 downto 0) <= \^d\(9 downto 0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O12 <= \^o12\;
  O14 <= \^o14\;
  O15 <= \^o15\;
  O17 <= \^o17\;
  O2 <= \^o2\;
  O20 <= \^o20\;
  O21(9 downto 0) <= \^o21\(9 downto 0);
  O22 <= \^o22\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
  dec_edh_next <= \^dec_edh_next\;
  dec_locked <= \^dec_locked\;
\FSM_onehot_current_state[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o9\,
      I1 => I5(2),
      I2 => I5(0),
      I3 => \^o11\,
      I4 => I5(1),
      I5 => \^o10\,
      O => \n_0_FSM_onehot_current_state[24]_i_10\
    );
\FSM_onehot_current_state[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o8\,
      I1 => I5(3),
      I2 => I5(4),
      I3 => \^o7\,
      I4 => I5(5),
      I5 => \^o6\,
      O => \n_0_FSM_onehot_current_state[24]_i_9\
    );
\FSM_onehot_current_state[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o2\,
      I2 => \n_0_FSM_onehot_current_state[25]_i_5\,
      O => O27
    );
\FSM_onehot_current_state[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o4\,
      I2 => \n_0_FSM_onehot_current_state[25]_i_6\,
      O => O28
    );
\FSM_onehot_current_state[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o7\,
      I1 => \^o9\,
      I2 => \^o8\,
      I3 => \^o3\,
      I4 => \^o5\,
      I5 => \^o6\,
      O => \n_0_FSM_onehot_current_state[25]_i_5\
    );
\FSM_onehot_current_state[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o9\,
      I2 => \^o8\,
      I3 => \^o3\,
      I4 => \^o7\,
      I5 => \^o6\,
      O => \n_0_FSM_onehot_current_state[25]_i_6\
    );
\FSM_onehot_current_state_reg[24]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_FSM_onehot_current_state_reg[24]_i_4_CO_UNCONNECTED\(3),
      CO(2) => O13(0),
      CO(1) => \n_2_FSM_onehot_current_state_reg[24]_i_4\,
      CO(0) => \n_3_FSM_onehot_current_state_reg[24]_i_4\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[24]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => S(0),
      S(1) => \n_0_FSM_onehot_current_state[24]_i_9\,
      S(0) => \n_0_FSM_onehot_current_state[24]_i_10\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
anc_edh_local_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o4\,
      I1 => Q(2),
      I2 => \^o5\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^o3\,
      O => O19(0)
    );
\ap_crc_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o21\(9),
      I1 => \^o22\,
      O => \^o21\(6)
    );
\ap_crc_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => I6(5),
      I1 => \^o6\,
      I2 => \n_0_ap_crc_reg[15]_i_5\,
      O => \^o21\(7)
    );
\ap_crc_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \^o22\,
      I1 => I6(8),
      I2 => \^o4\,
      O => \^o21\(8)
    );
\ap_crc_reg[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I6(4),
      I1 => \^o7\,
      I2 => \n_0_ap_crc_reg[6]_i_2\,
      O => \^o22\
    );
\ap_crc_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0080"
    )
    port map (
      I0 => \out\(0),
      I1 => dec_xyz_word,
      I2 => \EDH_CRC/ap_start__0\,
      I3 => \^o3\,
      I4 => rx_rst_int,
      O => SR(0)
    );
\ap_crc_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o6\,
      I1 => \^o7\,
      I2 => \^o8\,
      I3 => \^o3\,
      I4 => \^o2\,
      I5 => \^o4\,
      O => \n_0_ap_crc_reg[15]_i_10\
    );
\ap_crc_reg[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => I6(5),
      I1 => \^o6\,
      I2 => \n_0_ap_crc_reg[15]_i_5\,
      I3 => I6(9),
      I4 => \^o2\,
      O => \^o21\(9)
    );
\ap_crc_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I6(1),
      I1 => \^o5\,
      I2 => \^o9\,
      I3 => \n_0_ap_crc_reg[15]_i_10\,
      I4 => \^o10\,
      O => \n_0_ap_crc_reg[15]_i_5\
    );
\ap_crc_reg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => \n_0_ap_crc_reg[15]_i_6\
    );
\ap_crc_reg[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40100101"
    )
    port map (
      I0 => \n_0_vert_count_reg[7]\,
      I1 => \n_0_vert_count_reg[6]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[8]\,
      O => \n_0_ap_crc_reg[15]_i_7\
    );
\ap_crc_reg[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006900"
    )
    port map (
      I0 => \n_0_vert_count_reg[3]\,
      I1 => n_0_field_reg,
      I2 => dec_std(2),
      I3 => \n_0_vert_count_reg[4]\,
      I4 => \n_0_vert_count_reg[5]\,
      O => \n_0_ap_crc_reg[15]_i_8\
    );
\ap_crc_reg[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00041410"
    )
    port map (
      I0 => \n_0_vert_count_reg[1]\,
      I1 => \n_0_vert_count_reg[2]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[0]\,
      O => \n_0_ap_crc_reg[15]_i_9\
    );
\ap_crc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_ap_crc_reg[6]_i_2\,
      I1 => I6(7),
      I2 => \^o5\,
      I3 => I6(3),
      I4 => \^o8\,
      I5 => I6(10),
      O => \^o21\(0)
    );
\ap_crc_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o22\,
      I1 => I6(8),
      I2 => \^o4\,
      I3 => \n_0_ap_crc_reg[15]_i_5\,
      I4 => I6(11),
      O => \^o21\(1)
    );
\ap_crc_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => I6(5),
      I1 => \^o6\,
      I2 => \n_0_ap_crc_reg[15]_i_5\,
      I3 => \n_0_ap_crc_reg[6]_i_2\,
      O => \^o21\(2)
    );
\ap_crc_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I6(0),
      I1 => \^o5\,
      I2 => \^o9\,
      I3 => \n_0_ap_crc_reg[15]_i_10\,
      I4 => \^o11\,
      O => \n_0_ap_crc_reg[6]_i_2\
    );
\ap_crc_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_ap_crc_reg[15]_i_5\,
      I1 => \^o9\,
      I2 => I6(2),
      I3 => \^o3\,
      I4 => I6(6),
      O => \^o21\(3)
    );
\ap_crc_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \^o8\,
      I1 => I6(3),
      I2 => \^o5\,
      I3 => I6(7),
      I4 => I6(2),
      I5 => \^o9\,
      O => \^o21\(4)
    );
\ap_crc_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o22\,
      I1 => I6(8),
      I2 => \^o4\,
      I3 => I6(3),
      I4 => \^o8\,
      O => \^o21\(5)
    );
\ap_crc_reg_reg[15]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ap_start__0\,
      CO(2) => \n_1_ap_crc_reg_reg[15]_i_4\,
      CO(1) => \n_2_ap_crc_reg_reg[15]_i_4\,
      CO(0) => \n_3_ap_crc_reg_reg[15]_i_4\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_ap_crc_reg_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_ap_crc_reg[15]_i_6\,
      S(2) => \n_0_ap_crc_reg[15]_i_7\,
      S(1) => \n_0_ap_crc_reg[15]_i_8\,
      S(0) => \n_0_ap_crc_reg[15]_i_9\
    );
ap_region_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F5F5F5F40404040"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o15\,
      I2 => \out\(0),
      I3 => \EDH_CRC/ap_end__0\,
      I4 => dec_eav_next,
      I5 => ap_region,
      O => O23
    );
ap_region_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_0_field_reg,
      I1 => \n_0_vert_count_reg[9]\,
      O => n_0_ap_region_i_3
    );
ap_region_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000144"
    )
    port map (
      I0 => \n_0_vert_count_reg[7]\,
      I1 => \n_0_vert_count_reg[8]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[6]\,
      O => n_0_ap_region_i_4
    );
ap_region_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000021"
    )
    port map (
      I0 => \n_0_vert_count_reg[3]\,
      I1 => \n_0_vert_count_reg[4]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[5]\,
      O => n_0_ap_region_i_5
    );
ap_region_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00408808"
    )
    port map (
      I0 => \n_0_vert_count_reg[1]\,
      I1 => \n_0_vert_count_reg[2]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[0]\,
      O => n_0_ap_region_i_6
    );
ap_region_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ap_end__0\,
      CO(2) => n_1_ap_region_reg_i_2,
      CO(1) => n_2_ap_region_reg_i_2,
      CO(0) => n_3_ap_region_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_ap_region_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_ap_region_i_3,
      S(2) => n_0_ap_region_i_4,
      S(1) => n_0_ap_region_i_5,
      S(0) => n_0_ap_region_i_6
    );
ap_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => dec_xyz_word,
      I1 => \EDH_CRC/ap_start__0\,
      I2 => \^o3\,
      O => \^o15\
    );
\current_state[1]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \^o11\,
      I1 => \^o10\,
      I2 => \n_0_current_state[3]_i_7__1\,
      O => O29
    );
\current_state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00966900"
    )
    port map (
      I0 => \^o11\,
      I1 => \^o10\,
      I2 => \n_0_current_state[3]_i_7__1\,
      I3 => \^o2\,
      I4 => \^o4\,
      O => O18
    );
\current_state[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o9\,
      I2 => \^o8\,
      I3 => \^o3\,
      I4 => \^o7\,
      I5 => \^o6\,
      O => \n_0_current_state[3]_i_7__1\
    );
eav_next_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => \^co\(0),
      Q => dec_eav_next,
      R => rx_xyz
    );
edh_next_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAC0AA"
    )
    port map (
      I0 => tx_edh_next,
      I1 => \EDH_LOC/edh_line__0\,
      I2 => \EDH_LOC/edh_next_d0__0\,
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => O25
    );
edh_next_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100010000422022"
    )
    port map (
      I0 => \n_0_horz_count_reg[4]\,
      I1 => \n_0_horz_count_reg[3]\,
      I2 => dec_std(0),
      I3 => dec_std(2),
      I4 => dec_std(1),
      I5 => \n_0_horz_count_reg[5]\,
      O => n_0_edh_next_i_10
    );
edh_next_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808888880800"
    )
    port map (
      I0 => \n_0_horz_count_reg[1]\,
      I1 => \n_0_horz_count_reg[0]\,
      I2 => dec_std(0),
      I3 => dec_std(2),
      I4 => dec_std(1),
      I5 => \n_0_horz_count_reg[2]\,
      O => n_0_edh_next_i_11
    );
edh_next_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => n_0_edh_next_i_4
    );
edh_next_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \n_0_vert_count_reg[6]\,
      I1 => \n_0_vert_count_reg[7]\,
      I2 => n_0_field_reg,
      I3 => \n_0_vert_count_reg[8]\,
      O => n_0_edh_next_i_5
    );
edh_next_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010210"
    )
    port map (
      I0 => \n_0_vert_count_reg[4]\,
      I1 => \n_0_vert_count_reg[5]\,
      I2 => \n_0_vert_count_reg[3]\,
      I3 => n_0_field_reg,
      I4 => dec_std(2),
      O => n_0_edh_next_i_6
    );
edh_next_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000014"
    )
    port map (
      I0 => \n_0_vert_count_reg[1]\,
      I1 => \n_0_vert_count_reg[0]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[2]\,
      O => n_0_edh_next_i_7
    );
edh_next_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20100808"
    )
    port map (
      I0 => \n_0_horz_count_reg[10]\,
      I1 => \n_0_horz_count_reg[9]\,
      I2 => dec_std(1),
      I3 => dec_std(0),
      I4 => \n_0_horz_count_reg[11]\,
      O => n_0_edh_next_i_8
    );
edh_next_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000282"
    )
    port map (
      I0 => \n_0_horz_count_reg[7]\,
      I1 => \n_0_horz_count_reg[6]\,
      I2 => dec_std(1),
      I3 => dec_std(0),
      I4 => \n_0_horz_count_reg[8]\,
      O => n_0_edh_next_i_9
    );
edh_next_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_LOC/edh_line__0\,
      CO(2) => n_1_edh_next_reg_i_2,
      CO(1) => n_2_edh_next_reg_i_2,
      CO(0) => n_3_edh_next_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_edh_next_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_edh_next_i_4,
      S(2) => n_0_edh_next_i_5,
      S(1) => n_0_edh_next_i_6,
      S(0) => n_0_edh_next_i_7
    );
edh_next_reg_i_3: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_LOC/edh_next_d0__0\,
      CO(2) => n_1_edh_next_reg_i_3,
      CO(1) => n_2_edh_next_reg_i_3,
      CO(0) => n_3_edh_next_reg_i_3,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_edh_next_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_edh_next_i_8,
      S(2) => n_0_edh_next_i_9,
      S(1) => n_0_edh_next_i_10,
      S(0) => n_0_edh_next_i_11
    );
errcnt_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAEAAA"
    )
    port map (
      I0 => I11,
      I1 => I10,
      I2 => \^dec_edh_next\,
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => O30
    );
\ff_crc_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^d\(9),
      I1 => \^o20\,
      O => \^d\(6)
    );
\ff_crc_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => I7(5),
      I1 => \^o6\,
      I2 => \n_0_ff_crc_reg[15]_i_5\,
      O => \^d\(7)
    );
\ff_crc_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \^o20\,
      I1 => I7(8),
      I2 => \^o4\,
      O => \^d\(8)
    );
\ff_crc_reg[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I7(4),
      I1 => \^o7\,
      I2 => \n_0_ff_crc_reg[6]_i_2\,
      O => \^o20\
    );
\ff_crc_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => \out\(0),
      I1 => dec_xyz_word,
      I2 => \EDH_CRC/ff_start__0\,
      I3 => \^o3\,
      I4 => rx_rst_int,
      O => O16(0)
    );
\ff_crc_reg[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => I7(5),
      I1 => \^o6\,
      I2 => \n_0_ff_crc_reg[15]_i_5\,
      I3 => I7(9),
      I4 => \^o2\,
      O => \^d\(9)
    );
\ff_crc_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I7(1),
      I1 => \^o5\,
      I2 => \^o9\,
      I3 => \n_0_ap_crc_reg[15]_i_10\,
      I4 => \^o10\,
      O => \n_0_ff_crc_reg[15]_i_5\
    );
\ff_crc_reg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => \n_0_ff_crc_reg[15]_i_6\
    );
\ff_crc_reg[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40100101"
    )
    port map (
      I0 => \n_0_vert_count_reg[7]\,
      I1 => \n_0_vert_count_reg[6]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[8]\,
      O => \n_0_ff_crc_reg[15]_i_7\
    );
\ff_crc_reg[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101404"
    )
    port map (
      I0 => \n_0_vert_count_reg[5]\,
      I1 => \n_0_vert_count_reg[3]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[4]\,
      O => \n_0_ff_crc_reg[15]_i_8\
    );
\ff_crc_reg[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000012"
    )
    port map (
      I0 => \n_0_vert_count_reg[2]\,
      I1 => \n_0_vert_count_reg[1]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[0]\,
      O => \n_0_ff_crc_reg[15]_i_9\
    );
\ff_crc_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_ff_crc_reg[6]_i_2\,
      I1 => I7(7),
      I2 => \^o5\,
      I3 => I7(3),
      I4 => \^o8\,
      I5 => I7(10),
      O => \^d\(0)
    );
\ff_crc_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o20\,
      I1 => I7(8),
      I2 => \^o4\,
      I3 => \n_0_ff_crc_reg[15]_i_5\,
      I4 => I7(11),
      O => \^d\(1)
    );
\ff_crc_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => I7(5),
      I1 => \^o6\,
      I2 => \n_0_ff_crc_reg[15]_i_5\,
      I3 => \n_0_ff_crc_reg[6]_i_2\,
      O => \^d\(2)
    );
\ff_crc_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I7(0),
      I1 => \^o5\,
      I2 => \^o9\,
      I3 => \n_0_ap_crc_reg[15]_i_10\,
      I4 => \^o11\,
      O => \n_0_ff_crc_reg[6]_i_2\
    );
\ff_crc_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_ff_crc_reg[15]_i_5\,
      I1 => \^o9\,
      I2 => I7(2),
      I3 => \^o3\,
      I4 => I7(6),
      O => \^d\(3)
    );
\ff_crc_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \^o8\,
      I1 => I7(3),
      I2 => \^o5\,
      I3 => I7(7),
      I4 => I7(2),
      I5 => \^o9\,
      O => \^d\(4)
    );
\ff_crc_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o20\,
      I1 => I7(8),
      I2 => \^o4\,
      I3 => I7(3),
      I4 => \^o8\,
      O => \^d\(5)
    );
\ff_crc_reg_reg[15]_i_4\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ff_start__0\,
      CO(2) => \n_1_ff_crc_reg_reg[15]_i_4\,
      CO(1) => \n_2_ff_crc_reg_reg[15]_i_4\,
      CO(0) => \n_3_ff_crc_reg_reg[15]_i_4\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_ff_crc_reg_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_ff_crc_reg[15]_i_6\,
      S(2) => \n_0_ff_crc_reg[15]_i_7\,
      S(1) => \n_0_ff_crc_reg[15]_i_8\,
      S(0) => \n_0_ff_crc_reg[15]_i_9\
    );
ff_region_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F5F5F5F40404040"
    )
    port map (
      I0 => rx_rst_int,
      I1 => \^o17\,
      I2 => \out\(0),
      I3 => dec_eav_next,
      I4 => \EDH_CRC/ff_end__0\,
      I5 => I8,
      O => O24
    );
ff_region_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => n_0_ff_region_i_3
    );
ff_region_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \n_0_vert_count_reg[6]\,
      I1 => \n_0_vert_count_reg[7]\,
      I2 => n_0_field_reg,
      I3 => \n_0_vert_count_reg[8]\,
      O => n_0_ff_region_i_4
    );
ff_region_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000122"
    )
    port map (
      I0 => \n_0_vert_count_reg[3]\,
      I1 => \n_0_vert_count_reg[4]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[5]\,
      O => n_0_ff_region_i_5
    );
ff_region_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000021"
    )
    port map (
      I0 => \n_0_vert_count_reg[2]\,
      I1 => \n_0_vert_count_reg[1]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[0]\,
      O => n_0_ff_region_i_6
    );
ff_region_reg_i_2: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ff_end__0\,
      CO(2) => n_1_ff_region_reg_i_2,
      CO(1) => n_2_ff_region_reg_i_2,
      CO(0) => n_3_ff_region_reg_i_2,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => NLW_ff_region_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => n_0_ff_region_i_3,
      S(2) => n_0_ff_region_i_4,
      S(1) => n_0_ff_region_i_5,
      S(0) => n_0_ff_region_i_6
    );
ff_valid_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => dec_xyz_word,
      I1 => \EDH_CRC/ff_start__0\,
      I2 => \^o3\,
      O => \^o17\
    );
field_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => f,
      Q => n_0_field_reg,
      R => rx_xyz
    );
fld: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_field
    port map (
      D(0) => vcount(9),
      I1 => \n_0_std_reg[1]\,
      I2 => \n_0_std_reg[0]\,
      I3 => n_7_horz,
      I4 => \^o14\,
      I5 => \^o12\,
      O1 => n_1_fld,
      O2 => n_4_fld,
      O3 => n_5_fld,
      Q(0) => rx_field,
      S(0) => n_6_fld,
      f => f,
      h => h,
      new_rx_field => new_rx_field,
      \out\(0) => \out\(0),
      rx_f_prev => rx_f_prev,
      rx_rst_int => rx_rst_int,
      rx_s4444 => rx_s4444,
      rx_usrclk => rx_usrclk,
      v => v
    );
fsm: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_fsm
    port map (
      CO(0) => fly_sav_next,
      D(8 downto 7) => hcount(11 downto 10),
      D(6 downto 4) => hcount(8 downto 6),
      D(3 downto 0) => hcount(4 downto 1),
      E(0) => E(0),
      I1 => n_30_horz,
      I10 => \n_0_std_reg[1]\,
      I11 => n_3_horz,
      I12 => n_38_horz,
      I13 => n_1_fld,
      I14 => n_39_horz,
      I15 => n_6_horz,
      I16 => n_36_horz,
      I17(0) => I12(0),
      I18 => I4,
      I2 => n_4_horz,
      I3 => I3,
      I4 => \n_0_std_reg[2]\,
      I5 => n_37_horz,
      I6 => \^o12\,
      I7 => n_5_horz,
      I8(0) => \^co\(0),
      I9 => \n_0_std_reg[0]\,
      O1 => n_1_fsm,
      O10 => n_10_fsm,
      O11 => n_11_fsm,
      O12 => n_12_fsm,
      O13 => n_13_fsm,
      O14 => n_14_fsm,
      O15 => n_15_fsm,
      O16 => n_16_fsm,
      O17 => n_17_fsm,
      O18 => n_18_fsm,
      O19 => n_19_fsm,
      O2 => n_2_fsm,
      O20 => n_20_fsm,
      O22(8 downto 7) => hcount0(11 downto 10),
      O22(6 downto 4) => hcount0(8 downto 6),
      O22(3 downto 0) => hcount0(4 downto 1),
      O3 => n_3_fsm,
      O4 => n_4_fsm,
      O5 => \^o1\,
      O6 => n_6_fsm,
      O7 => \^o14\,
      O8 => n_8_fsm,
      O9 => n_9_fsm,
      Q(0) => p_0_in4_in,
      dec_std_locked => dec_std_locked,
      line_err => line_err,
      lock => lock,
      new_rx_field => new_rx_field,
      \out\(0) => \out\(0),
      rx_eav_first => rx_eav_first,
      rx_f => rx_f,
      rx_f_prev => rx_f_prev,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      switch_interval => switch_interval
    );
h_blank_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => rx_trs_delay(2),
      I1 => rx_trs_delay(1),
      I2 => rx_trs,
      I3 => rx_trs_delay(0),
      O => n_0_h_blank_i_2
    );
h_blank_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => h_blank_d,
      Q => dec_h,
      R => rx_xyz
    );
horz: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_horz
    port map (
      CO(0) => fly_sav_next,
      I1 => n_3_fsm,
      I10 => n_4_fld,
      I11 => n_5_fld,
      I12 => n_0_h_blank_i_2,
      I13 => n_17_vert,
      I14 => n_1_fsm,
      I15 => n_2_fsm,
      I16 => \^o12\,
      I17 => n_11_fsm,
      I18 => n_20_fsm,
      I19 => n_19_fsm,
      I2(0) => inc_f,
      I20 => n_18_fsm,
      I21 => n_17_fsm,
      I22 => n_16_fsm,
      I23 => n_15_fsm,
      I24 => n_14_fsm,
      I25 => n_13_fsm,
      I26 => n_12_fsm,
      I3 => n_13_vert,
      I4 => \n_0_std_reg[1]\,
      I5(0) => \^co\(0),
      I6 => \n_0_std_reg[2]\,
      I7 => \n_0_std_reg[0]\,
      I8 => n_15_vert,
      I9 => n_16_vert,
      O1 => n_3_horz,
      O10 => n_25_horz,
      O11 => n_26_horz,
      O12 => n_27_horz,
      O13 => n_28_horz,
      O14 => n_29_horz,
      O15 => n_30_horz,
      O16 => n_31_horz,
      O17 => n_32_horz,
      O18 => n_36_horz,
      O19 => n_37_horz,
      O2 => n_4_horz,
      O20 => n_38_horz,
      O21 => n_39_horz,
      O22(8 downto 7) => hcount0(11 downto 10),
      O22(6 downto 4) => hcount0(8 downto 6),
      O22(3 downto 0) => hcount0(4 downto 1),
      O3 => n_5_horz,
      O4 => n_6_horz,
      O5 => n_7_horz,
      O6 => n_21_horz,
      O7 => n_22_horz,
      O8 => n_23_horz,
      O9 => n_24_horz,
      Q(8) => rx_vid(9),
      Q(7) => rx_field,
      Q(6) => p_0_in4_in,
      Q(5 downto 0) => rx_vid(5 downto 0),
      dec_std_locked => dec_std_locked,
      f => f,
      fly_trs => fly_trs,
      h => h,
      h_blank_d => h_blank_d,
      hcount(11 downto 0) => hcount(11 downto 0),
      line_err => line_err,
      lock => lock,
      \out\(0) => \out\(0),
      rx_eav_first => rx_eav_first,
      rx_f_now => rx_f_now,
      rx_h => rx_h,
      rx_rst_int => rx_rst_int,
      rx_s4444 => rx_s4444,
      rx_usrclk => rx_usrclk,
      rx_xyz_err => rx_xyz_err,
      switch_interval => switch_interval,
      v => v,
      xyz_word_d => xyz_word_d
    );
\horz_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(0),
      Q => \n_0_horz_count_reg[0]\,
      R => I15(0)
    );
\horz_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(10),
      Q => \n_0_horz_count_reg[10]\,
      R => I15(0)
    );
\horz_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(11),
      Q => \n_0_horz_count_reg[11]\,
      R => I15(0)
    );
\horz_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(1),
      Q => \n_0_horz_count_reg[1]\,
      R => I15(0)
    );
\horz_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(2),
      Q => \n_0_horz_count_reg[2]\,
      R => I15(0)
    );
\horz_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(3),
      Q => \n_0_horz_count_reg[3]\,
      R => I15(0)
    );
\horz_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(4),
      Q => \n_0_horz_count_reg[4]\,
      R => I15(0)
    );
\horz_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(5),
      Q => \n_0_horz_count_reg[5]\,
      R => I15(0)
    );
\horz_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(6),
      Q => \n_0_horz_count_reg[6]\,
      R => I15(0)
    );
\horz_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(7),
      Q => \n_0_horz_count_reg[7]\,
      R => I15(0)
    );
\horz_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(8),
      Q => \n_0_horz_count_reg[8]\,
      R => I15(0)
    );
\horz_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => hcount(9),
      Q => \n_0_horz_count_reg[9]\,
      R => I15(0)
    );
\locked_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0ACA"
    )
    port map (
      I0 => I10,
      I1 => \^dec_locked\,
      I2 => \out\(0),
      I3 => rx_rst_int,
      O => O26
    );
locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => lock,
      Q => \^dec_locked\,
      R => rx_xyz
    );
rx_anc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => out_reg_anc,
      Q => dec_anc_next,
      R => rx_xyz
    );
rx_eav_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => out_reg_eav,
      Q => rx_eav_first,
      R => rx_xyz
    );
rx_edh_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => out_reg_edh,
      Q => \^dec_edh_next\,
      R => rx_xyz
    );
rx_f_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => out_reg_f,
      Q => rx_f,
      R => rx_xyz
    );
rx_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => out_reg_h,
      Q => rx_h,
      R => rx_xyz
    );
rx_s4444_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => s4444,
      Q => rx_s4444,
      R => rx_xyz
    );
\rx_trs_delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => rx_trs,
      Q => rx_trs_delay(0),
      R => I15(0)
    );
\rx_trs_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => rx_trs_delay(0),
      Q => rx_trs_delay(1),
      R => I15(0)
    );
\rx_trs_delay_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => rx_trs_delay(1),
      Q => rx_trs_delay(2),
      R => I15(0)
    );
rx_trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => td_trs,
      Q => rx_trs,
      R => rx_xyz
    );
\rx_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(0),
      Q => rx_vid(0),
      R => I15(0)
    );
\rx_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(1),
      Q => rx_vid(1),
      R => I15(0)
    );
\rx_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(2),
      Q => rx_vid(2),
      R => I15(0)
    );
\rx_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(3),
      Q => rx_vid(3),
      R => I15(0)
    );
\rx_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(4),
      Q => rx_vid(4),
      R => I15(0)
    );
\rx_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(5),
      Q => rx_vid(5),
      R => I15(0)
    );
\rx_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(6),
      Q => p_0_in4_in,
      R => I15(0)
    );
\rx_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(7),
      Q => \n_0_rx_vid_reg[7]\,
      R => I15(0)
    );
\rx_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(8),
      Q => rx_field,
      R => I15(0)
    );
\rx_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => I9(9),
      Q => rx_vid(9),
      R => I15(0)
    );
rx_xyz_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => ad_xyz_err,
      Q => rx_xyz_err,
      R => rx_xyz
    );
rx_xyz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => td_xyz,
      Q => \^o12\,
      R => rx_xyz
    );
\std[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => \n_0_std_reg[0]\,
      I1 => n_4_fsm,
      I2 => dec_std(0),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => \n_0_std[0]_i_1\
    );
\std[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => \n_0_std_reg[1]\,
      I1 => n_4_fsm,
      I2 => dec_std(1),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => \n_0_std[1]_i_1\
    );
\std[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => \n_0_std_reg[2]\,
      I1 => n_4_fsm,
      I2 => dec_std(2),
      I3 => \out\(0),
      I4 => rx_rst_int,
      O => \n_0_std[2]_i_1\
    );
\std_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[0]_i_1\,
      Q => \n_0_std_reg[0]\,
      R => \<const0>\
    );
\std_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[1]_i_1\,
      Q => \n_0_std_reg[1]\,
      R => \<const0>\
    );
\std_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[2]_i_1\,
      Q => \n_0_std_reg[2]\,
      R => \<const0>\
    );
vert: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_vert
    port map (
      CO(0) => inc_f,
      D(0) => rx_trs,
      I1 => \^o1\,
      I10 => \n_0_std_reg[1]\,
      I11 => \n_0_std_reg[0]\,
      I12(2 downto 0) => rx_trs_delay(2 downto 0),
      I13 => n_6_horz,
      I14 => n_9_fsm,
      I15 => n_6_fsm,
      I16 => n_8_fsm,
      I2 => I1,
      I3 => \^o14\,
      I4 => I4,
      I5(0) => \^co\(0),
      I6 => \n_0_std_reg[2]\,
      I7 => n_10_fsm,
      I8 => n_24_horz,
      I9 => n_25_horz,
      O1 => n_13_vert,
      O2 => n_14_vert,
      O3 => n_15_vert,
      O4 => n_16_vert,
      O5 => n_17_vert,
      Q(1) => rx_field,
      Q(0) => \n_0_rx_vid_reg[7]\,
      S(0) => n_6_fld,
      f => f,
      fly_trs => fly_trs,
      lock => lock,
      \out\(0) => \out\(0),
      rx_f => rx_f,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      switch_interval => switch_interval,
      v => v,
      vcount(9 downto 0) => vcount(9 downto 0)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(0),
      Q => \n_0_vert_count_reg[0]\,
      S => I15(0)
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(1),
      Q => \n_0_vert_count_reg[1]\,
      R => I15(0)
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(2),
      Q => \n_0_vert_count_reg[2]\,
      R => I15(0)
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(3),
      Q => \n_0_vert_count_reg[3]\,
      R => I15(0)
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(4),
      Q => \n_0_vert_count_reg[4]\,
      R => I15(0)
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(5),
      Q => \n_0_vert_count_reg[5]\,
      R => I15(0)
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(6),
      Q => \n_0_vert_count_reg[6]\,
      R => I15(0)
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(7),
      Q => \n_0_vert_count_reg[7]\,
      R => I15(0)
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(8),
      Q => \n_0_vert_count_reg[8]\,
      R => I15(0)
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => vcount(9),
      Q => \n_0_vert_count_reg[9]\,
      R => I15(0)
    );
\vid_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_32_horz,
      Q => \^o11\,
      R => I2
    );
\vid_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_27_horz,
      Q => \^o10\,
      R => I2
    );
\vid_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_28_horz,
      Q => \^o9\,
      R => I2
    );
\vid_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_26_horz,
      Q => \^o8\,
      R => I2
    );
\vid_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_29_horz,
      Q => \^o7\,
      R => I2
    );
\vid_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_23_horz,
      Q => \^o6\,
      R => I2
    );
\vid_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_22_horz,
      Q => \^o3\,
      R => \<const0>\
    );
\vid_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_14_vert,
      Q => \^o5\,
      R => I2
    );
\vid_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_31_horz,
      Q => \^o4\,
      R => I2
    );
\vid_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => n_21_horz,
      Q => \^o2\,
      R => \<const0>\
    );
xyz_word_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \out\(0),
      D => xyz_word_d,
      Q => dec_xyz_word,
      R => rx_xyz
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_flywheel_17 is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    dec_h : out STD_LOGIC;
    dec_locked : out STD_LOGIC;
    dec_anc_next : out STD_LOGIC;
    dec_edh_next : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    O22 : out STD_LOGIC;
    O23 : out STD_LOGIC;
    O24 : out STD_LOGIC;
    O25 : out STD_LOGIC;
    I1 : in STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    rx_xyz : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    td_trs : in STD_LOGIC;
    s4444 : in STD_LOGIC;
    I2 : in STD_LOGIC;
    out_reg_h : in STD_LOGIC;
    out_reg_anc : in STD_LOGIC;
    out_reg_edh : in STD_LOGIC;
    out_reg_eav : in STD_LOGIC;
    td_xyz : in STD_LOGIC;
    ad_xyz_err : in STD_LOGIC;
    out_reg_f : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec_std_locked : in STD_LOGIC;
    dec_std : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_region : in STD_LOGIC;
    I5 : in STD_LOGIC;
    tx_edh_next : in STD_LOGIC;
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_flywheel_17 : entity is "v_smpte_sdi_v3_0_flywheel";
end smpte_sdiv_smpte_sdi_v3_0_flywheel_17;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_flywheel_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \EDH_CRC/ap_end__0\ : STD_LOGIC;
  signal \EDH_CRC/ap_start__0\ : STD_LOGIC;
  signal \EDH_CRC/ff_end__0\ : STD_LOGIC;
  signal \EDH_CRC/ff_start__0\ : STD_LOGIC;
  signal \EDH_LOC/edh_line__0\ : STD_LOGIC;
  signal \EDH_LOC/edh_next_d0__0\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o11\ : STD_LOGIC;
  signal \^o13\ : STD_LOGIC;
  signal \^o15\ : STD_LOGIC;
  signal \^o17\ : STD_LOGIC;
  signal \^o18\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o19\ : STD_LOGIC;
  signal \^o2\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o4\ : STD_LOGIC;
  signal \^o5\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal \^o7\ : STD_LOGIC;
  signal \^o8\ : STD_LOGIC;
  signal \^o9\ : STD_LOGIC;
  signal dec_eav_next : STD_LOGIC;
  signal dec_xyz_word : STD_LOGIC;
  signal f : STD_LOGIC;
  signal fly_eav_next : STD_LOGIC;
  signal fly_sav_next : STD_LOGIC;
  signal fly_trs : STD_LOGIC;
  signal h : STD_LOGIC;
  signal h_blank_d : STD_LOGIC;
  signal hcount : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal hcount0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal line_err : STD_LOGIC;
  signal lock : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_4\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_5__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[24]_i_6__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[6]_i_4__0\ : STD_LOGIC;
  signal \n_0_FSM_onehot_current_state[7]_i_4__2\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_10__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_5__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_7__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_8__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[15]_i_9__0\ : STD_LOGIC;
  signal \n_0_ap_crc_reg[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_ap_region_i_3__0\ : STD_LOGIC;
  signal \n_0_ap_region_i_4__0\ : STD_LOGIC;
  signal \n_0_ap_region_i_5__0\ : STD_LOGIC;
  signal \n_0_ap_region_i_6__0\ : STD_LOGIC;
  signal \n_0_current_state[2]_i_4__1\ : STD_LOGIC;
  signal \n_0_edh_next_i_10__0\ : STD_LOGIC;
  signal \n_0_edh_next_i_11__0\ : STD_LOGIC;
  signal \n_0_edh_next_i_4__0\ : STD_LOGIC;
  signal \n_0_edh_next_i_5__0\ : STD_LOGIC;
  signal \n_0_edh_next_i_6__0\ : STD_LOGIC;
  signal \n_0_edh_next_i_7__0\ : STD_LOGIC;
  signal \n_0_edh_next_i_8__0\ : STD_LOGIC;
  signal \n_0_edh_next_i_9__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_5__1\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_6__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_7__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_8__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[15]_i_9__0\ : STD_LOGIC;
  signal \n_0_ff_crc_reg[6]_i_2__0\ : STD_LOGIC;
  signal \n_0_ff_region_i_3__0\ : STD_LOGIC;
  signal \n_0_ff_region_i_4__0\ : STD_LOGIC;
  signal \n_0_ff_region_i_5__0\ : STD_LOGIC;
  signal \n_0_ff_region_i_6__0\ : STD_LOGIC;
  signal n_0_field_reg : STD_LOGIC;
  signal \n_0_horz_count_reg[0]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[10]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[11]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[1]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[2]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[3]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[4]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[5]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[6]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[7]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[8]\ : STD_LOGIC;
  signal \n_0_horz_count_reg[9]\ : STD_LOGIC;
  signal \n_0_rx_vid_reg[7]\ : STD_LOGIC;
  signal n_0_rx_xyz_reg : STD_LOGIC;
  signal \n_0_std[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_std[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_std[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_std_reg[0]\ : STD_LOGIC;
  signal \n_0_std_reg[1]\ : STD_LOGIC;
  signal \n_0_std_reg[2]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[0]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[1]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[2]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[3]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[4]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[5]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[6]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[7]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[8]\ : STD_LOGIC;
  signal \n_0_vert_count_reg[9]\ : STD_LOGIC;
  signal \n_0_vid_out[6]_i_1\ : STD_LOGIC;
  signal \n_0_vid_out[9]_i_1\ : STD_LOGIC;
  signal n_10_fsm : STD_LOGIC;
  signal n_11_fsm : STD_LOGIC;
  signal n_11_horz : STD_LOGIC;
  signal n_12_fsm : STD_LOGIC;
  signal n_12_horz : STD_LOGIC;
  signal n_13_fsm : STD_LOGIC;
  signal n_13_horz : STD_LOGIC;
  signal n_13_vert : STD_LOGIC;
  signal n_14_fsm : STD_LOGIC;
  signal n_14_horz : STD_LOGIC;
  signal n_14_vert : STD_LOGIC;
  signal n_15_fsm : STD_LOGIC;
  signal n_15_horz : STD_LOGIC;
  signal n_15_vert : STD_LOGIC;
  signal n_16_fsm : STD_LOGIC;
  signal n_16_horz : STD_LOGIC;
  signal n_17_fsm : STD_LOGIC;
  signal n_17_horz : STD_LOGIC;
  signal n_18_fsm : STD_LOGIC;
  signal n_18_horz : STD_LOGIC;
  signal n_19_fsm : STD_LOGIC;
  signal \n_1_ap_crc_reg_reg[15]_i_4__0\ : STD_LOGIC;
  signal \n_1_ap_region_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_edh_next_reg_i_2__0\ : STD_LOGIC;
  signal \n_1_edh_next_reg_i_3__0\ : STD_LOGIC;
  signal \n_1_ff_crc_reg_reg[15]_i_4__0\ : STD_LOGIC;
  signal \n_1_ff_region_reg_i_2__0\ : STD_LOGIC;
  signal n_1_fld : STD_LOGIC;
  signal n_1_fsm : STD_LOGIC;
  signal n_20_fsm : STD_LOGIC;
  signal n_21_fsm : STD_LOGIC;
  signal n_22_fsm : STD_LOGIC;
  signal n_23_fsm : STD_LOGIC;
  signal n_24_fsm : STD_LOGIC;
  signal \n_2_FSM_onehot_current_state_reg[24]_i_3\ : STD_LOGIC;
  signal \n_2_ap_crc_reg_reg[15]_i_4__0\ : STD_LOGIC;
  signal \n_2_ap_region_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_edh_next_reg_i_2__0\ : STD_LOGIC;
  signal \n_2_edh_next_reg_i_3__0\ : STD_LOGIC;
  signal \n_2_ff_crc_reg_reg[15]_i_4__0\ : STD_LOGIC;
  signal \n_2_ff_region_reg_i_2__0\ : STD_LOGIC;
  signal n_2_fsm : STD_LOGIC;
  signal n_34_horz : STD_LOGIC;
  signal n_35_horz : STD_LOGIC;
  signal n_36_horz : STD_LOGIC;
  signal n_37_horz : STD_LOGIC;
  signal \n_3_FSM_onehot_current_state_reg[24]_i_3\ : STD_LOGIC;
  signal \n_3_ap_crc_reg_reg[15]_i_4__0\ : STD_LOGIC;
  signal \n_3_ap_region_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_edh_next_reg_i_2__0\ : STD_LOGIC;
  signal \n_3_edh_next_reg_i_3__0\ : STD_LOGIC;
  signal \n_3_ff_crc_reg_reg[15]_i_4__0\ : STD_LOGIC;
  signal \n_3_ff_region_reg_i_2__0\ : STD_LOGIC;
  signal n_3_fsm : STD_LOGIC;
  signal n_3_horz : STD_LOGIC;
  signal n_4_fld : STD_LOGIC;
  signal n_4_fsm : STD_LOGIC;
  signal n_4_horz : STD_LOGIC;
  signal n_5_fld : STD_LOGIC;
  signal n_5_horz : STD_LOGIC;
  signal n_6_fld : STD_LOGIC;
  signal n_6_fsm : STD_LOGIC;
  signal n_6_horz : STD_LOGIC;
  signal n_7_fsm : STD_LOGIC;
  signal n_7_horz : STD_LOGIC;
  signal n_8_fsm : STD_LOGIC;
  signal n_8_horz : STD_LOGIC;
  signal n_9_horz : STD_LOGIC;
  signal new_rx_field : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal rx_eav_first : STD_LOGIC;
  signal rx_f : STD_LOGIC;
  signal rx_f_now : STD_LOGIC;
  signal rx_f_prev : STD_LOGIC;
  signal rx_field : STD_LOGIC;
  signal rx_h : STD_LOGIC;
  signal rx_s4444 : STD_LOGIC;
  signal rx_trs : STD_LOGIC;
  signal rx_trs_delay : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rx_vid : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rx_xyz_err : STD_LOGIC;
  signal sloppy_v : STD_LOGIC;
  signal switch_interval : STD_LOGIC;
  signal v : STD_LOGIC;
  signal vcount : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal xyz_word_d : STD_LOGIC;
  signal \NLW_FSM_onehot_current_state_reg[24]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_FSM_onehot_current_state_reg[24]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_crc_reg_reg[15]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_region_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edh_next_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edh_next_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ff_crc_reg_reg[15]_i_4__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ff_region_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[6]_i_2__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \FSM_onehot_current_state[7]_i_2__5\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ap_crc_reg[11]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_crc_reg[14]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ap_crc_reg[14]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ap_crc_reg[15]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_crc_reg[15]_i_3__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_crc_reg[2]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ap_valid_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \current_state[1]_i_3__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \current_state[2]_i_3__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ff_crc_reg[11]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ff_crc_reg[14]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ff_crc_reg[14]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ff_crc_reg[15]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ff_crc_reg[15]_i_3__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ff_crc_reg[9]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ff_valid_i_2__0\ : label is "soft_lutpair104";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
  O1 <= \^o1\;
  O10 <= \^o10\;
  O11 <= \^o11\;
  O13 <= \^o13\;
  O15 <= \^o15\;
  O17 <= \^o17\;
  O18(9 downto 0) <= \^o18\(9 downto 0);
  O19 <= \^o19\;
  O2 <= \^o2\;
  O3 <= \^o3\;
  O4 <= \^o4\;
  O5 <= \^o5\;
  O6 <= \^o6\;
  O7 <= \^o7\;
  O8 <= \^o8\;
  O9 <= \^o9\;
\FSM_onehot_current_state[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o2\,
      I1 => Q(8),
      I2 => Q(6),
      I3 => \^o11\,
      I4 => Q(7),
      I5 => \^o3\,
      O => \n_0_FSM_onehot_current_state[24]_i_4\
    );
\FSM_onehot_current_state[24]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o4\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => \^o6\,
      I4 => Q(4),
      I5 => \^o5\,
      O => \n_0_FSM_onehot_current_state[24]_i_5__0\
    );
\FSM_onehot_current_state[24]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
    port map (
      I0 => \^o8\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \^o7\,
      I4 => Q(0),
      I5 => \^o9\,
      O => \n_0_FSM_onehot_current_state[24]_i_6__0\
    );
\FSM_onehot_current_state[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o2\,
      I1 => \^o10\,
      I2 => \n_0_FSM_onehot_current_state[6]_i_4__0\,
      O => O23
    );
\FSM_onehot_current_state[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => \^o5\,
      I1 => \^o7\,
      I2 => \^o6\,
      I3 => \^o11\,
      I4 => \^o3\,
      I5 => \^o4\,
      O => \n_0_FSM_onehot_current_state[6]_i_4__0\
    );
\FSM_onehot_current_state[7]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
    port map (
      I0 => \^o10\,
      I1 => \^o2\,
      I2 => \n_0_FSM_onehot_current_state[7]_i_4__2\,
      O => O24
    );
\FSM_onehot_current_state[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o7\,
      I2 => \^o6\,
      I3 => \^o11\,
      I4 => \^o5\,
      I5 => \^o4\,
      O => \n_0_FSM_onehot_current_state[7]_i_4__2\
    );
\FSM_onehot_current_state_reg[24]_i_3\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \NLW_FSM_onehot_current_state_reg[24]_i_3_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \n_2_FSM_onehot_current_state_reg[24]_i_3\,
      CO(0) => \n_3_FSM_onehot_current_state_reg[24]_i_3\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_FSM_onehot_current_state_reg[24]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \<const0>\,
      S(2) => \n_0_FSM_onehot_current_state[24]_i_4\,
      S(1) => \n_0_FSM_onehot_current_state[24]_i_5__0\,
      S(0) => \n_0_FSM_onehot_current_state[24]_i_6__0\
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\ap_crc_reg[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^d\(9),
      I1 => \^o17\,
      O => \^d\(6)
    );
\ap_crc_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => I3(5),
      I1 => \^o4\,
      I2 => \n_0_ap_crc_reg[15]_i_5__0\,
      O => \^d\(7)
    );
\ap_crc_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \^o17\,
      I1 => I3(8),
      I2 => \^o2\,
      O => \^d\(8)
    );
\ap_crc_reg[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I3(4),
      I1 => \^o5\,
      I2 => \n_0_ap_crc_reg[6]_i_2__0\,
      O => \^o17\
    );
\ap_crc_reg[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
    port map (
      I0 => \^o4\,
      I1 => \^o5\,
      I2 => \^o6\,
      I3 => \^o11\,
      I4 => \^o10\,
      I5 => \^o2\,
      O => \n_0_ap_crc_reg[15]_i_10__0\
    );
\ap_crc_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0080"
    )
    port map (
      I0 => tx_ce(0),
      I1 => dec_xyz_word,
      I2 => \EDH_CRC/ap_start__0\,
      I3 => \^o11\,
      I4 => I20(0),
      O => O12(0)
    );
\ap_crc_reg[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => I3(5),
      I1 => \^o4\,
      I2 => \n_0_ap_crc_reg[15]_i_5__0\,
      I3 => I3(9),
      I4 => \^o10\,
      O => \^d\(9)
    );
\ap_crc_reg[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I3(1),
      I1 => \^o3\,
      I2 => \^o7\,
      I3 => \n_0_ap_crc_reg[15]_i_10__0\,
      I4 => \^o8\,
      O => \n_0_ap_crc_reg[15]_i_5__0\
    );
\ap_crc_reg[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => \n_0_ap_crc_reg[15]_i_6__0\
    );
\ap_crc_reg[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40100101"
    )
    port map (
      I0 => \n_0_vert_count_reg[7]\,
      I1 => \n_0_vert_count_reg[6]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[8]\,
      O => \n_0_ap_crc_reg[15]_i_7__0\
    );
\ap_crc_reg[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006900"
    )
    port map (
      I0 => \n_0_vert_count_reg[3]\,
      I1 => n_0_field_reg,
      I2 => dec_std(2),
      I3 => \n_0_vert_count_reg[4]\,
      I4 => \n_0_vert_count_reg[5]\,
      O => \n_0_ap_crc_reg[15]_i_8__0\
    );
\ap_crc_reg[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00041410"
    )
    port map (
      I0 => \n_0_vert_count_reg[1]\,
      I1 => \n_0_vert_count_reg[2]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[0]\,
      O => \n_0_ap_crc_reg[15]_i_9__0\
    );
\ap_crc_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_ap_crc_reg[6]_i_2__0\,
      I1 => I3(7),
      I2 => \^o3\,
      I3 => I3(3),
      I4 => \^o6\,
      I5 => I3(10),
      O => \^d\(0)
    );
\ap_crc_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o17\,
      I1 => I3(8),
      I2 => \^o2\,
      I3 => \n_0_ap_crc_reg[15]_i_5__0\,
      I4 => I3(11),
      O => \^d\(1)
    );
\ap_crc_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => I3(5),
      I1 => \^o4\,
      I2 => \n_0_ap_crc_reg[15]_i_5__0\,
      I3 => \n_0_ap_crc_reg[6]_i_2__0\,
      O => \^d\(2)
    );
\ap_crc_reg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I3(0),
      I1 => \^o3\,
      I2 => \^o7\,
      I3 => \n_0_ap_crc_reg[15]_i_10__0\,
      I4 => \^o9\,
      O => \n_0_ap_crc_reg[6]_i_2__0\
    );
\ap_crc_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_ap_crc_reg[15]_i_5__0\,
      I1 => \^o7\,
      I2 => I3(2),
      I3 => \^o11\,
      I4 => I3(6),
      O => \^d\(3)
    );
\ap_crc_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \^o6\,
      I1 => I3(3),
      I2 => \^o3\,
      I3 => I3(7),
      I4 => I3(2),
      I5 => \^o7\,
      O => \^d\(4)
    );
\ap_crc_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o17\,
      I1 => I3(8),
      I2 => \^o2\,
      I3 => I3(3),
      I4 => \^o6\,
      O => \^d\(5)
    );
\ap_crc_reg_reg[15]_i_4__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ap_start__0\,
      CO(2) => \n_1_ap_crc_reg_reg[15]_i_4__0\,
      CO(1) => \n_2_ap_crc_reg_reg[15]_i_4__0\,
      CO(0) => \n_3_ap_crc_reg_reg[15]_i_4__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_ap_crc_reg_reg[15]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_ap_crc_reg[15]_i_6__0\,
      S(2) => \n_0_ap_crc_reg[15]_i_7__0\,
      S(1) => \n_0_ap_crc_reg[15]_i_8__0\,
      S(0) => \n_0_ap_crc_reg[15]_i_9__0\
    );
\ap_region_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F5F5F5F40404040"
    )
    port map (
      I0 => I20(0),
      I1 => \^o13\,
      I2 => tx_ce(0),
      I3 => \EDH_CRC/ap_end__0\,
      I4 => dec_eav_next,
      I5 => ap_region,
      O => O20
    );
\ap_region_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => n_0_field_reg,
      I1 => \n_0_vert_count_reg[9]\,
      O => \n_0_ap_region_i_3__0\
    );
\ap_region_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000144"
    )
    port map (
      I0 => \n_0_vert_count_reg[7]\,
      I1 => \n_0_vert_count_reg[8]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[6]\,
      O => \n_0_ap_region_i_4__0\
    );
\ap_region_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000021"
    )
    port map (
      I0 => \n_0_vert_count_reg[3]\,
      I1 => \n_0_vert_count_reg[4]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[5]\,
      O => \n_0_ap_region_i_5__0\
    );
\ap_region_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00408808"
    )
    port map (
      I0 => \n_0_vert_count_reg[1]\,
      I1 => \n_0_vert_count_reg[2]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[0]\,
      O => \n_0_ap_region_i_6__0\
    );
\ap_region_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ap_end__0\,
      CO(2) => \n_1_ap_region_reg_i_2__0\,
      CO(1) => \n_2_ap_region_reg_i_2__0\,
      CO(0) => \n_3_ap_region_reg_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_ap_region_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_ap_region_i_3__0\,
      S(2) => \n_0_ap_region_i_4__0\,
      S(1) => \n_0_ap_region_i_5__0\,
      S(0) => \n_0_ap_region_i_6__0\
    );
\ap_valid_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => dec_xyz_word,
      I1 => \EDH_CRC/ap_start__0\,
      I2 => \^o11\,
      O => \^o13\
    );
\current_state[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o8\,
      I2 => \n_0_current_state[2]_i_4__1\,
      O => O25
    );
\current_state[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00966900"
    )
    port map (
      I0 => \^o9\,
      I1 => \^o8\,
      I2 => \n_0_current_state[2]_i_4__1\,
      I3 => \^o10\,
      I4 => \^o2\,
      O => O16
    );
\current_state[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \^o3\,
      I1 => \^o7\,
      I2 => \^o6\,
      I3 => \^o11\,
      I4 => \^o5\,
      I5 => \^o4\,
      O => \n_0_current_state[2]_i_4__1\
    );
eav_next_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => fly_eav_next,
      Q => dec_eav_next,
      R => rx_xyz
    );
\edh_next_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100010000422022"
    )
    port map (
      I0 => \n_0_horz_count_reg[4]\,
      I1 => \n_0_horz_count_reg[3]\,
      I2 => dec_std(0),
      I3 => dec_std(2),
      I4 => dec_std(1),
      I5 => \n_0_horz_count_reg[5]\,
      O => \n_0_edh_next_i_10__0\
    );
\edh_next_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808888880800"
    )
    port map (
      I0 => \n_0_horz_count_reg[1]\,
      I1 => \n_0_horz_count_reg[0]\,
      I2 => dec_std(0),
      I3 => dec_std(2),
      I4 => dec_std(1),
      I5 => \n_0_horz_count_reg[2]\,
      O => \n_0_edh_next_i_11__0\
    );
\edh_next_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAC0AA"
    )
    port map (
      I0 => tx_edh_next,
      I1 => \EDH_LOC/edh_line__0\,
      I2 => \EDH_LOC/edh_next_d0__0\,
      I3 => tx_ce(0),
      I4 => I20(0),
      O => O22
    );
\edh_next_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => \n_0_edh_next_i_4__0\
    );
\edh_next_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \n_0_vert_count_reg[6]\,
      I1 => \n_0_vert_count_reg[7]\,
      I2 => n_0_field_reg,
      I3 => \n_0_vert_count_reg[8]\,
      O => \n_0_edh_next_i_5__0\
    );
\edh_next_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010210"
    )
    port map (
      I0 => \n_0_vert_count_reg[4]\,
      I1 => \n_0_vert_count_reg[5]\,
      I2 => \n_0_vert_count_reg[3]\,
      I3 => n_0_field_reg,
      I4 => dec_std(2),
      O => \n_0_edh_next_i_6__0\
    );
\edh_next_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000014"
    )
    port map (
      I0 => \n_0_vert_count_reg[1]\,
      I1 => \n_0_vert_count_reg[0]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[2]\,
      O => \n_0_edh_next_i_7__0\
    );
\edh_next_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20100808"
    )
    port map (
      I0 => \n_0_horz_count_reg[10]\,
      I1 => \n_0_horz_count_reg[9]\,
      I2 => dec_std(1),
      I3 => dec_std(0),
      I4 => \n_0_horz_count_reg[11]\,
      O => \n_0_edh_next_i_8__0\
    );
\edh_next_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000282"
    )
    port map (
      I0 => \n_0_horz_count_reg[7]\,
      I1 => \n_0_horz_count_reg[6]\,
      I2 => dec_std(1),
      I3 => dec_std(0),
      I4 => \n_0_horz_count_reg[8]\,
      O => \n_0_edh_next_i_9__0\
    );
\edh_next_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_LOC/edh_line__0\,
      CO(2) => \n_1_edh_next_reg_i_2__0\,
      CO(1) => \n_2_edh_next_reg_i_2__0\,
      CO(0) => \n_3_edh_next_reg_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_edh_next_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_edh_next_i_4__0\,
      S(2) => \n_0_edh_next_i_5__0\,
      S(1) => \n_0_edh_next_i_6__0\,
      S(0) => \n_0_edh_next_i_7__0\
    );
\edh_next_reg_i_3__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_LOC/edh_next_d0__0\,
      CO(2) => \n_1_edh_next_reg_i_3__0\,
      CO(1) => \n_2_edh_next_reg_i_3__0\,
      CO(0) => \n_3_edh_next_reg_i_3__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_edh_next_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_edh_next_i_8__0\,
      S(2) => \n_0_edh_next_i_9__0\,
      S(1) => \n_0_edh_next_i_10__0\,
      S(0) => \n_0_edh_next_i_11__0\
    );
\ff_crc_reg[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => \^o18\(9),
      I1 => \^o19\,
      O => \^o18\(6)
    );
\ff_crc_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => I4(5),
      I1 => \^o4\,
      I2 => \n_0_ff_crc_reg[15]_i_5__1\,
      O => \^o18\(7)
    );
\ff_crc_reg[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => \^o19\,
      I1 => I4(8),
      I2 => \^o2\,
      O => \^o18\(8)
    );
\ff_crc_reg[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => I4(4),
      I1 => \^o5\,
      I2 => \n_0_ff_crc_reg[6]_i_2__0\,
      O => \^o19\
    );
\ff_crc_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8000"
    )
    port map (
      I0 => tx_ce(0),
      I1 => dec_xyz_word,
      I2 => \EDH_CRC/ff_start__0\,
      I3 => \^o11\,
      I4 => I20(0),
      O => O14(0)
    );
\ff_crc_reg[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => I4(5),
      I1 => \^o4\,
      I2 => \n_0_ff_crc_reg[15]_i_5__1\,
      I3 => I4(9),
      I4 => \^o10\,
      O => \^o18\(9)
    );
\ff_crc_reg[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I4(1),
      I1 => \^o3\,
      I2 => \^o7\,
      I3 => \n_0_ap_crc_reg[15]_i_10__0\,
      I4 => \^o8\,
      O => \n_0_ff_crc_reg[15]_i_5__1\
    );
\ff_crc_reg[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => \n_0_ff_crc_reg[15]_i_6__0\
    );
\ff_crc_reg[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40100101"
    )
    port map (
      I0 => \n_0_vert_count_reg[7]\,
      I1 => \n_0_vert_count_reg[6]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[8]\,
      O => \n_0_ff_crc_reg[15]_i_7__0\
    );
\ff_crc_reg[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101404"
    )
    port map (
      I0 => \n_0_vert_count_reg[5]\,
      I1 => \n_0_vert_count_reg[3]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[4]\,
      O => \n_0_ff_crc_reg[15]_i_8__0\
    );
\ff_crc_reg[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000012"
    )
    port map (
      I0 => \n_0_vert_count_reg[2]\,
      I1 => \n_0_vert_count_reg[1]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[0]\,
      O => \n_0_ff_crc_reg[15]_i_9__0\
    );
\ff_crc_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
    port map (
      I0 => \n_0_ff_crc_reg[6]_i_2__0\,
      I1 => I4(7),
      I2 => \^o3\,
      I3 => I4(3),
      I4 => \^o6\,
      I5 => I4(10),
      O => \^o18\(0)
    );
\ff_crc_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
    port map (
      I0 => \^o19\,
      I1 => I4(8),
      I2 => \^o2\,
      I3 => \n_0_ff_crc_reg[15]_i_5__1\,
      I4 => I4(11),
      O => \^o18\(1)
    );
\ff_crc_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => I4(5),
      I1 => \^o4\,
      I2 => \n_0_ff_crc_reg[15]_i_5__1\,
      I3 => \n_0_ff_crc_reg[6]_i_2__0\,
      O => \^o18\(2)
    );
\ff_crc_reg[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9555"
    )
    port map (
      I0 => I4(0),
      I1 => \^o3\,
      I2 => \^o7\,
      I3 => \n_0_ap_crc_reg[15]_i_10__0\,
      I4 => \^o9\,
      O => \n_0_ff_crc_reg[6]_i_2__0\
    );
\ff_crc_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \n_0_ff_crc_reg[15]_i_5__1\,
      I1 => \^o7\,
      I2 => I4(2),
      I3 => \^o11\,
      I4 => I4(6),
      O => \^o18\(3)
    );
\ff_crc_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
    port map (
      I0 => \^o6\,
      I1 => I4(3),
      I2 => \^o3\,
      I3 => I4(7),
      I4 => I4(2),
      I5 => \^o7\,
      O => \^o18\(4)
    );
\ff_crc_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
    port map (
      I0 => \^o19\,
      I1 => I4(8),
      I2 => \^o2\,
      I3 => I4(3),
      I4 => \^o6\,
      O => \^o18\(5)
    );
\ff_crc_reg_reg[15]_i_4__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ff_start__0\,
      CO(2) => \n_1_ff_crc_reg_reg[15]_i_4__0\,
      CO(1) => \n_2_ff_crc_reg_reg[15]_i_4__0\,
      CO(0) => \n_3_ff_crc_reg_reg[15]_i_4__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_ff_crc_reg_reg[15]_i_4__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_ff_crc_reg[15]_i_6__0\,
      S(2) => \n_0_ff_crc_reg[15]_i_7__0\,
      S(1) => \n_0_ff_crc_reg[15]_i_8__0\,
      S(0) => \n_0_ff_crc_reg[15]_i_9__0\
    );
\ff_region_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F5F5F5F40404040"
    )
    port map (
      I0 => I20(0),
      I1 => \^o15\,
      I2 => tx_ce(0),
      I3 => dec_eav_next,
      I4 => \EDH_CRC/ff_end__0\,
      I5 => I5,
      O => O21
    );
\ff_region_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => \n_0_vert_count_reg[9]\,
      O => \n_0_ff_region_i_3__0\
    );
\ff_region_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
    port map (
      I0 => \n_0_vert_count_reg[6]\,
      I1 => \n_0_vert_count_reg[7]\,
      I2 => n_0_field_reg,
      I3 => \n_0_vert_count_reg[8]\,
      O => \n_0_ff_region_i_4__0\
    );
\ff_region_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000122"
    )
    port map (
      I0 => \n_0_vert_count_reg[3]\,
      I1 => \n_0_vert_count_reg[4]\,
      I2 => n_0_field_reg,
      I3 => dec_std(2),
      I4 => \n_0_vert_count_reg[5]\,
      O => \n_0_ff_region_i_5__0\
    );
\ff_region_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28000021"
    )
    port map (
      I0 => \n_0_vert_count_reg[2]\,
      I1 => \n_0_vert_count_reg[1]\,
      I2 => dec_std(2),
      I3 => n_0_field_reg,
      I4 => \n_0_vert_count_reg[0]\,
      O => \n_0_ff_region_i_6__0\
    );
\ff_region_reg_i_2__0\: unisim.vcomponents.CARRY4
    port map (
      CI => \<const0>\,
      CO(3) => \EDH_CRC/ff_end__0\,
      CO(2) => \n_1_ff_region_reg_i_2__0\,
      CO(1) => \n_2_ff_region_reg_i_2__0\,
      CO(0) => \n_3_ff_region_reg_i_2__0\,
      CYINIT => \<const1>\,
      DI(3) => \<const0>\,
      DI(2) => \<const0>\,
      DI(1) => \<const0>\,
      DI(0) => \<const0>\,
      O(3 downto 0) => \NLW_ff_region_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \n_0_ff_region_i_3__0\,
      S(2) => \n_0_ff_region_i_4__0\,
      S(1) => \n_0_ff_region_i_5__0\,
      S(0) => \n_0_ff_region_i_6__0\
    );
\ff_valid_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => dec_xyz_word,
      I1 => \EDH_CRC/ff_start__0\,
      I2 => \^o11\,
      O => \^o15\
    );
field_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => f,
      Q => n_0_field_reg,
      R => rx_xyz
    );
fld: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_field_21
    port map (
      D(0) => vcount(9),
      I1 => \n_0_std_reg[1]\,
      I2 => \n_0_std_reg[0]\,
      I20(0) => I20(0),
      I3 => n_13_vert,
      I4 => n_6_fsm,
      I5 => n_0_rx_xyz_reg,
      O1 => n_1_fld,
      O2 => n_4_fld,
      O3 => n_5_fld,
      Q(0) => rx_field,
      S(0) => n_6_fld,
      f => f,
      h => h,
      new_rx_field => new_rx_field,
      rx_f_prev => rx_f_prev,
      rx_s4444 => rx_s4444,
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk,
      v => v
    );
fsm: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_fsm_23
    port map (
      CO(0) => fly_eav_next,
      D(8 downto 7) => hcount(11 downto 10),
      D(6 downto 4) => hcount(8 downto 6),
      D(3 downto 0) => hcount(4 downto 1),
      E(0) => n_9_horz,
      I1 => n_34_horz,
      I10 => n_7_horz,
      I11 => n_1_fld,
      I12 => n_4_horz,
      I13 => n_35_horz,
      I2 => n_8_horz,
      I20(0) => I20(0),
      I22(0) => I22(0),
      I3 => \n_0_std_reg[2]\,
      I4 => n_6_horz,
      I5(0) => fly_sav_next,
      I6 => n_0_rx_xyz_reg,
      I7 => \n_0_std_reg[0]\,
      I8 => \n_0_std_reg[1]\,
      I9 => n_3_horz,
      O1 => n_1_fsm,
      O10 => n_11_fsm,
      O11 => n_12_fsm,
      O12 => n_13_fsm,
      O13 => n_14_fsm,
      O14 => n_15_fsm,
      O15 => n_16_fsm,
      O16 => n_17_fsm,
      O17 => n_18_fsm,
      O18 => n_19_fsm,
      O19 => n_20_fsm,
      O2 => n_2_fsm,
      O20(8 downto 7) => hcount0(11 downto 10),
      O20(6 downto 4) => hcount0(8 downto 6),
      O20(3 downto 0) => hcount0(4 downto 1),
      O21 => n_21_fsm,
      O22 => n_22_fsm,
      O23 => n_23_fsm,
      O24 => n_24_fsm,
      O3 => n_3_fsm,
      O4 => n_4_fsm,
      O5 => \^o1\,
      O6 => n_6_fsm,
      O7 => n_7_fsm,
      O8 => n_8_fsm,
      O9 => n_10_fsm,
      Q(0) => p_0_in4_in,
      dec_std_locked => dec_std_locked,
      fly_trs => fly_trs,
      line_err => line_err,
      lock => lock,
      new_rx_field => new_rx_field,
      rx_eav_first => rx_eav_first,
      rx_f => rx_f,
      rx_f_now => rx_f_now,
      rx_f_prev => rx_f_prev,
      sloppy_v => sloppy_v,
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk
    );
h_blank_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => h_blank_d,
      Q => dec_h,
      R => rx_xyz
    );
horz: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_horz_22
    port map (
      CO(0) => fly_eav_next,
      D(0) => rx_trs,
      E(0) => n_9_horz,
      I1 => n_3_fsm,
      I10 => \n_0_std_reg[1]\,
      I11 => \n_0_std_reg[0]\,
      I12 => n_11_fsm,
      I13(2 downto 0) => rx_trs_delay(2 downto 0),
      I14 => \n_0_std_reg[2]\,
      I15 => n_1_fsm,
      I16 => n_13_fsm,
      I17 => n_24_fsm,
      I18 => n_23_fsm,
      I19 => n_22_fsm,
      I2 => n_2_fsm,
      I20(0) => I20(0),
      I21 => n_21_fsm,
      I22 => n_20_fsm,
      I23 => n_19_fsm,
      I24 => n_18_fsm,
      I25 => n_17_fsm,
      I26 => n_16_fsm,
      I3 => n_0_rx_xyz_reg,
      I4 => n_15_fsm,
      I5 => n_14_vert,
      I6 => n_12_fsm,
      I7 => n_4_fld,
      I8 => n_15_vert,
      I9 => n_5_fld,
      O1(0) => fly_sav_next,
      O10 => n_13_horz,
      O11 => n_14_horz,
      O12 => n_15_horz,
      O13 => n_16_horz,
      O14 => n_17_horz,
      O15 => n_18_horz,
      O16 => n_34_horz,
      O17 => n_35_horz,
      O18 => n_36_horz,
      O19 => n_37_horz,
      O2 => n_3_horz,
      O20(8 downto 7) => hcount0(11 downto 10),
      O20(6 downto 4) => hcount0(8 downto 6),
      O20(3 downto 0) => hcount0(4 downto 1),
      O3 => n_4_horz,
      O4 => n_5_horz,
      O5 => n_6_horz,
      O6 => n_7_horz,
      O7 => n_8_horz,
      O8 => n_11_horz,
      O9 => n_12_horz,
      Q(8) => rx_field,
      Q(7) => \n_0_rx_vid_reg[7]\,
      Q(6) => p_0_in4_in,
      Q(5 downto 0) => rx_vid(5 downto 0),
      f => f,
      fly_trs => fly_trs,
      h => h,
      h_blank_d => h_blank_d,
      hcount(11 downto 0) => hcount(11 downto 0),
      line_err => line_err,
      lock => lock,
      rx_eav_first => rx_eav_first,
      rx_f_now => rx_f_now,
      rx_h => rx_h,
      rx_s4444 => rx_s4444,
      rx_xyz_err => rx_xyz_err,
      sloppy_v => sloppy_v,
      switch_interval => switch_interval,
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk,
      v => v,
      xyz_word_d => xyz_word_d
    );
\horz_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(0),
      Q => \n_0_horz_count_reg[0]\,
      R => I28(0)
    );
\horz_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(10),
      Q => \n_0_horz_count_reg[10]\,
      R => I28(0)
    );
\horz_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(11),
      Q => \n_0_horz_count_reg[11]\,
      R => I28(0)
    );
\horz_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(1),
      Q => \n_0_horz_count_reg[1]\,
      R => I28(0)
    );
\horz_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(2),
      Q => \n_0_horz_count_reg[2]\,
      R => I28(0)
    );
\horz_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(3),
      Q => \n_0_horz_count_reg[3]\,
      R => I28(0)
    );
\horz_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(4),
      Q => \n_0_horz_count_reg[4]\,
      R => I28(0)
    );
\horz_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(5),
      Q => \n_0_horz_count_reg[5]\,
      R => I28(0)
    );
\horz_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(6),
      Q => \n_0_horz_count_reg[6]\,
      R => I28(0)
    );
\horz_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(7),
      Q => \n_0_horz_count_reg[7]\,
      R => I28(0)
    );
\horz_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(8),
      Q => \n_0_horz_count_reg[8]\,
      R => I28(0)
    );
\horz_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => hcount(9),
      Q => \n_0_horz_count_reg[9]\,
      R => I28(0)
    );
locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => lock,
      Q => dec_locked,
      R => rx_xyz
    );
rx_anc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => out_reg_anc,
      Q => dec_anc_next,
      R => rx_xyz
    );
rx_eav_first_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => out_reg_eav,
      Q => rx_eav_first,
      R => rx_xyz
    );
rx_edh_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => out_reg_edh,
      Q => dec_edh_next,
      R => rx_xyz
    );
rx_f_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => out_reg_f,
      Q => rx_f,
      R => rx_xyz
    );
rx_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => out_reg_h,
      Q => rx_h,
      R => rx_xyz
    );
rx_s4444_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => s4444,
      Q => rx_s4444,
      R => rx_xyz
    );
\rx_trs_delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => rx_trs,
      Q => rx_trs_delay(0),
      R => I28(0)
    );
\rx_trs_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => rx_trs_delay(0),
      Q => rx_trs_delay(1),
      R => I28(0)
    );
\rx_trs_delay_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => rx_trs_delay(1),
      Q => rx_trs_delay(2),
      R => I28(0)
    );
rx_trs_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => td_trs,
      Q => rx_trs,
      R => rx_xyz
    );
\rx_vid_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(0),
      Q => rx_vid(0),
      R => I28(0)
    );
\rx_vid_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(1),
      Q => rx_vid(1),
      R => I28(0)
    );
\rx_vid_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(2),
      Q => rx_vid(2),
      R => I28(0)
    );
\rx_vid_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(3),
      Q => rx_vid(3),
      R => I28(0)
    );
\rx_vid_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(4),
      Q => rx_vid(4),
      R => I28(0)
    );
\rx_vid_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(5),
      Q => rx_vid(5),
      R => I28(0)
    );
\rx_vid_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(6),
      Q => p_0_in4_in,
      R => I28(0)
    );
\rx_vid_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(7),
      Q => \n_0_rx_vid_reg[7]\,
      R => I28(0)
    );
\rx_vid_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(8),
      Q => rx_field,
      R => I28(0)
    );
\rx_vid_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I6(9),
      Q => rx_vid(9),
      R => I28(0)
    );
rx_xyz_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => ad_xyz_err,
      Q => rx_xyz_err,
      R => rx_xyz
    );
rx_xyz_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => td_xyz,
      Q => n_0_rx_xyz_reg,
      R => rx_xyz
    );
\std[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => \n_0_std_reg[0]\,
      I1 => n_4_fsm,
      I2 => dec_std(0),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_std[0]_i_1__0\
    );
\std[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => \n_0_std_reg[1]\,
      I1 => n_4_fsm,
      I2 => dec_std(1),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_std[1]_i_1__0\
    );
\std[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E2E2"
    )
    port map (
      I0 => \n_0_std_reg[2]\,
      I1 => n_4_fsm,
      I2 => dec_std(2),
      I3 => tx_ce(0),
      I4 => I20(0),
      O => \n_0_std[2]_i_1__0\
    );
\std_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[0]_i_1__0\,
      Q => \n_0_std_reg[0]\,
      R => \<const0>\
    );
\std_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[1]_i_1__0\,
      Q => \n_0_std_reg[1]\,
      R => \<const0>\
    );
\std_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_std[2]_i_1__0\,
      Q => \n_0_std_reg[2]\,
      R => \<const0>\
    );
vert: entity work.smpte_sdiv_smpte_sdi_v3_0_fly_vert_20
    port map (
      CO(0) => fly_eav_next,
      I1 => I1,
      I10 => n_5_horz,
      I11 => n_8_fsm,
      I12 => n_14_fsm,
      I2 => \^o1\,
      I20(0) => I20(0),
      I3 => n_6_fsm,
      I4 => \n_0_std_reg[2]\,
      I5 => n_7_fsm,
      I6 => n_10_fsm,
      I7 => \n_0_std_reg[1]\,
      I8 => \n_0_std_reg[0]\,
      I9 => n_4_horz,
      O1 => n_13_vert,
      O2 => n_14_vert,
      O3 => n_15_vert,
      Q(1) => rx_field,
      Q(0) => \n_0_rx_vid_reg[7]\,
      S(0) => n_6_fld,
      f => f,
      rx_f => rx_f,
      sloppy_v => sloppy_v,
      switch_interval => switch_interval,
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk,
      v => v,
      vcount(9 downto 0) => vcount(9 downto 0)
    );
\vert_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(0),
      Q => \n_0_vert_count_reg[0]\,
      S => I28(0)
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(1),
      Q => \n_0_vert_count_reg[1]\,
      R => I28(0)
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(2),
      Q => \n_0_vert_count_reg[2]\,
      R => I28(0)
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(3),
      Q => \n_0_vert_count_reg[3]\,
      R => I28(0)
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(4),
      Q => \n_0_vert_count_reg[4]\,
      R => I28(0)
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(5),
      Q => \n_0_vert_count_reg[5]\,
      R => I28(0)
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(6),
      Q => \n_0_vert_count_reg[6]\,
      R => I28(0)
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(7),
      Q => \n_0_vert_count_reg[7]\,
      R => I28(0)
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(8),
      Q => \n_0_vert_count_reg[8]\,
      R => I28(0)
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => vcount(9),
      Q => \n_0_vert_count_reg[9]\,
      R => I28(0)
    );
\vid_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
    port map (
      I0 => n_36_horz,
      I1 => n_12_fsm,
      I2 => p_0_in4_in,
      I3 => I20(0),
      I4 => tx_ce(0),
      I5 => \^o11\,
      O => \n_0_vid_out[6]_i_1\
    );
\vid_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2FFFF00A20000"
    )
    port map (
      I0 => n_37_horz,
      I1 => n_12_fsm,
      I2 => rx_vid(9),
      I3 => I20(0),
      I4 => tx_ce(0),
      I5 => \^o10\,
      O => \n_0_vid_out[9]_i_1\
    );
\vid_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_11_horz,
      Q => \^o9\,
      R => I2
    );
\vid_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_12_horz,
      Q => \^o8\,
      R => I2
    );
\vid_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_13_horz,
      Q => \^o7\,
      R => I2
    );
\vid_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_14_horz,
      Q => \^o6\,
      R => I2
    );
\vid_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_15_horz,
      Q => \^o5\,
      R => I2
    );
\vid_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_16_horz,
      Q => \^o4\,
      R => I2
    );
\vid_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_out[6]_i_1\,
      Q => \^o11\,
      R => \<const0>\
    );
\vid_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_17_horz,
      Q => \^o3\,
      R => I2
    );
\vid_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => n_18_horz,
      Q => \^o2\,
      R => I2
    );
\vid_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_vid_out[9]_i_1\,
      Q => \^o10\,
      R => \<const0>\
    );
xyz_word_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => xyz_word_d,
      Q => dec_xyz_word,
      R => rx_xyz
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc is
  port (
    crc_err_a0 : out STD_LOGIC;
    rx_line_a : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_usrclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_trs : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal crc_en7_out : STD_LOGIC;
  signal ds1a_crc_err : STD_LOGIC;
  signal ds2a_crc_err : STD_LOGIC;
  signal \n_0_c_rx_crc[0]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[10]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[11]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[12]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[13]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[14]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[15]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[16]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[17]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[1]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[2]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[3]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[4]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[5]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[6]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[7]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[8]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc[9]_i_1\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[0]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[10]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[11]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[12]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[13]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[14]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[15]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[16]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[17]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[1]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[2]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[3]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[4]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[5]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[6]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[7]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[8]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[9]\ : STD_LOGIC;
  signal n_0_crc_C : STD_LOGIC;
  signal n_0_crc_Y : STD_LOGIC;
  signal n_0_crc_clr_reg : STD_LOGIC;
  signal n_0_crc_en_i_1 : STD_LOGIC;
  signal n_0_crc_en_reg : STD_LOGIC;
  signal \n_0_trslncrc_reg[7]\ : STD_LOGIC;
  signal \n_0_y_line_num[10]_i_1\ : STD_LOGIC;
  signal \n_0_y_line_num_int[6]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[0]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[10]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[11]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[12]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[13]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[14]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[15]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[16]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[17]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[1]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[2]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[3]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[4]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[5]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[6]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[7]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[8]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc[9]_i_1\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[0]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[10]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[11]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[12]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[13]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[14]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[15]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[16]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[17]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[1]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[2]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[3]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[4]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[5]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[6]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[7]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[8]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_line_num_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y_rx_crc : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of crc_clr_i_1 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \trslncrc[0]_i_1\ : label is "soft_lutpair506";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c_crc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_crc_C,
      Q => ds2a_crc_err,
      R => \<const0>\
    );
\c_rx_crc[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(0),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[0]\,
      O => \n_0_c_rx_crc[0]_i_1\
    );
\c_rx_crc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(1),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[10]\,
      O => \n_0_c_rx_crc[10]_i_1\
    );
\c_rx_crc[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(2),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[11]\,
      O => \n_0_c_rx_crc[11]_i_1\
    );
\c_rx_crc[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(3),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[12]\,
      O => \n_0_c_rx_crc[12]_i_1\
    );
\c_rx_crc[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(4),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[13]\,
      O => \n_0_c_rx_crc[13]_i_1\
    );
\c_rx_crc[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(5),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[14]\,
      O => \n_0_c_rx_crc[14]_i_1\
    );
\c_rx_crc[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(6),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[15]\,
      O => \n_0_c_rx_crc[15]_i_1\
    );
\c_rx_crc[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(7),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[16]\,
      O => \n_0_c_rx_crc[16]_i_1\
    );
\c_rx_crc[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(8),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[17]\,
      O => \n_0_c_rx_crc[17]_i_1\
    );
\c_rx_crc[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(1),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[1]\,
      O => \n_0_c_rx_crc[1]_i_1\
    );
\c_rx_crc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(2),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[2]\,
      O => \n_0_c_rx_crc[2]_i_1\
    );
\c_rx_crc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(3),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[3]\,
      O => \n_0_c_rx_crc[3]_i_1\
    );
\c_rx_crc[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(4),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[4]\,
      O => \n_0_c_rx_crc[4]_i_1\
    );
\c_rx_crc[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(5),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[5]\,
      O => \n_0_c_rx_crc[5]_i_1\
    );
\c_rx_crc[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(6),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[6]\,
      O => \n_0_c_rx_crc[6]_i_1\
    );
\c_rx_crc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(7),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[7]\,
      O => \n_0_c_rx_crc[7]_i_1\
    );
\c_rx_crc[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(8),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[8]\,
      O => \n_0_c_rx_crc[8]_i_1\
    );
\c_rx_crc[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(0),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[9]\,
      O => \n_0_c_rx_crc[9]_i_1\
    );
\c_rx_crc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[0]_i_1\,
      Q => \n_0_c_rx_crc_reg[0]\,
      R => \<const0>\
    );
\c_rx_crc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[10]_i_1\,
      Q => \n_0_c_rx_crc_reg[10]\,
      R => \<const0>\
    );
\c_rx_crc_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[11]_i_1\,
      Q => \n_0_c_rx_crc_reg[11]\,
      R => \<const0>\
    );
\c_rx_crc_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[12]_i_1\,
      Q => \n_0_c_rx_crc_reg[12]\,
      R => \<const0>\
    );
\c_rx_crc_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[13]_i_1\,
      Q => \n_0_c_rx_crc_reg[13]\,
      R => \<const0>\
    );
\c_rx_crc_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[14]_i_1\,
      Q => \n_0_c_rx_crc_reg[14]\,
      R => \<const0>\
    );
\c_rx_crc_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[15]_i_1\,
      Q => \n_0_c_rx_crc_reg[15]\,
      R => \<const0>\
    );
\c_rx_crc_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[16]_i_1\,
      Q => \n_0_c_rx_crc_reg[16]\,
      R => \<const0>\
    );
\c_rx_crc_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[17]_i_1\,
      Q => \n_0_c_rx_crc_reg[17]\,
      R => \<const0>\
    );
\c_rx_crc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[1]_i_1\,
      Q => \n_0_c_rx_crc_reg[1]\,
      R => \<const0>\
    );
\c_rx_crc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[2]_i_1\,
      Q => \n_0_c_rx_crc_reg[2]\,
      R => \<const0>\
    );
\c_rx_crc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[3]_i_1\,
      Q => \n_0_c_rx_crc_reg[3]\,
      R => \<const0>\
    );
\c_rx_crc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[4]_i_1\,
      Q => \n_0_c_rx_crc_reg[4]\,
      R => \<const0>\
    );
\c_rx_crc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[5]_i_1\,
      Q => \n_0_c_rx_crc_reg[5]\,
      R => \<const0>\
    );
\c_rx_crc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[6]_i_1\,
      Q => \n_0_c_rx_crc_reg[6]\,
      R => \<const0>\
    );
\c_rx_crc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[7]_i_1\,
      Q => \n_0_c_rx_crc_reg[7]\,
      R => \<const0>\
    );
\c_rx_crc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[8]_i_1\,
      Q => \n_0_c_rx_crc_reg[8]\,
      R => \<const0>\
    );
\c_rx_crc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[9]_i_1\,
      Q => \n_0_c_rx_crc_reg[9]\,
      R => \<const0>\
    );
crc_C: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_3
    port map (
      E(0) => E(0),
      I1 => n_0_crc_en_reg,
      I10 => \n_0_c_rx_crc_reg[4]\,
      I11 => \n_0_c_rx_crc_reg[5]\,
      I12 => \n_0_c_rx_crc_reg[1]\,
      I13 => \n_0_c_rx_crc_reg[2]\,
      I14 => \n_0_c_rx_crc_reg[0]\,
      I15 => \n_0_c_rx_crc_reg[15]\,
      I16 => \n_0_c_rx_crc_reg[16]\,
      I17 => \n_0_c_rx_crc_reg[17]\,
      I18 => \n_0_c_rx_crc_reg[12]\,
      I19 => \n_0_c_rx_crc_reg[13]\,
      I2 => n_0_crc_clr_reg,
      I20 => \n_0_c_rx_crc_reg[14]\,
      I21 => \n_0_trslncrc_reg[7]\,
      I3 => \n_0_c_rx_crc_reg[9]\,
      I4 => \n_0_c_rx_crc_reg[10]\,
      I5 => \n_0_c_rx_crc_reg[11]\,
      I6 => \n_0_c_rx_crc_reg[6]\,
      I7 => \n_0_c_rx_crc_reg[7]\,
      I8 => \n_0_c_rx_crc_reg[8]\,
      I9 => \n_0_c_rx_crc_reg[3]\,
      O1 => n_0_crc_C,
      Q(9 downto 0) => Q(9 downto 0),
      ds2a_crc_err => ds2a_crc_err,
      rx_usrclk => rx_usrclk
    );
crc_Y: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_4
    port map (
      E(0) => E(0),
      I1 => n_0_crc_en_reg,
      I10 => \n_0_y_rx_crc_reg[4]\,
      I11 => \n_0_y_rx_crc_reg[5]\,
      I12 => \n_0_y_rx_crc_reg[3]\,
      I13 => \n_0_y_rx_crc_reg[0]\,
      I14 => \n_0_y_rx_crc_reg[1]\,
      I15 => \n_0_y_rx_crc_reg[2]\,
      I16 => \n_0_y_rx_crc_reg[17]\,
      I17 => \n_0_y_rx_crc_reg[15]\,
      I18 => \n_0_y_rx_crc_reg[16]\,
      I19 => \n_0_y_rx_crc_reg[13]\,
      I2(9 downto 0) => I1(9 downto 0),
      I20 => \n_0_y_rx_crc_reg[14]\,
      I21 => \n_0_y_rx_crc_reg[12]\,
      I22 => \n_0_trslncrc_reg[7]\,
      I3 => n_0_crc_clr_reg,
      I4 => \n_0_y_rx_crc_reg[11]\,
      I5 => \n_0_y_rx_crc_reg[9]\,
      I6 => \n_0_y_rx_crc_reg[10]\,
      I7 => \n_0_y_rx_crc_reg[6]\,
      I8 => \n_0_y_rx_crc_reg[7]\,
      I9 => \n_0_y_rx_crc_reg[8]\,
      O1 => n_0_crc_Y,
      ds1a_crc_err => ds1a_crc_err,
      rx_usrclk => rx_usrclk
    );
crc_clr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      I1 => I1(6),
      O => crc_en7_out
    );
crc_clr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => crc_en7_out,
      Q => n_0_crc_clr_reg,
      R => \<const0>\
    );
crc_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0808"
    )
    port map (
      I0 => E(0),
      I1 => p_1_in,
      I2 => I1(6),
      I3 => p_2_out(5),
      I4 => n_0_crc_en_reg,
      O => n_0_crc_en_i_1
    );
crc_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_crc_en_i_1,
      Q => n_0_crc_en_reg,
      R => \<const0>\
    );
crc_err_a_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ds2a_crc_err,
      I1 => ds1a_crc_err,
      O => crc_err_a0
    );
\trslncrc[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => p_1_in,
      I1 => rx_trs,
      I2 => p_2_out(2),
      I3 => p_2_out(1),
      O => p_2_out(0)
    );
\trslncrc[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1(6),
      I1 => p_1_in,
      O => p_2_out(3)
    );
\trslncrc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(0),
      Q => p_2_out(1),
      R => \<const0>\
    );
\trslncrc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(1),
      Q => p_2_out(2),
      R => \<const0>\
    );
\trslncrc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(2),
      Q => p_1_in,
      R => \<const0>\
    );
\trslncrc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(3),
      Q => p_2_out(4),
      R => \<const0>\
    );
\trslncrc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(4),
      Q => p_2_out(5),
      R => \<const0>\
    );
\trslncrc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(5),
      Q => y_rx_crc(8),
      R => \<const0>\
    );
\trslncrc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => y_rx_crc(8),
      Q => p_2_out(7),
      R => \<const0>\
    );
\trslncrc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(7),
      Q => \n_0_trslncrc_reg[7]\,
      R => \<const0>\
    );
y_crc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_crc_Y,
      Q => ds1a_crc_err,
      R => \<const0>\
    );
\y_line_num[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => E(0),
      I1 => p_2_out(4),
      I2 => p_2_out(5),
      O => \n_0_y_line_num[10]_i_1\
    );
\y_line_num_int[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => E(0),
      I1 => p_2_out(4),
      O => \n_0_y_line_num_int[6]_i_1\
    );
\y_line_num_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1\,
      D => I1(2),
      Q => y_line_num_int(0),
      R => \<const0>\
    );
\y_line_num_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1\,
      D => I1(3),
      Q => y_line_num_int(1),
      R => \<const0>\
    );
\y_line_num_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1\,
      D => I1(4),
      Q => y_line_num_int(2),
      R => \<const0>\
    );
\y_line_num_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1\,
      D => I1(5),
      Q => y_line_num_int(3),
      R => \<const0>\
    );
\y_line_num_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1\,
      D => I1(6),
      Q => y_line_num_int(4),
      R => \<const0>\
    );
\y_line_num_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1\,
      D => I1(7),
      Q => y_line_num_int(5),
      R => \<const0>\
    );
\y_line_num_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1\,
      D => I1(8),
      Q => y_line_num_int(6),
      R => \<const0>\
    );
\y_line_num_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => y_line_num_int(0),
      Q => rx_line_a(0),
      R => \<const0>\
    );
\y_line_num_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => I1(5),
      Q => rx_line_a(10),
      R => \<const0>\
    );
\y_line_num_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => y_line_num_int(1),
      Q => rx_line_a(1),
      R => \<const0>\
    );
\y_line_num_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => y_line_num_int(2),
      Q => rx_line_a(2),
      R => \<const0>\
    );
\y_line_num_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => y_line_num_int(3),
      Q => rx_line_a(3),
      R => \<const0>\
    );
\y_line_num_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => y_line_num_int(4),
      Q => rx_line_a(4),
      R => \<const0>\
    );
\y_line_num_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => y_line_num_int(5),
      Q => rx_line_a(5),
      R => \<const0>\
    );
\y_line_num_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => y_line_num_int(6),
      Q => rx_line_a(6),
      R => \<const0>\
    );
\y_line_num_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => I1(2),
      Q => rx_line_a(7),
      R => \<const0>\
    );
\y_line_num_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => I1(3),
      Q => rx_line_a(8),
      R => \<const0>\
    );
\y_line_num_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1\,
      D => I1(4),
      Q => rx_line_a(9),
      R => \<const0>\
    );
\y_rx_crc[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(0),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[0]\,
      O => \n_0_y_rx_crc[0]_i_1\
    );
\y_rx_crc[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(1),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[10]\,
      O => \n_0_y_rx_crc[10]_i_1\
    );
\y_rx_crc[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(2),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[11]\,
      O => \n_0_y_rx_crc[11]_i_1\
    );
\y_rx_crc[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(3),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[12]\,
      O => \n_0_y_rx_crc[12]_i_1\
    );
\y_rx_crc[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(4),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[13]\,
      O => \n_0_y_rx_crc[13]_i_1\
    );
\y_rx_crc[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(5),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[14]\,
      O => \n_0_y_rx_crc[14]_i_1\
    );
\y_rx_crc[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(6),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[15]\,
      O => \n_0_y_rx_crc[15]_i_1\
    );
\y_rx_crc[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(7),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[16]\,
      O => \n_0_y_rx_crc[16]_i_1\
    );
\y_rx_crc[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(8),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[17]\,
      O => \n_0_y_rx_crc[17]_i_1\
    );
\y_rx_crc[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(1),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[1]\,
      O => \n_0_y_rx_crc[1]_i_1\
    );
\y_rx_crc[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(2),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[2]\,
      O => \n_0_y_rx_crc[2]_i_1\
    );
\y_rx_crc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(3),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[3]\,
      O => \n_0_y_rx_crc[3]_i_1\
    );
\y_rx_crc[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(4),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[4]\,
      O => \n_0_y_rx_crc[4]_i_1\
    );
\y_rx_crc[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(5),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[5]\,
      O => \n_0_y_rx_crc[5]_i_1\
    );
\y_rx_crc[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(6),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[6]\,
      O => \n_0_y_rx_crc[6]_i_1\
    );
\y_rx_crc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(7),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[7]\,
      O => \n_0_y_rx_crc[7]_i_1\
    );
\y_rx_crc[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(8),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[8]\,
      O => \n_0_y_rx_crc[8]_i_1\
    );
\y_rx_crc[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(0),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[9]\,
      O => \n_0_y_rx_crc[9]_i_1\
    );
\y_rx_crc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[0]_i_1\,
      Q => \n_0_y_rx_crc_reg[0]\,
      R => \<const0>\
    );
\y_rx_crc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[10]_i_1\,
      Q => \n_0_y_rx_crc_reg[10]\,
      R => \<const0>\
    );
\y_rx_crc_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[11]_i_1\,
      Q => \n_0_y_rx_crc_reg[11]\,
      R => \<const0>\
    );
\y_rx_crc_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[12]_i_1\,
      Q => \n_0_y_rx_crc_reg[12]\,
      R => \<const0>\
    );
\y_rx_crc_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[13]_i_1\,
      Q => \n_0_y_rx_crc_reg[13]\,
      R => \<const0>\
    );
\y_rx_crc_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[14]_i_1\,
      Q => \n_0_y_rx_crc_reg[14]\,
      R => \<const0>\
    );
\y_rx_crc_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[15]_i_1\,
      Q => \n_0_y_rx_crc_reg[15]\,
      R => \<const0>\
    );
\y_rx_crc_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[16]_i_1\,
      Q => \n_0_y_rx_crc_reg[16]\,
      R => \<const0>\
    );
\y_rx_crc_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[17]_i_1\,
      Q => \n_0_y_rx_crc_reg[17]\,
      R => \<const0>\
    );
\y_rx_crc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[1]_i_1\,
      Q => \n_0_y_rx_crc_reg[1]\,
      R => \<const0>\
    );
\y_rx_crc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[2]_i_1\,
      Q => \n_0_y_rx_crc_reg[2]\,
      R => \<const0>\
    );
\y_rx_crc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[3]_i_1\,
      Q => \n_0_y_rx_crc_reg[3]\,
      R => \<const0>\
    );
\y_rx_crc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[4]_i_1\,
      Q => \n_0_y_rx_crc_reg[4]\,
      R => \<const0>\
    );
\y_rx_crc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[5]_i_1\,
      Q => \n_0_y_rx_crc_reg[5]\,
      R => \<const0>\
    );
\y_rx_crc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[6]_i_1\,
      Q => \n_0_y_rx_crc_reg[6]\,
      R => \<const0>\
    );
\y_rx_crc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[7]_i_1\,
      Q => \n_0_y_rx_crc_reg[7]\,
      R => \<const0>\
    );
\y_rx_crc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[8]_i_1\,
      Q => \n_0_y_rx_crc_reg[8]\,
      R => \<const0>\
    );
\y_rx_crc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[9]_i_1\,
      Q => \n_0_y_rx_crc_reg[9]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc_0 is
  port (
    crc_err_b0 : out STD_LOGIC;
    rx_line_b : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_usrclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_trs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc_0 : entity is "v_smpte_sdi_v3_0_hdsdi_rx_crc";
end smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc_0;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal crc_en7_out : STD_LOGIC;
  signal ds1b_crc_err : STD_LOGIC;
  signal ds2b_crc_err : STD_LOGIC;
  signal \n_0_c_rx_crc[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[0]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[10]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[11]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[12]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[13]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[14]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[15]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[16]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[17]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[1]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[2]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[3]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[4]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[5]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[6]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[7]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[8]\ : STD_LOGIC;
  signal \n_0_c_rx_crc_reg[9]\ : STD_LOGIC;
  signal n_0_crc_C : STD_LOGIC;
  signal n_0_crc_Y : STD_LOGIC;
  signal n_0_crc_clr_reg : STD_LOGIC;
  signal \n_0_crc_en_i_1__0\ : STD_LOGIC;
  signal n_0_crc_en_reg : STD_LOGIC;
  signal \n_0_trslncrc_reg[7]\ : STD_LOGIC;
  signal \n_0_y_line_num[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_line_num_int[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[0]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[10]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[11]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[12]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[13]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[14]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[15]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[16]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[17]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[2]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[3]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[4]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[5]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[6]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[7]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[8]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc[9]_i_1__0\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[0]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[10]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[11]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[12]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[13]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[14]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[15]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[16]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[17]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[1]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[2]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[3]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[4]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[5]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[6]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[7]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[8]\ : STD_LOGIC;
  signal \n_0_y_rx_crc_reg[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal y_line_num_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal y_rx_crc : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_clr_i_1__0\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \trslncrc[0]_i_1__0\ : label is "soft_lutpair530";
begin
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
c_crc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_crc_C,
      Q => ds2b_crc_err,
      R => \<const0>\
    );
\c_rx_crc[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(0),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[0]\,
      O => \n_0_c_rx_crc[0]_i_1__0\
    );
\c_rx_crc[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(1),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[10]\,
      O => \n_0_c_rx_crc[10]_i_1__0\
    );
\c_rx_crc[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(2),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[11]\,
      O => \n_0_c_rx_crc[11]_i_1__0\
    );
\c_rx_crc[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(3),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[12]\,
      O => \n_0_c_rx_crc[12]_i_1__0\
    );
\c_rx_crc[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(4),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[13]\,
      O => \n_0_c_rx_crc[13]_i_1__0\
    );
\c_rx_crc[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(5),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[14]\,
      O => \n_0_c_rx_crc[14]_i_1__0\
    );
\c_rx_crc[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(6),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[15]\,
      O => \n_0_c_rx_crc[15]_i_1__0\
    );
\c_rx_crc[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(7),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[16]\,
      O => \n_0_c_rx_crc[16]_i_1__0\
    );
\c_rx_crc[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(8),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[17]\,
      O => \n_0_c_rx_crc[17]_i_1__0\
    );
\c_rx_crc[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(1),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[1]\,
      O => \n_0_c_rx_crc[1]_i_1__0\
    );
\c_rx_crc[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(2),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[2]\,
      O => \n_0_c_rx_crc[2]_i_1__0\
    );
\c_rx_crc[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(3),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[3]\,
      O => \n_0_c_rx_crc[3]_i_1__0\
    );
\c_rx_crc[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(4),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[4]\,
      O => \n_0_c_rx_crc[4]_i_1__0\
    );
\c_rx_crc[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(5),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[5]\,
      O => \n_0_c_rx_crc[5]_i_1__0\
    );
\c_rx_crc[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(6),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[6]\,
      O => \n_0_c_rx_crc[6]_i_1__0\
    );
\c_rx_crc[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(7),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[7]\,
      O => \n_0_c_rx_crc[7]_i_1__0\
    );
\c_rx_crc[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => Q(8),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_c_rx_crc_reg[8]\,
      O => \n_0_c_rx_crc[8]_i_1__0\
    );
\c_rx_crc[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => Q(0),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_c_rx_crc_reg[9]\,
      O => \n_0_c_rx_crc[9]_i_1__0\
    );
\c_rx_crc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[0]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[0]\,
      R => \<const0>\
    );
\c_rx_crc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[10]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[10]\,
      R => \<const0>\
    );
\c_rx_crc_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[11]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[11]\,
      R => \<const0>\
    );
\c_rx_crc_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[12]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[12]\,
      R => \<const0>\
    );
\c_rx_crc_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[13]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[13]\,
      R => \<const0>\
    );
\c_rx_crc_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[14]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[14]\,
      R => \<const0>\
    );
\c_rx_crc_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[15]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[15]\,
      R => \<const0>\
    );
\c_rx_crc_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[16]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[16]\,
      R => \<const0>\
    );
\c_rx_crc_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[17]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[17]\,
      R => \<const0>\
    );
\c_rx_crc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[1]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[1]\,
      R => \<const0>\
    );
\c_rx_crc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[2]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[2]\,
      R => \<const0>\
    );
\c_rx_crc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[3]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[3]\,
      R => \<const0>\
    );
\c_rx_crc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[4]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[4]\,
      R => \<const0>\
    );
\c_rx_crc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[5]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[5]\,
      R => \<const0>\
    );
\c_rx_crc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[6]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[6]\,
      R => \<const0>\
    );
\c_rx_crc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[7]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[7]\,
      R => \<const0>\
    );
\c_rx_crc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[8]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[8]\,
      R => \<const0>\
    );
\c_rx_crc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_c_rx_crc[9]_i_1__0\,
      Q => \n_0_c_rx_crc_reg[9]\,
      R => \<const0>\
    );
crc_C: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2
    port map (
      E(0) => E(0),
      I1 => n_0_crc_en_reg,
      I10 => \n_0_c_rx_crc_reg[4]\,
      I11 => \n_0_c_rx_crc_reg[5]\,
      I12 => \n_0_c_rx_crc_reg[0]\,
      I13 => \n_0_c_rx_crc_reg[1]\,
      I14 => \n_0_c_rx_crc_reg[2]\,
      I15 => \n_0_c_rx_crc_reg[15]\,
      I16 => \n_0_c_rx_crc_reg[16]\,
      I17 => \n_0_c_rx_crc_reg[17]\,
      I18 => \n_0_c_rx_crc_reg[12]\,
      I19 => \n_0_c_rx_crc_reg[13]\,
      I2 => n_0_crc_clr_reg,
      I20 => \n_0_c_rx_crc_reg[14]\,
      I21 => \n_0_trslncrc_reg[7]\,
      I3 => \n_0_c_rx_crc_reg[9]\,
      I4 => \n_0_c_rx_crc_reg[10]\,
      I5 => \n_0_c_rx_crc_reg[11]\,
      I6 => \n_0_c_rx_crc_reg[8]\,
      I7 => \n_0_c_rx_crc_reg[6]\,
      I8 => \n_0_c_rx_crc_reg[7]\,
      I9 => \n_0_c_rx_crc_reg[3]\,
      O1 => n_0_crc_C,
      Q(9 downto 0) => Q(9 downto 0),
      ds2b_crc_err => ds2b_crc_err,
      rx_usrclk => rx_usrclk
    );
crc_Y: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_2
    port map (
      E(0) => E(0),
      I1 => n_0_crc_en_reg,
      I10 => \n_0_y_rx_crc_reg[3]\,
      I11 => \n_0_y_rx_crc_reg[4]\,
      I12 => \n_0_y_rx_crc_reg[5]\,
      I13 => \n_0_y_rx_crc_reg[1]\,
      I14 => \n_0_y_rx_crc_reg[2]\,
      I15 => \n_0_y_rx_crc_reg[0]\,
      I16 => \n_0_y_rx_crc_reg[16]\,
      I17 => \n_0_y_rx_crc_reg[17]\,
      I18 => \n_0_y_rx_crc_reg[15]\,
      I19 => \n_0_y_rx_crc_reg[13]\,
      I2(9 downto 0) => I1(9 downto 0),
      I20 => \n_0_y_rx_crc_reg[14]\,
      I21 => \n_0_y_rx_crc_reg[12]\,
      I22 => \n_0_trslncrc_reg[7]\,
      I3 => n_0_crc_clr_reg,
      I4 => \n_0_y_rx_crc_reg[9]\,
      I5 => \n_0_y_rx_crc_reg[10]\,
      I6 => \n_0_y_rx_crc_reg[11]\,
      I7 => \n_0_y_rx_crc_reg[7]\,
      I8 => \n_0_y_rx_crc_reg[8]\,
      I9 => \n_0_y_rx_crc_reg[6]\,
      O1 => n_0_crc_Y,
      ds1b_crc_err => ds1b_crc_err,
      rx_usrclk => rx_usrclk
    );
\crc_clr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => p_1_in,
      I1 => I1(6),
      O => crc_en7_out
    );
crc_clr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => crc_en7_out,
      Q => n_0_crc_clr_reg,
      R => \<const0>\
    );
\crc_en_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0808"
    )
    port map (
      I0 => E(0),
      I1 => p_1_in,
      I2 => I1(6),
      I3 => p_2_out(5),
      I4 => n_0_crc_en_reg,
      O => \n_0_crc_en_i_1__0\
    );
crc_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_crc_en_i_1__0\,
      Q => n_0_crc_en_reg,
      R => \<const0>\
    );
crc_err_b_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => ds2b_crc_err,
      I1 => ds1b_crc_err,
      O => crc_err_b0
    );
\trslncrc[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => p_1_in,
      I1 => rx_trs,
      I2 => p_2_out(2),
      I3 => p_2_out(1),
      O => p_2_out(0)
    );
\trslncrc[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1(6),
      I1 => p_1_in,
      O => p_2_out(3)
    );
\trslncrc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(0),
      Q => p_2_out(1),
      R => \<const0>\
    );
\trslncrc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(1),
      Q => p_2_out(2),
      R => \<const0>\
    );
\trslncrc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(2),
      Q => p_1_in,
      R => \<const0>\
    );
\trslncrc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(3),
      Q => p_2_out(4),
      R => \<const0>\
    );
\trslncrc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(4),
      Q => p_2_out(5),
      R => \<const0>\
    );
\trslncrc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(5),
      Q => y_rx_crc(8),
      R => \<const0>\
    );
\trslncrc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => y_rx_crc(8),
      Q => p_2_out(7),
      R => \<const0>\
    );
\trslncrc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => E(0),
      D => p_2_out(7),
      Q => \n_0_trslncrc_reg[7]\,
      R => \<const0>\
    );
y_crc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_0_crc_Y,
      Q => ds1b_crc_err,
      R => \<const0>\
    );
\y_line_num[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => E(0),
      I1 => p_2_out(4),
      I2 => p_2_out(5),
      O => \n_0_y_line_num[10]_i_1__0\
    );
\y_line_num_int[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => E(0),
      I1 => p_2_out(4),
      O => \n_0_y_line_num_int[6]_i_1__0\
    );
\y_line_num_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1__0\,
      D => I1(2),
      Q => y_line_num_int(0),
      R => \<const0>\
    );
\y_line_num_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1__0\,
      D => I1(3),
      Q => y_line_num_int(1),
      R => \<const0>\
    );
\y_line_num_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1__0\,
      D => I1(4),
      Q => y_line_num_int(2),
      R => \<const0>\
    );
\y_line_num_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1__0\,
      D => I1(5),
      Q => y_line_num_int(3),
      R => \<const0>\
    );
\y_line_num_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1__0\,
      D => I1(6),
      Q => y_line_num_int(4),
      R => \<const0>\
    );
\y_line_num_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1__0\,
      D => I1(7),
      Q => y_line_num_int(5),
      R => \<const0>\
    );
\y_line_num_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num_int[6]_i_1__0\,
      D => I1(8),
      Q => y_line_num_int(6),
      R => \<const0>\
    );
\y_line_num_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => y_line_num_int(0),
      Q => rx_line_b(0),
      R => \<const0>\
    );
\y_line_num_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => I1(5),
      Q => rx_line_b(10),
      R => \<const0>\
    );
\y_line_num_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => y_line_num_int(1),
      Q => rx_line_b(1),
      R => \<const0>\
    );
\y_line_num_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => y_line_num_int(2),
      Q => rx_line_b(2),
      R => \<const0>\
    );
\y_line_num_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => y_line_num_int(3),
      Q => rx_line_b(3),
      R => \<const0>\
    );
\y_line_num_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => y_line_num_int(4),
      Q => rx_line_b(4),
      R => \<const0>\
    );
\y_line_num_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => y_line_num_int(5),
      Q => rx_line_b(5),
      R => \<const0>\
    );
\y_line_num_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => y_line_num_int(6),
      Q => rx_line_b(6),
      R => \<const0>\
    );
\y_line_num_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => I1(2),
      Q => rx_line_b(7),
      R => \<const0>\
    );
\y_line_num_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => I1(3),
      Q => rx_line_b(8),
      R => \<const0>\
    );
\y_line_num_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \n_0_y_line_num[10]_i_1__0\,
      D => I1(4),
      Q => rx_line_b(9),
      R => \<const0>\
    );
\y_rx_crc[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(0),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[0]\,
      O => \n_0_y_rx_crc[0]_i_1__0\
    );
\y_rx_crc[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(1),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[10]\,
      O => \n_0_y_rx_crc[10]_i_1__0\
    );
\y_rx_crc[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(2),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[11]\,
      O => \n_0_y_rx_crc[11]_i_1__0\
    );
\y_rx_crc[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(3),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[12]\,
      O => \n_0_y_rx_crc[12]_i_1__0\
    );
\y_rx_crc[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(4),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[13]\,
      O => \n_0_y_rx_crc[13]_i_1__0\
    );
\y_rx_crc[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(5),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[14]\,
      O => \n_0_y_rx_crc[14]_i_1__0\
    );
\y_rx_crc[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(6),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[15]\,
      O => \n_0_y_rx_crc[15]_i_1__0\
    );
\y_rx_crc[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(7),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[16]\,
      O => \n_0_y_rx_crc[16]_i_1__0\
    );
\y_rx_crc[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(8),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[17]\,
      O => \n_0_y_rx_crc[17]_i_1__0\
    );
\y_rx_crc[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(1),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[1]\,
      O => \n_0_y_rx_crc[1]_i_1__0\
    );
\y_rx_crc[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(2),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[2]\,
      O => \n_0_y_rx_crc[2]_i_1__0\
    );
\y_rx_crc[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(3),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[3]\,
      O => \n_0_y_rx_crc[3]_i_1__0\
    );
\y_rx_crc[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(4),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[4]\,
      O => \n_0_y_rx_crc[4]_i_1__0\
    );
\y_rx_crc[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(5),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[5]\,
      O => \n_0_y_rx_crc[5]_i_1__0\
    );
\y_rx_crc[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(6),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[6]\,
      O => \n_0_y_rx_crc[6]_i_1__0\
    );
\y_rx_crc[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(7),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[7]\,
      O => \n_0_y_rx_crc[7]_i_1__0\
    );
\y_rx_crc[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
    port map (
      I0 => I1(8),
      I1 => E(0),
      I2 => y_rx_crc(8),
      I3 => \n_0_y_rx_crc_reg[8]\,
      O => \n_0_y_rx_crc[8]_i_1__0\
    );
\y_rx_crc[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
    port map (
      I0 => I1(0),
      I1 => E(0),
      I2 => p_2_out(7),
      I3 => y_rx_crc(8),
      I4 => \n_0_y_rx_crc_reg[9]\,
      O => \n_0_y_rx_crc[9]_i_1__0\
    );
\y_rx_crc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[0]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[0]\,
      R => \<const0>\
    );
\y_rx_crc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[10]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[10]\,
      R => \<const0>\
    );
\y_rx_crc_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[11]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[11]\,
      R => \<const0>\
    );
\y_rx_crc_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[12]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[12]\,
      R => \<const0>\
    );
\y_rx_crc_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[13]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[13]\,
      R => \<const0>\
    );
\y_rx_crc_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[14]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[14]\,
      R => \<const0>\
    );
\y_rx_crc_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[15]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[15]\,
      R => \<const0>\
    );
\y_rx_crc_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[16]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[16]\,
      R => \<const0>\
    );
\y_rx_crc_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[17]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[17]\,
      R => \<const0>\
    );
\y_rx_crc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[1]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[1]\,
      R => \<const0>\
    );
\y_rx_crc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[2]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[2]\,
      R => \<const0>\
    );
\y_rx_crc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[3]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[3]\,
      R => \<const0>\
    );
\y_rx_crc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[4]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[4]\,
      R => \<const0>\
    );
\y_rx_crc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[5]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[5]\,
      R => \<const0>\
    );
\y_rx_crc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[6]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[6]\,
      R => \<const0>\
    );
\y_rx_crc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[7]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[7]\,
      R => \<const0>\
    );
\y_rx_crc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[8]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[8]\,
      R => \<const0>\
    );
\y_rx_crc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => \n_0_y_rx_crc[9]_i_1__0\,
      Q => \n_0_y_rx_crc_reg[9]\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_multi_sdi_encoder is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    scram_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ins_ln_reg : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_din_rdy : in STD_LOGIC;
    ins_crc_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_usrclk : in STD_LOGIC;
    I7 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_multi_sdi_encoder;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_multi_sdi_encoder is
  signal \<const0>\ : STD_LOGIC;
  signal c_i_scram : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal c_in_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal n_0_C_scram : STD_LOGIC;
  signal n_1_C_scram : STD_LOGIC;
  signal p_2_in40_in : STD_LOGIC;
  signal \^scram_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal y_in_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in_reg[6]_i_6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \c_in_reg[9]_i_6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \c_in_reg[9]_i_8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \crc_reg[13]_i_3__2\ : label is "soft_lutpair189";
begin
  scram_out(19 downto 0) <= \^scram_out\(19 downto 0);
C_scram: entity work.smpte_sdiv_smpte_sdi_v3_0_smpte_encoder_10
    port map (
      D(0) => n_1_C_scram,
      E(0) => n_0_C_scram,
      I1(9 downto 1) => c_i_scram(8 downto 0),
      I1(0) => p_2_in40_in,
      I6(1 downto 0) => I6(1 downto 0),
      Q(0) => \^scram_out\(19),
      scram_out(9 downto 0) => \^scram_out\(9 downto 0),
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
Y_scram: entity work.smpte_sdiv_smpte_sdi_v3_0_smpte_encoder
    port map (
      D(9 downto 1) => c_i_scram(8 downto 0),
      D(0) => p_2_in40_in,
      I1 => n_1_C_scram,
      I2(9 downto 0) => y_in_reg(9 downto 0),
      I3(9 downto 0) => c_in_reg(9 downto 0),
      I6(1 downto 0) => I6(1 downto 0),
      Q(9 downto 0) => \^scram_out\(19 downto 10),
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk
    );
\c_in_reg[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B380BF80"
    )
    port map (
      I0 => Q(0),
      I1 => ins_ln_reg,
      I2 => I1(0),
      I3 => I3(0),
      I4 => I1(1),
      O => O3
    );
\c_in_reg[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B380BF80"
    )
    port map (
      I0 => Q(0),
      I1 => ins_ln_reg,
      I2 => I1(0),
      I3 => I2(0),
      I4 => I1(1),
      O => O1
    );
\c_in_reg[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CCACCC"
    )
    port map (
      I0 => I4(0),
      I1 => I5(0),
      I2 => I1(0),
      I3 => ins_ln_reg,
      I4 => I1(1),
      O => O9
    );
\c_in_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B380BF80"
    )
    port map (
      I0 => Q(1),
      I1 => ins_ln_reg,
      I2 => I1(0),
      I3 => I3(1),
      I4 => I1(1),
      O => O4
    );
\c_in_reg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B380BF80"
    )
    port map (
      I0 => Q(1),
      I1 => ins_ln_reg,
      I2 => I1(0),
      I3 => I2(1),
      I4 => I1(1),
      O => O2
    );
\c_in_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CCACCC"
    )
    port map (
      I0 => I4(1),
      I1 => I5(1),
      I2 => I1(0),
      I3 => ins_ln_reg,
      I4 => I1(1),
      O => O10
    );
\c_in_reg[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70407F7F"
    )
    port map (
      I0 => Q(2),
      I1 => I1(0),
      I2 => ins_ln_reg,
      I3 => I1(1),
      I4 => I2(2),
      O => O5
    );
\c_in_reg[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70407F7F"
    )
    port map (
      I0 => Q(2),
      I1 => I1(0),
      I2 => ins_ln_reg,
      I3 => I1(1),
      I4 => I3(2),
      O => O7
    );
\c_in_reg[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70407F7F"
    )
    port map (
      I0 => I4(2),
      I1 => I1(0),
      I2 => ins_ln_reg,
      I3 => I1(1),
      I4 => I5(2),
      O => O15
    );
\c_in_reg[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7040"
    )
    port map (
      I0 => I4(2),
      I1 => I1(0),
      I2 => ins_ln_reg,
      I3 => I1(1),
      I4 => I5(3),
      O => O16
    );
\c_in_reg[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => I1(3),
      I1 => ins_crc_reg,
      O => O13
    );
\c_in_reg[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7040"
    )
    port map (
      I0 => Q(2),
      I1 => I1(0),
      I2 => ins_ln_reg,
      I3 => I1(1),
      I4 => I2(3),
      O => O6
    );
\c_in_reg[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ins_crc_reg,
      I1 => I1(2),
      O => O14
    );
\c_in_reg[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F7040"
    )
    port map (
      I0 => Q(2),
      I1 => I1(0),
      I2 => ins_ln_reg,
      I3 => I1(1),
      I4 => I3(3),
      O => O8
    );
\c_in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(0),
      Q => c_in_reg(0),
      R => \<const0>\
    );
\c_in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(1),
      Q => c_in_reg(1),
      R => \<const0>\
    );
\c_in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(2),
      Q => c_in_reg(2),
      R => \<const0>\
    );
\c_in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(3),
      Q => c_in_reg(3),
      R => \<const0>\
    );
\c_in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(4),
      Q => c_in_reg(4),
      R => \<const0>\
    );
\c_in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(5),
      Q => c_in_reg(5),
      R => \<const0>\
    );
\c_in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(6),
      Q => c_in_reg(6),
      R => \<const0>\
    );
\c_in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(7),
      Q => c_in_reg(7),
      R => \<const0>\
    );
\c_in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(8),
      Q => c_in_reg(8),
      R => \<const0>\
    );
\c_in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => n_0_C_scram,
      D => D(9),
      Q => c_in_reg(9),
      R => \<const0>\
    );
\crc_reg[13]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => I1(0),
      I1 => ins_ln_reg,
      I2 => I1(1),
      O => O11
    );
\y_in_reg[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
    port map (
      I0 => I6(0),
      I1 => I6(1),
      I2 => tx_din_rdy,
      O => O12
    );
\y_in_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(0),
      Q => y_in_reg(0),
      R => \<const0>\
    );
\y_in_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(1),
      Q => y_in_reg(1),
      R => \<const0>\
    );
\y_in_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(2),
      Q => y_in_reg(2),
      R => \<const0>\
    );
\y_in_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(3),
      Q => y_in_reg(3),
      R => \<const0>\
    );
\y_in_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(4),
      Q => y_in_reg(4),
      R => \<const0>\
    );
\y_in_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(5),
      Q => y_in_reg(5),
      R => \<const0>\
    );
\y_in_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(6),
      Q => y_in_reg(6),
      R => \<const0>\
    );
\y_in_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(7),
      Q => y_in_reg(7),
      R => \<const0>\
    );
\y_in_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(8),
      Q => y_in_reg(8),
      R => \<const0>\
    );
\y_in_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => I7(9),
      Q => y_in_reg(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_triple_sdi_vpid_insert is
  port (
    ce0 : out STD_LOGIC;
    tx_eav_int : out STD_LOGIC;
    tx_sav_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I20 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ds1b_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I16 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ds1a_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I19 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    I18 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_usrclk : in STD_LOGIC;
    tx_video_b_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_a_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_use_dsin : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_insert_vpid : in STD_LOGIC;
    tx_overwrite_vpid : in STD_LOGIC;
    tx_line_b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_line_a : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_video_a_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_vpid_byte4a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_vpid_byte4b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_din_rdy : in STD_LOGIC;
    tx_video_b_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_vpid_line_f2_en : in STD_LOGIC;
    tx_level_b_3g : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_triple_sdi_vpid_insert;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_triple_sdi_vpid_insert is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal byte1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal byte3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ce0\ : STD_LOGIC;
  signal \^ds1b_out\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal level_reg : STD_LOGIC;
  signal \n_0_ds2a_reg[9]_i_2\ : STD_LOGIC;
  signal n_0_level_reg_i_1 : STD_LOGIC;
  signal \n_0_sdi_mode_reg[0]_i_1\ : STD_LOGIC;
  signal \n_0_sdi_mode_reg[1]_i_1\ : STD_LOGIC;
  signal n_10_VPIDINS2 : STD_LOGIC;
  signal sdi_mode_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ds2a_reg[9]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of level_reg_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sdi_mode_reg[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sdi_mode_reg[1]_i_1\ : label is "soft_lutpair253";
begin
  ce0 <= \^ce0\;
  ds1b_out(9 downto 0) <= \^ds1b_out\(9 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VPIDINS1: entity work.smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert
    port map (
      E(0) => \^ce0\,
      I1 => n_10_VPIDINS2,
      I16(9 downto 0) => I16(9 downto 0),
      I2 => \n_0_ds2a_reg[9]_i_2\,
      I20(9 downto 0) => I20(9 downto 0),
      I3(9 downto 0) => \^ds1b_out\(9 downto 0),
      I4(9 downto 0) => I1(9 downto 0),
      I5(0) => I5(0),
      O1(7 downto 0) => byte3_reg(7 downto 0),
      O2(7 downto 0) => byte1_reg(7 downto 0),
      O3(7 downto 0) => byte2_reg(7 downto 0),
      O4(9 downto 0) => O2(9 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => SR(0),
      ds1a_out(9 downto 0) => ds1a_out(9 downto 0),
      level_reg => level_reg,
      sdi_mode_reg(1 downto 0) => sdi_mode_reg(1 downto 0),
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_eav_int => tx_eav_int,
      tx_insert_vpid => tx_insert_vpid,
      tx_line_a(10 downto 0) => tx_line_a(10 downto 0),
      tx_overwrite_vpid => tx_overwrite_vpid,
      tx_sav_int => tx_sav_int,
      tx_use_dsin => tx_use_dsin,
      tx_usrclk => tx_usrclk,
      tx_video_a_c_in(9 downto 0) => tx_video_a_c_in(9 downto 0),
      tx_video_a_y_in(9 downto 0) => tx_video_a_y_in(9 downto 0),
      tx_vpid_byte1(7 downto 0) => tx_vpid_byte1(7 downto 0),
      tx_vpid_byte2(7 downto 0) => tx_vpid_byte2(7 downto 0),
      tx_vpid_byte3(7 downto 0) => tx_vpid_byte3(7 downto 0),
      tx_vpid_byte4a(7 downto 0) => tx_vpid_byte4a(7 downto 0),
      tx_vpid_line_f1(10 downto 0) => tx_vpid_line_f1(10 downto 0),
      tx_vpid_line_f2(10 downto 0) => tx_vpid_line_f2(10 downto 0),
      tx_vpid_line_f2_en => tx_vpid_line_f2_en
    );
VPIDINS2: entity work.smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_insert_5
    port map (
      D(9 downto 0) => D(9 downto 0),
      E(0) => \^ce0\,
      I1(7 downto 0) => byte3_reg(7 downto 0),
      I18(9 downto 0) => I18(9 downto 0),
      I19(9 downto 0) => I19(9 downto 0),
      I2(9 downto 0) => I2(9 downto 0),
      I3(9 downto 0) => I3(9 downto 0),
      I4(7 downto 0) => byte1_reg(7 downto 0),
      I5(0) => I5(0),
      I6(0) => I4(0),
      O1 => n_10_VPIDINS2,
      O2(0) => O1(1),
      O3(7 downto 0) => byte2_reg(7 downto 0),
      ds1b_out(9 downto 0) => \^ds1b_out\(9 downto 0),
      level_reg => level_reg,
      sdi_mode_reg(1 downto 0) => sdi_mode_reg(1 downto 0),
      tx_insert_vpid => tx_insert_vpid,
      tx_line_a(10 downto 0) => tx_line_a(10 downto 0),
      tx_line_b(10 downto 0) => tx_line_b(10 downto 0),
      tx_overwrite_vpid => tx_overwrite_vpid,
      tx_use_dsin => tx_use_dsin,
      tx_usrclk => tx_usrclk,
      tx_video_a_c_in(9 downto 0) => tx_video_a_c_in(9 downto 0),
      tx_video_b_c_in(9 downto 0) => tx_video_b_c_in(9 downto 0),
      tx_video_b_y_in(9 downto 0) => tx_video_b_y_in(9 downto 0),
      tx_vpid_byte4b(7 downto 0) => tx_vpid_byte4b(7 downto 0),
      tx_vpid_line_f1(10 downto 0) => tx_vpid_line_f1(10 downto 0),
      tx_vpid_line_f2(10 downto 0) => tx_vpid_line_f2(10 downto 0),
      tx_vpid_line_f2_en => tx_vpid_line_f2_en
    );
\ds2a_reg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => level_reg,
      I1 => sdi_mode_reg(1),
      I2 => sdi_mode_reg(0),
      O => \n_0_ds2a_reg[9]_i_2\
    );
level_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_level_b_3g,
      I1 => tx_ce(0),
      I2 => level_reg,
      O => n_0_level_reg_i_1
    );
level_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => n_0_level_reg_i_1,
      Q => level_reg,
      R => \<const0>\
    );
\mode_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => sdi_mode_reg(0),
      I1 => sdi_mode_reg(1),
      O => O1(0)
    );
\sdi_mode_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_mode(0),
      I1 => tx_ce(0),
      I2 => sdi_mode_reg(0),
      O => \n_0_sdi_mode_reg[0]_i_1\
    );
\sdi_mode_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => tx_mode(1),
      I1 => tx_ce(0),
      I2 => sdi_mode_reg(1),
      O => \n_0_sdi_mode_reg[1]_i_1\
    );
\sdi_mode_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sdi_mode_reg[0]_i_1\,
      Q => sdi_mode_reg(0),
      R => \<const0>\
    );
\sdi_mode_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_sdi_mode_reg[1]_i_1\,
      Q => sdi_mode_reg(1),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_eav : out STD_LOGIC;
    O1 : out STD_LOGIC;
    rx_t_scan : out STD_LOGIC;
    O2 : out STD_LOGIC;
    rx_a_vpid_valid : out STD_LOGIC;
    rx_b_vpid_valid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_dout_rdy_3g : out STD_LOGIC;
    rx_mode_hd : out STD_LOGIC;
    rx_mode_sd : out STD_LOGIC;
    rx_mode_3g : out STD_LOGIC;
    rx_level_b_3g : out STD_LOGIC;
    rx_crc_err_a : out STD_LOGIC;
    rx_trs : out STD_LOGIC;
    rx_crc_err_b : out STD_LOGIC;
    rx_nsp : out STD_LOGIC;
    rx_t_locked : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O4 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_mode_locked : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    eav : out STD_LOGIC;
    O6 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_f_now : out STD_LOGIC;
    I12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O7 : out STD_LOGIC;
    I14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    out_reg_edh0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_line_a : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_t_family : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_t_rate : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_line_b : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_a_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_b_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_usrclk : in STD_LOGIC;
    rx_bit_rate : in STD_LOGIC;
    rx_mode_detect_en_reg : in STD_LOGIC;
    I1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_sd_data_strobe : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    rx_frame_en : in STD_LOGIC;
    trs : in STD_LOGIC;
    I2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    rx_edh_clr_errcnt : in STD_LOGIC;
    anc : in STD_LOGIC;
    rx_mode_en : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    I10 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o1\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^o5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal all_ones : STD_LOGIC;
  signal all_zeros : STD_LOGIC;
  signal autodetect_trs_err : STD_LOGIC;
  signal ce_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of ce_int : signal is "true";
  signal ce_lvlb_int : STD_LOGIC;
  attribute RTL_KEEP of ce_lvlb_int : signal is "true";
  signal ce_sd_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal crc_err_a0 : STD_LOGIC;
  signal crc_err_b0 : STD_LOGIC;
  signal descrambler_in : STD_LOGIC_VECTOR ( 19 to 19 );
  signal descrambler_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal dout_rdy_3G_ff : STD_LOGIC;
  attribute RTL_KEEP of dout_rdy_3G_ff : signal is "true";
  signal framer_ds1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal framer_ds2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal framer_trs : STD_LOGIC;
  signal hd_zeros_in : STD_LOGIC_VECTOR ( 19 downto 7 );
  signal level_b : STD_LOGIC;
  signal level_b_reg : STD_LOGIC;
  signal locked1_out : STD_LOGIC;
  signal lvlb_b_c : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lvlb_b_y : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lvlb_drdy : STD_LOGIC;
  signal lvlb_drdy2 : STD_LOGIC;
  signal mode_HD0 : STD_LOGIC;
  signal mode_SD0 : STD_LOGIC;
  signal mode_SD_int : STD_LOGIC;
  signal mode_x : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal n_0_DEC : STD_LOGIC;
  signal n_0_mode_HD_i_1 : STD_LOGIC;
  signal n_10_FRM : STD_LOGIC;
  signal n_11_FRM : STD_LOGIC;
  signal n_12_FRM : STD_LOGIC;
  signal n_13_FRM : STD_LOGIC;
  signal n_14_FRM : STD_LOGIC;
  signal n_15_BDMUX : STD_LOGIC;
  signal n_16_BDMUX : STD_LOGIC;
  signal n_16_FRM : STD_LOGIC;
  signal n_17_BDMUX : STD_LOGIC;
  signal n_17_FRM : STD_LOGIC;
  signal n_18_BDMUX : STD_LOGIC;
  signal n_19_AUTORATE : STD_LOGIC;
  signal n_19_BDMUX : STD_LOGIC;
  signal n_1_BDMUX : STD_LOGIC;
  signal n_1_FRM : STD_LOGIC;
  signal n_20_BDMUX : STD_LOGIC;
  signal n_21_BDMUX : STD_LOGIC;
  signal n_22_AUTORATE : STD_LOGIC;
  signal n_22_BDMUX : STD_LOGIC;
  signal n_23_BDMUX : STD_LOGIC;
  signal n_24_BDMUX : STD_LOGIC;
  signal n_25_BDMUX : STD_LOGIC;
  signal n_26_AUTORATE : STD_LOGIC;
  signal n_26_BDMUX : STD_LOGIC;
  signal n_27_AUTORATE : STD_LOGIC;
  signal n_27_BDMUX : STD_LOGIC;
  signal n_28_AUTORATE : STD_LOGIC;
  signal n_29_FRM : STD_LOGIC;
  signal n_2_BDMUX : STD_LOGIC;
  signal n_30_DEC : STD_LOGIC;
  signal n_31_DEC : STD_LOGIC;
  signal n_38_DEC : STD_LOGIC;
  signal n_39_AUTORATE : STD_LOGIC;
  signal n_39_DEC : STD_LOGIC;
  signal n_3_BDMUX : STD_LOGIC;
  signal n_3_FRM : STD_LOGIC;
  signal n_3_TD : STD_LOGIC;
  signal n_40_DEC : STD_LOGIC;
  signal n_41_AUTORATE : STD_LOGIC;
  signal n_41_DEC : STD_LOGIC;
  signal n_42_AUTORATE : STD_LOGIC;
  signal n_42_DEC : STD_LOGIC;
  signal n_43_AUTORATE : STD_LOGIC;
  signal n_43_DEC : STD_LOGIC;
  signal n_44_AUTORATE : STD_LOGIC;
  signal n_44_DEC : STD_LOGIC;
  signal n_45_AUTORATE : STD_LOGIC;
  signal n_45_DEC : STD_LOGIC;
  signal n_46_AUTORATE : STD_LOGIC;
  signal n_46_DEC : STD_LOGIC;
  signal n_47_AUTORATE : STD_LOGIC;
  signal n_47_DEC : STD_LOGIC;
  signal n_48_AUTORATE : STD_LOGIC;
  signal n_48_DEC : STD_LOGIC;
  signal n_49_AUTORATE : STD_LOGIC;
  signal n_49_DEC : STD_LOGIC;
  signal n_4_BDMUX : STD_LOGIC;
  signal n_4_FRM : STD_LOGIC;
  signal n_50_DEC : STD_LOGIC;
  signal n_51_DEC : STD_LOGIC;
  signal n_56_DEC : STD_LOGIC;
  signal n_6_FRM : STD_LOGIC;
  signal n_9_DEC : STD_LOGIC;
  signal n_9_FRM : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 to 7 );
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_out : STD_LOGIC_VECTOR ( 19 downto 9 );
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal prev_nrz : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal rx_data : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rx_eav\ : STD_LOGIC;
  signal \^rx_line_a\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^rx_trs\ : STD_LOGIC;
  signal rxdata : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sd_rxdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trs_rise0 : STD_LOGIC;
  signal v : STD_LOGIC;
  signal vpid_b_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute keep : string;
  attribute keep of \ce_int_reg[0]\ : label is "yes";
  attribute keep of \ce_lvlb_int_reg[0]\ : label is "yes";
  attribute keep of \ce_sd_ff_reg[0]\ : label is "yes";
  attribute keep of \ce_sd_ff_reg[1]\ : label is "yes";
  attribute keep of \dout_rdy_3G_ff_reg[0]\ : label is "yes";
begin
  O1 <= \^o1\;
  O3(9 downto 0) <= \^o3\(9 downto 0);
  O4(9 downto 0) <= \^o4\(9 downto 0);
  O5(9 downto 0) <= \^o5\(9 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  rx_eav <= \^rx_eav\;
  rx_line_a(10 downto 0) <= \^rx_line_a\(10 downto 0);
  rx_trs <= \^rx_trs\;
AUTORATE: entity work.smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx_autorate
    port map (
      D(0) => p_0_out(7),
      E(0) => ce_lvlb_int,
      I1 => n_40_DEC,
      I10 => n_4_FRM,
      I11(7 downto 0) => \^o3\(7 downto 0),
      I12(7 downto 0) => \^o4\(7 downto 0),
      I13 => \^o1\,
      I14 => n_29_FRM,
      I15 => n_31_DEC,
      I16 => n_3_FRM,
      I17(9 downto 0) => I9(9 downto 0),
      I18(9 downto 0) => I10(9 downto 0),
      I2 => n_39_DEC,
      I3(1 downto 0) => I1(1 downto 0),
      I4 => n_17_FRM,
      I5 => n_25_BDMUX,
      I6(9 downto 0) => sd_rxdata(9 downto 0),
      I7 => n_38_DEC,
      I8 => n_41_DEC,
      I9 => n_0_DEC,
      O1 => n_19_AUTORATE,
      O10 => n_43_AUTORATE,
      O11 => n_44_AUTORATE,
      O12 => n_45_AUTORATE,
      O13 => n_46_AUTORATE,
      O14 => n_47_AUTORATE,
      O15 => n_48_AUTORATE,
      O16 => n_49_AUTORATE,
      O17(9 downto 0) => rx_data(9 downto 0),
      O2 => n_22_AUTORATE,
      O3 => n_26_AUTORATE,
      O4 => n_27_AUTORATE,
      O5 => n_28_AUTORATE,
      O6(7 downto 0) => vpid_b_in(7 downto 0),
      O7 => n_39_AUTORATE,
      O8 => n_41_AUTORATE,
      O9 => n_42_AUTORATE,
      Q(0) => n_3_TD,
      autodetect_trs_err => autodetect_trs_err,
      descrambler_in(0) => descrambler_in(19),
      level_b => level_b,
      level_b_reg => level_b_reg,
      locked1_out => locked1_out,
      lvlb_drdy => lvlb_drdy,
      lvlb_drdy2 => lvlb_drdy2,
      mode_HD0 => mode_HD0,
      mode_SD0 => mode_SD0,
      mode_SD_int => mode_SD_int,
      mode_x(1 downto 0) => mode_x(1 downto 0),
      p_0_in => ce_int,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      p_24_in => p_24_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_in => p_27_in,
      p_28_out(8 downto 5) => p_28_out(19 downto 16),
      p_28_out(4 downto 3) => p_28_out(14 downto 13),
      p_28_out(2 downto 0) => p_28_out(11 downto 9),
      prev_nrz(5 downto 1) => prev_nrz(8 downto 4),
      prev_nrz(0) => prev_nrz(2),
      rx_mode(1 downto 0) => rx_mode(1 downto 0),
      rx_mode_detect_en_reg => rx_mode_detect_en_reg,
      rx_mode_en(2 downto 0) => rx_mode_en(2 downto 0),
      rx_mode_locked => rx_mode_locked,
      rx_rst_int => rx_rst_int,
      rx_sd_data_strobe => rx_sd_data_strobe,
      rx_usrclk => rx_usrclk,
      rxdata(18 downto 1) => rxdata(19 downto 2),
      rxdata(0) => rxdata(0),
      v => v
    );
BDMUX: entity work.smpte_sdiv_smpte_sdi_v3_0_SMPTE425_B_demux2
    port map (
      D(9 downto 0) => p_0_in1_in(9 downto 0),
      I1 => n_1_FRM,
      I2(9 downto 0) => framer_ds2(9 downto 0),
      I3(0) => all_zeros,
      O1 => n_1_BDMUX,
      O2 => n_2_BDMUX,
      O3 => n_3_BDMUX,
      O4 => n_4_BDMUX,
      O5(9) => n_15_BDMUX,
      O5(8) => n_16_BDMUX,
      O5(7) => n_17_BDMUX,
      O5(6) => n_18_BDMUX,
      O5(5) => n_19_BDMUX,
      O5(4) => n_20_BDMUX,
      O5(3) => n_21_BDMUX,
      O5(2) => n_22_BDMUX,
      O5(1) => n_23_BDMUX,
      O5(0) => n_24_BDMUX,
      O6 => n_25_BDMUX,
      O7 => n_26_BDMUX,
      O8 => n_27_BDMUX,
      O9(9 downto 0) => lvlb_b_y(9 downto 0),
      Q(9 downto 0) => lvlb_b_c(9 downto 0),
      all_ones => all_ones,
      framer_ds1(9 downto 0) => framer_ds1(9 downto 0),
      framer_trs => framer_trs,
      level_b => level_b,
      lvlb_drdy => lvlb_drdy,
      lvlb_drdy2 => lvlb_drdy2,
      p_0_in => ce_int,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      trs_rise0 => trs_rise0
    );
DEC: entity work.smpte_sdiv_smpte_sdi_v3_0_multi_sdi_decoder
    port map (
      CO(0) => CO(0),
      E(0) => E(0),
      I1 => n_16_FRM,
      I10 => I3,
      I11 => n_12_FRM,
      I12 => n_10_FRM,
      I13 => n_22_AUTORATE,
      I14 => n_43_AUTORATE,
      I15 => n_44_AUTORATE,
      I2 => n_13_FRM,
      I3(7 downto 3) => hd_zeros_in(19 downto 15),
      I3(2 downto 1) => hd_zeros_in(13 downto 12),
      I3(0) => hd_zeros_in(7),
      I4 => n_14_FRM,
      I5 => n_11_FRM,
      I6(8 downto 5) => p_28_out(19 downto 16),
      I6(4 downto 3) => p_28_out(14 downto 13),
      I6(2 downto 0) => p_28_out(11 downto 9),
      I7 => n_9_FRM,
      I8 => n_6_FRM,
      I9 => I2,
      O1 => n_0_DEC,
      O10 => n_42_DEC,
      O11 => n_43_DEC,
      O12 => n_44_DEC,
      O13 => n_45_DEC,
      O14 => n_46_DEC,
      O15 => n_47_DEC,
      O16 => n_48_DEC,
      O17 => n_49_DEC,
      O18 => n_50_DEC,
      O19 => n_51_DEC,
      O2 => n_9_DEC,
      O20 => O6,
      O21 => n_56_DEC,
      O3 => n_30_DEC,
      O4 => n_31_DEC,
      O5(5 downto 1) => prev_nrz(8 downto 4),
      O5(0) => prev_nrz(2),
      O6 => n_38_DEC,
      O7 => n_39_DEC,
      O8 => n_40_DEC,
      O9 => n_41_DEC,
      Q(9 downto 0) => \^q\(9 downto 0),
      SS(0) => SS(0),
      anc => anc,
      descrambler_in(0) => descrambler_in(19),
      descrambler_out(19 downto 0) => descrambler_out(19 downto 0),
      eav => eav,
      mode_SD_int => mode_SD_int,
      \out\(0) => ce_sd_ff(0),
      out_reg_edh0 => out_reg_edh0,
      p_0_in => ce_int,
      p_1_in => p_1_in,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      p_24_in => p_24_in,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      p_27_in => p_27_in,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      p_6_in => p_6_in,
      rx_f_now => rx_f_now,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      rxdata(8 downto 0) => rxdata(8 downto 0),
      trs => trs
    );
FRM: entity work.smpte_sdiv_smpte_sdi_v3_0_multi_sdi_framer
    port map (
      I1 => n_26_AUTORATE,
      I10 => n_43_DEC,
      I11 => n_48_DEC,
      I12 => n_49_DEC,
      I13 => n_4_BDMUX,
      I14 => n_56_DEC,
      I15 => n_47_DEC,
      I16 => n_46_DEC,
      I17 => n_50_DEC,
      I18 => n_45_AUTORATE,
      I2 => n_42_AUTORATE,
      I3(7 downto 3) => hd_zeros_in(19 downto 15),
      I3(2 downto 1) => hd_zeros_in(13 downto 12),
      I3(0) => hd_zeros_in(7),
      I4 => n_42_DEC,
      I5 => n_44_DEC,
      I6 => n_30_DEC,
      I7 => n_9_DEC,
      I8 => n_51_DEC,
      I9 => n_45_DEC,
      O1 => n_1_FRM,
      O10 => n_14_FRM,
      O11 => n_16_FRM,
      O12 => n_17_FRM,
      O13 => n_29_FRM,
      O14(0) => all_zeros,
      O15(9 downto 0) => framer_ds2(9 downto 0),
      O2 => n_3_FRM,
      O3 => n_4_FRM,
      O4 => n_6_FRM,
      O5 => n_9_FRM,
      O6 => n_10_FRM,
      O7 => n_11_FRM,
      O8 => n_12_FRM,
      O9 => n_13_FRM,
      all_ones => all_ones,
      descrambler_out(19 downto 0) => descrambler_out(19 downto 0),
      framer_ds1(9 downto 0) => framer_ds1(9 downto 0),
      framer_trs => framer_trs,
      mode_SD_int => mode_SD_int,
      p_0_in => ce_int,
      p_1_in => p_1_in,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      p_6_in => p_6_in,
      rx_frame_en => rx_frame_en,
      rx_nsp => rx_nsp,
      rx_usrclk => rx_usrclk,
      trs_rise0 => trs_rise0
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
PLOD1: entity work.smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture
    port map (
      E(0) => ce_lvlb_int,
      I1 => \^o1\,
      Q(9 downto 0) => \^q\(9 downto 0),
      SR(0) => SR(0),
      rx_a_vpid(31 downto 0) => rx_a_vpid(31 downto 0),
      rx_a_vpid_valid => rx_a_vpid_valid,
      rx_usrclk => rx_usrclk
    );
PLOD2: entity work.smpte_sdiv_smpte_sdi_v3_0_SMPTE352_vpid_capture_1
    port map (
      D(7 downto 0) => vpid_b_in(7 downto 0),
      E(0) => ce_lvlb_int,
      I1 => n_41_AUTORATE,
      I2(9 downto 0) => \^o3\(9 downto 0),
      I3 => \^o1\,
      I8(0) => I8(0),
      Q(9 downto 0) => \^o4\(9 downto 0),
      lvlb_drdy2 => lvlb_drdy2,
      rx_b_vpid(31 downto 0) => rx_b_vpid(31 downto 0),
      rx_b_vpid_valid => rx_b_vpid_valid,
      rx_usrclk => rx_usrclk,
      v => v
    );
RXCRC1: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc
    port map (
      E(0) => ce_lvlb_int,
      I1(9 downto 0) => \^q\(9 downto 0),
      Q(9 downto 0) => \^o4\(9 downto 0),
      crc_err_a0 => crc_err_a0,
      rx_line_a(10 downto 0) => \^rx_line_a\(10 downto 0),
      rx_trs => \^rx_trs\,
      rx_usrclk => rx_usrclk
    );
RXCRC2: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_rx_crc_0
    port map (
      E(0) => ce_lvlb_int,
      I1(9 downto 0) => \^o3\(9 downto 0),
      Q(9 downto 0) => \^o5\(9 downto 0),
      crc_err_b0 => crc_err_b0,
      rx_line_b(10 downto 0) => rx_line_b(10 downto 0),
      rx_trs => \^rx_trs\,
      rx_usrclk => rx_usrclk
    );
TD: entity work.smpte_sdiv_smpte_sdi_v3_0_triple_sdi_transport_detect
    port map (
      D(0) => p_0_out(7),
      I1 => \^o1\,
      I2 => n_39_AUTORATE,
      I3(1 downto 0) => I1(1 downto 0),
      O1(0) => n_3_TD,
      Q(0) => \^q\(7),
      level_b => level_b,
      level_b_reg => level_b_reg,
      locked1_out => locked1_out,
      lvlb_drdy => lvlb_drdy,
      mode_x(1 downto 0) => mode_x(1 downto 0),
      p_0_in => ce_int,
      rx_bit_rate => rx_bit_rate,
      rx_eav => \^rx_eav\,
      rx_line_a(10 downto 0) => \^rx_line_a\(10 downto 0),
      rx_mode_detect_en_reg => rx_mode_detect_en_reg,
      rx_rst_int => rx_rst_int,
      rx_t_family(3 downto 0) => rx_t_family(3 downto 0),
      rx_t_locked => rx_t_locked,
      rx_t_rate(3 downto 0) => rx_t_rate(3 downto 0),
      rx_t_scan => rx_t_scan,
      rx_usrclk => rx_usrclk
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
\anc_flags[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ce_sd_ff(0),
      I1 => I6,
      O => I14(0)
    );
\ap_flags[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ce_sd_ff(0),
      I1 => I7,
      O => I15(0)
    );
autodetect_trs_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_19_AUTORATE,
      Q => autodetect_trs_err,
      R => \<const0>\
    );
\ce_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_28_AUTORATE,
      Q => ce_int,
      R => \<const0>\
    );
\ce_lvlb_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_27_AUTORATE,
      Q => ce_lvlb_int,
      R => \<const0>\
    );
\ce_sd_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_48_AUTORATE,
      Q => ce_sd_ff(0),
      R => \<const0>\
    );
\ce_sd_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_47_AUTORATE,
      Q => ce_sd_ff(1),
      R => \<const0>\
    );
\cntr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => ce_sd_ff(0),
      I1 => rx_edh_clr_errcnt,
      I2 => rx_rst_int,
      O => O8
    );
crc_err_a_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => crc_err_a0,
      Q => rx_crc_err_a,
      R => n_0_mode_HD_i_1
    );
crc_err_b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => crc_err_b0,
      Q => rx_crc_err_b,
      R => n_0_mode_HD_i_1
    );
\dout_rdy_3G_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_26_BDMUX,
      Q => dout_rdy_3G_ff,
      R => \<const0>\
    );
\ds1a_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(0),
      Q => \^q\(0),
      R => \<const0>\
    );
\ds1a_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(1),
      Q => \^q\(1),
      R => \<const0>\
    );
\ds1a_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(2),
      Q => \^q\(2),
      R => \<const0>\
    );
\ds1a_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(3),
      Q => \^q\(3),
      R => \<const0>\
    );
\ds1a_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(4),
      Q => \^q\(4),
      R => \<const0>\
    );
\ds1a_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(5),
      Q => \^q\(5),
      R => \<const0>\
    );
\ds1a_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(6),
      Q => \^q\(6),
      R => \<const0>\
    );
\ds1a_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(7),
      Q => \^q\(7),
      R => \<const0>\
    );
\ds1a_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(8),
      Q => \^q\(8),
      R => \<const0>\
    );
\ds1a_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => p_0_in1_in(9),
      Q => \^q\(9),
      R => \<const0>\
    );
\ds1b_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(0),
      Q => \^o3\(0),
      R => \<const0>\
    );
\ds1b_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(1),
      Q => \^o3\(1),
      R => \<const0>\
    );
\ds1b_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(2),
      Q => \^o3\(2),
      R => \<const0>\
    );
\ds1b_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(3),
      Q => \^o3\(3),
      R => \<const0>\
    );
\ds1b_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(4),
      Q => \^o3\(4),
      R => \<const0>\
    );
\ds1b_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(5),
      Q => \^o3\(5),
      R => \<const0>\
    );
\ds1b_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(6),
      Q => \^o3\(6),
      R => \<const0>\
    );
\ds1b_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(7),
      Q => \^o3\(7),
      R => \<const0>\
    );
\ds1b_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(8),
      Q => \^o3\(8),
      R => \<const0>\
    );
\ds1b_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_y(9),
      Q => \^o3\(9),
      R => \<const0>\
    );
\ds2a_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_24_BDMUX,
      Q => \^o4\(0),
      R => \<const0>\
    );
\ds2a_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_23_BDMUX,
      Q => \^o4\(1),
      R => \<const0>\
    );
\ds2a_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_22_BDMUX,
      Q => \^o4\(2),
      R => \<const0>\
    );
\ds2a_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_21_BDMUX,
      Q => \^o4\(3),
      R => \<const0>\
    );
\ds2a_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_20_BDMUX,
      Q => \^o4\(4),
      R => \<const0>\
    );
\ds2a_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_19_BDMUX,
      Q => \^o4\(5),
      R => \<const0>\
    );
\ds2a_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_18_BDMUX,
      Q => \^o4\(6),
      R => \<const0>\
    );
\ds2a_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_17_BDMUX,
      Q => \^o4\(7),
      R => \<const0>\
    );
\ds2a_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_16_BDMUX,
      Q => \^o4\(8),
      R => \<const0>\
    );
\ds2a_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_15_BDMUX,
      Q => \^o4\(9),
      R => \<const0>\
    );
\ds2b_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(0),
      Q => \^o5\(0),
      R => \<const0>\
    );
\ds2b_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(1),
      Q => \^o5\(1),
      R => \<const0>\
    );
\ds2b_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(2),
      Q => \^o5\(2),
      R => \<const0>\
    );
\ds2b_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(3),
      Q => \^o5\(3),
      R => \<const0>\
    );
\ds2b_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(4),
      Q => \^o5\(4),
      R => \<const0>\
    );
\ds2b_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(5),
      Q => \^o5\(5),
      R => \<const0>\
    );
\ds2b_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(6),
      Q => \^o5\(6),
      R => \<const0>\
    );
\ds2b_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(7),
      Q => \^o5\(7),
      R => \<const0>\
    );
\ds2b_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(8),
      Q => \^o5\(8),
      R => \<const0>\
    );
\ds2b_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_b_c(9),
      Q => \^o5\(9),
      R => \<const0>\
    );
eav_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_1_BDMUX,
      Q => \^rx_eav\,
      R => \<const0>\
    );
\ff_crc_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ce_sd_ff(0),
      I1 => I4,
      O => I12(0)
    );
\ff_crc_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ce_sd_ff(0),
      I1 => I5,
      O => O7
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ce_sd_ff(1),
      O => \out\(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ce_sd_ff(0),
      O => \out\(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => dout_rdy_3G_ff,
      O => rx_dout_rdy_3g
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => ce_lvlb_int,
      O => O2
    );
level_b_3G_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => lvlb_drdy2,
      Q => rx_level_b_3g,
      R => n_0_mode_HD_i_1
    );
lvlb_drdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_27_BDMUX,
      Q => lvlb_drdy,
      R => \<const0>\
    );
mode_3G_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_46_AUTORATE,
      Q => rx_mode_3g,
      R => n_0_mode_HD_i_1
    );
mode_HD_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => ce_int,
      I1 => rx_rst_int,
      O => n_0_mode_HD_i_1
    );
mode_HD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => mode_HD0,
      Q => rx_mode_hd,
      R => n_0_mode_HD_i_1
    );
mode_SD_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => mode_SD0,
      Q => rx_mode_sd,
      R => n_0_mode_HD_i_1
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(0),
      Q => rxdata(0),
      R => \<const0>\
    );
\rxdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(10),
      Q => rxdata(10),
      R => n_49_AUTORATE
    );
\rxdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(11),
      Q => rxdata(11),
      R => n_49_AUTORATE
    );
\rxdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(12),
      Q => rxdata(12),
      R => n_49_AUTORATE
    );
\rxdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(13),
      Q => rxdata(13),
      R => n_49_AUTORATE
    );
\rxdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(14),
      Q => rxdata(14),
      R => n_49_AUTORATE
    );
\rxdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(15),
      Q => rxdata(15),
      R => n_49_AUTORATE
    );
\rxdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(16),
      Q => rxdata(16),
      R => n_49_AUTORATE
    );
\rxdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(17),
      Q => rxdata(17),
      R => n_49_AUTORATE
    );
\rxdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(18),
      Q => rxdata(18),
      R => n_49_AUTORATE
    );
\rxdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => I9(19),
      Q => rxdata(19),
      R => n_49_AUTORATE
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(1),
      Q => rxdata(1),
      R => \<const0>\
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(2),
      Q => rxdata(2),
      R => \<const0>\
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(3),
      Q => rxdata(3),
      R => \<const0>\
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(4),
      Q => rxdata(4),
      R => \<const0>\
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(5),
      Q => rxdata(5),
      R => \<const0>\
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(6),
      Q => rxdata(6),
      R => \<const0>\
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(7),
      Q => rxdata(7),
      R => \<const0>\
    );
\rxdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(8),
      Q => rxdata(8),
      R => \<const0>\
    );
\rxdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_data(9),
      Q => rxdata(9),
      R => \<const0>\
    );
sav_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_2_BDMUX,
      Q => \^o1\,
      R => \<const0>\
    );
\sd_rxdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(0),
      Q => sd_rxdata(0),
      R => \<const0>\
    );
\sd_rxdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(1),
      Q => sd_rxdata(1),
      R => \<const0>\
    );
\sd_rxdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(2),
      Q => sd_rxdata(2),
      R => \<const0>\
    );
\sd_rxdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(3),
      Q => sd_rxdata(3),
      R => \<const0>\
    );
\sd_rxdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(4),
      Q => sd_rxdata(4),
      R => \<const0>\
    );
\sd_rxdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(5),
      Q => sd_rxdata(5),
      R => \<const0>\
    );
\sd_rxdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(6),
      Q => sd_rxdata(6),
      R => \<const0>\
    );
\sd_rxdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(7),
      Q => sd_rxdata(7),
      R => \<const0>\
    );
\sd_rxdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(8),
      Q => sd_rxdata(8),
      R => \<const0>\
    );
\sd_rxdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_sd_data_strobe,
      D => rx_data(9),
      Q => sd_rxdata(9),
      R => \<const0>\
    );
trs_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => ce_int,
      D => n_3_BDMUX,
      Q => \^rx_trs\,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_video_decode is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    dec_vid : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dec_h : out STD_LOGIC;
    dec_locked : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_anc_next : out STD_LOGIC;
    dec_edh_next : out STD_LOGIC;
    O3 : out STD_LOGIC;
    anc : out STD_LOGIC;
    O4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O5 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    O17 : out STD_LOGIC;
    O18 : out STD_LOGIC;
    O19 : out STD_LOGIC;
    O20 : out STD_LOGIC;
    O21 : out STD_LOGIC;
    pipe1_ones : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_xyz : in STD_LOGIC;
    I2 : in STD_LOGIC;
    out_reg_edh0 : in STD_LOGIC;
    eav : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_rst_int : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rx_f_now : in STD_LOGIC;
    I5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I6 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I7 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_region : in STD_LOGIC;
    I8 : in STD_LOGIC;
    tx_edh_next : in STD_LOGIC;
    I9 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_video_decode;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_video_decode is
  signal ad_xyz_err : STD_LOGIC;
  signal dec_std : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_std_locked : STD_LOGIC;
  signal n_12_TD : STD_LOGIC;
  signal n_13_TD : STD_LOGIC;
  signal n_15_TD : STD_LOGIC;
  signal n_16_TD : STD_LOGIC;
  signal n_17_TD : STD_LOGIC;
  signal n_18_TD : STD_LOGIC;
  signal n_19_TD : STD_LOGIC;
  signal n_1_AD : STD_LOGIC;
  signal n_20_TD : STD_LOGIC;
  signal n_21_TD : STD_LOGIC;
  signal n_22_TD : STD_LOGIC;
  signal n_2_AD : STD_LOGIC;
  signal n_3_AD : STD_LOGIC;
  signal n_4_AD : STD_LOGIC;
  signal n_5_AD : STD_LOGIC;
  signal n_9_TD : STD_LOGIC;
  signal out_reg_anc : STD_LOGIC;
  signal out_reg_eav : STD_LOGIC;
  signal out_reg_edh : STD_LOGIC;
  signal out_reg_f : STD_LOGIC;
  signal out_reg_h : STD_LOGIC;
  signal s4444 : STD_LOGIC;
  signal td_trs : STD_LOGIC;
  signal td_vid : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal td_xyz : STD_LOGIC;
begin
AD: entity work.smpte_sdiv_smpte_sdi_v3_0_autodetect
    port map (
      I1 => n_21_TD,
      I14 => I14,
      I2 => n_22_TD,
      I3(2) => td_vid(9),
      I3(1) => td_vid(6),
      I3(0) => n_15_TD,
      I4 => n_9_TD,
      O1 => n_1_AD,
      O2 => n_4_AD,
      O3 => n_5_AD,
      Q(1) => n_2_AD,
      Q(0) => n_3_AD,
      SS(0) => SS(0),
      ad_xyz_err => ad_xyz_err,
      dec_std(2 downto 0) => dec_std(2 downto 0),
      dec_std_locked => dec_std_locked,
      \out\(0) => \out\(0),
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      s4444 => s4444,
      td_trs => td_trs,
      td_xyz => td_xyz
    );
FLY: entity work.smpte_sdiv_smpte_sdi_v3_0_flywheel
    port map (
      CO(0) => CO(0),
      D(9 downto 0) => D(9 downto 0),
      E(0) => E(0),
      I1 => I1,
      I10 => I10,
      I11 => I11,
      I12(0) => I12(0),
      I15(0) => I15(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(5 downto 0) => I5(5 downto 0),
      I6(11 downto 0) => I6(11 downto 0),
      I7(11 downto 0) => I7(11 downto 0),
      I8 => I8,
      I9(9) => td_vid(9),
      I9(8) => n_12_TD,
      I9(7) => n_13_TD,
      I9(6) => td_vid(6),
      I9(5) => n_15_TD,
      I9(4) => n_16_TD,
      I9(3) => n_17_TD,
      I9(2) => n_18_TD,
      I9(1) => n_19_TD,
      I9(0) => n_20_TD,
      O1 => O2,
      O10 => dec_vid(1),
      O11 => dec_vid(0),
      O12 => O3,
      O13(0) => O4(0),
      O14 => O5,
      O15 => O6,
      O16(0) => O7(0),
      O17 => O8,
      O18 => O9,
      O19(0) => O10(0),
      O2 => dec_vid(9),
      O20 => O11,
      O21(9 downto 0) => O12(9 downto 0),
      O22 => O13,
      O23 => O14,
      O24 => O15,
      O25 => O16,
      O26 => O17,
      O27 => O18,
      O28 => O19,
      O29 => O20,
      O3 => dec_vid(6),
      O30 => O21,
      O4 => dec_vid(8),
      O5 => dec_vid(7),
      O6 => dec_vid(5),
      O7 => dec_vid(4),
      O8 => dec_vid(3),
      O9 => dec_vid(2),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ad_xyz_err => ad_xyz_err,
      ap_region => ap_region,
      dec_anc_next => dec_anc_next,
      dec_edh_next => dec_edh_next,
      dec_h => dec_h,
      dec_locked => dec_locked,
      dec_std(2 downto 0) => dec_std(2 downto 0),
      dec_std_locked => dec_std_locked,
      \out\(0) => \out\(0),
      out_reg_anc => out_reg_anc,
      out_reg_eav => out_reg_eav,
      out_reg_edh => out_reg_edh,
      out_reg_f => out_reg_f,
      out_reg_h => out_reg_h,
      rx_f_now => rx_f_now,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      rx_xyz => rx_xyz,
      s4444 => s4444,
      td_trs => td_trs,
      td_xyz => td_xyz,
      tx_edh_next => tx_edh_next
    );
TD: entity work.smpte_sdiv_smpte_sdi_v3_0_trs_detect
    port map (
      D(0) => td_trs,
      I1 => n_4_AD,
      I13(0) => I13(0),
      I2 => n_5_AD,
      I3 => n_1_AD,
      I9(9 downto 0) => I9(9 downto 0),
      O1 => O1,
      O2 => n_9_TD,
      O3(9) => td_vid(9),
      O3(8) => n_12_TD,
      O3(7) => n_13_TD,
      O3(6) => td_vid(6),
      O3(5) => n_15_TD,
      O3(4) => n_16_TD,
      O3(3) => n_17_TD,
      O3(2) => n_18_TD,
      O3(1) => n_19_TD,
      O3(0) => n_20_TD,
      O4 => n_21_TD,
      O5 => n_22_TD,
      Q(1) => n_2_AD,
      Q(0) => n_3_AD,
      ad_xyz_err => ad_xyz_err,
      anc => anc,
      eav => eav,
      \out\(0) => \out\(0),
      out_reg_anc => out_reg_anc,
      out_reg_eav => out_reg_eav,
      out_reg_edh => out_reg_edh,
      out_reg_edh0 => out_reg_edh0,
      out_reg_f => out_reg_f,
      out_reg_h => out_reg_h,
      pipe1_ones => pipe1_ones,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      td_xyz => td_xyz
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_video_decode_14 is
  port (
    O1 : out STD_LOGIC;
    dec_vid : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dec_h : out STD_LOGIC;
    dec_locked : out STD_LOGIC;
    dec_anc_next : out STD_LOGIC;
    dec_edh_next : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    O3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O10 : out STD_LOGIC;
    O11 : out STD_LOGIC;
    O12 : out STD_LOGIC;
    O13 : out STD_LOGIC;
    O14 : out STD_LOGIC;
    O15 : out STD_LOGIC;
    O16 : out STD_LOGIC;
    pipe1_ones : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_xyz : in STD_LOGIC;
    I2 : in STD_LOGIC;
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    I3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    I4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_region : in STD_LOGIC;
    I5 : in STD_LOGIC;
    tx_edh_next : in STD_LOGIC;
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of smpte_sdiv_smpte_sdi_v3_0_video_decode_14 : entity is "v_smpte_sdi_v3_0_video_decode";
end smpte_sdiv_smpte_sdi_v3_0_video_decode_14;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_video_decode_14 is
  signal ad_xyz_err : STD_LOGIC;
  signal dec_std : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_std_locked : STD_LOGIC;
  signal n_10_TD : STD_LOGIC;
  signal n_11_TD : STD_LOGIC;
  signal n_13_TD : STD_LOGIC;
  signal n_14_TD : STD_LOGIC;
  signal n_15_TD : STD_LOGIC;
  signal n_16_TD : STD_LOGIC;
  signal n_17_TD : STD_LOGIC;
  signal n_18_TD : STD_LOGIC;
  signal n_19_TD : STD_LOGIC;
  signal n_1_AD : STD_LOGIC;
  signal n_2_AD : STD_LOGIC;
  signal n_3_AD : STD_LOGIC;
  signal n_5_AD : STD_LOGIC;
  signal n_8_TD : STD_LOGIC;
  signal out_reg_anc : STD_LOGIC;
  signal out_reg_eav : STD_LOGIC;
  signal out_reg_edh : STD_LOGIC;
  signal out_reg_f : STD_LOGIC;
  signal out_reg_h : STD_LOGIC;
  signal s4444 : STD_LOGIC;
  signal td_trs : STD_LOGIC;
  signal td_vid : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal td_xyz : STD_LOGIC;
begin
AD: entity work.smpte_sdiv_smpte_sdi_v3_0_autodetect_18
    port map (
      I1(2) => td_vid(9),
      I1(1) => td_vid(6),
      I1(0) => n_13_TD,
      I2 => n_19_TD,
      I20(0) => I20(0),
      I21(0) => I21(0),
      I25 => I25,
      I26 => I26,
      I3 => n_8_TD,
      O1 => n_3_AD,
      O2 => O2,
      O3 => n_5_AD,
      Q(1) => n_1_AD,
      Q(0) => n_2_AD,
      SR(0) => SR(0),
      ad_xyz_err => ad_xyz_err,
      dec_std(2 downto 0) => dec_std(2 downto 0),
      dec_std_locked => dec_std_locked,
      s4444 => s4444,
      td_trs => td_trs,
      td_xyz => td_xyz,
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk
    );
FLY: entity work.smpte_sdiv_smpte_sdi_v3_0_flywheel_17
    port map (
      CO(0) => CO(0),
      D(9 downto 0) => D(9 downto 0),
      I1 => I1,
      I2 => I2,
      I20(0) => I20(0),
      I22(0) => I22(0),
      I28(0) => I28(0),
      I3(11 downto 0) => I3(11 downto 0),
      I4(11 downto 0) => I4(11 downto 0),
      I5 => I5,
      I6(9) => td_vid(9),
      I6(8) => n_10_TD,
      I6(7) => n_11_TD,
      I6(6) => td_vid(6),
      I6(5) => n_13_TD,
      I6(4) => n_14_TD,
      I6(3) => n_15_TD,
      I6(2) => n_16_TD,
      I6(1) => n_17_TD,
      I6(0) => n_18_TD,
      O1 => O1,
      O10 => dec_vid(9),
      O11 => dec_vid(6),
      O12(0) => O3(0),
      O13 => O4,
      O14(0) => O5(0),
      O15 => O6,
      O16 => O7,
      O17 => O8,
      O18(9 downto 0) => O9(9 downto 0),
      O19 => O10,
      O2 => dec_vid(8),
      O20 => O11,
      O21 => O12,
      O22 => O13,
      O23 => O14,
      O24 => O15,
      O25 => O16,
      O3 => dec_vid(7),
      O4 => dec_vid(5),
      O5 => dec_vid(4),
      O6 => dec_vid(3),
      O7 => dec_vid(2),
      O8 => dec_vid(1),
      O9 => dec_vid(0),
      Q(8 downto 0) => Q(8 downto 0),
      ad_xyz_err => ad_xyz_err,
      ap_region => ap_region,
      dec_anc_next => dec_anc_next,
      dec_edh_next => dec_edh_next,
      dec_h => dec_h,
      dec_locked => dec_locked,
      dec_std(2 downto 0) => dec_std(2 downto 0),
      dec_std_locked => dec_std_locked,
      out_reg_anc => out_reg_anc,
      out_reg_eav => out_reg_eav,
      out_reg_edh => out_reg_edh,
      out_reg_f => out_reg_f,
      out_reg_h => out_reg_h,
      rx_xyz => rx_xyz,
      s4444 => s4444,
      td_trs => td_trs,
      td_xyz => td_xyz,
      tx_ce(0) => tx_ce(0),
      tx_edh_next => tx_edh_next,
      tx_usrclk => tx_usrclk
    );
TD: entity work.smpte_sdiv_smpte_sdi_v3_0_trs_detect_19
    port map (
      D(0) => td_trs,
      I1 => n_5_AD,
      I15(9 downto 0) => I15(9 downto 0),
      I2 => n_3_AD,
      I20(0) => I20(0),
      I3(1) => n_1_AD,
      I3(0) => n_2_AD,
      O1 => n_8_TD,
      O2 => n_19_TD,
      Q(9) => td_vid(9),
      Q(8) => n_10_TD,
      Q(7) => n_11_TD,
      Q(6) => td_vid(6),
      Q(5) => n_13_TD,
      Q(4) => n_14_TD,
      Q(3) => n_15_TD,
      Q(2) => n_16_TD,
      Q(1) => n_17_TD,
      Q(0) => n_18_TD,
      SR(0) => SR(0),
      ad_xyz_err => ad_xyz_err,
      out_reg_anc => out_reg_anc,
      out_reg_eav => out_reg_eav,
      out_reg_edh => out_reg_edh,
      out_reg_f => out_reg_f,
      out_reg_h => out_reg_h,
      pipe1_ones => pipe1_ones,
      td_xyz => td_xyz,
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_edh_processor is
  port (
    trs : out STD_LOGIC;
    O1 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O2 : out STD_LOGIC;
    anc : out STD_LOGIC;
    O3 : out STD_LOGIC;
    O4 : out STD_LOGIC;
    O5 : out STD_LOGIC;
    O6 : out STD_LOGIC;
    O7 : out STD_LOGIC;
    O8 : out STD_LOGIC;
    O9 : out STD_LOGIC;
    O10 : out STD_LOGIC;
    rx_edh_packet_flags : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_edh_anc : out STD_LOGIC;
    rx_edh_ap : out STD_LOGIC;
    rx_edh_ff : out STD_LOGIC;
    rx_edh_errcnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_edh_ap_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_ff_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_anc_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    pipe1_ones : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_xyz : in STD_LOGIC;
    I2 : in STD_LOGIC;
    out_reg_edh0 : in STD_LOGIC;
    eav : in STD_LOGIC;
    rx_rst_int : in STD_LOGIC;
    I3 : in STD_LOGIC;
    I4 : in STD_LOGIC;
    rx_f_now : in STD_LOGIC;
    rx_edh_errcnt_en : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I5 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I16 : in STD_LOGIC
  );
end smpte_sdiv_smpte_sdi_v3_0_edh_processor;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_edh_processor is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^o10\ : STD_LOGIC;
  signal \^o3\ : STD_LOGIC;
  signal \^o6\ : STD_LOGIC;
  signal anc_edh_local : STD_LOGIC;
  signal ap_crc : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_crc16 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \ap_edh0__0\ : STD_LOGIC;
  signal ap_region : STD_LOGIC;
  signal ap_valid : STD_LOGIC;
  signal checksum_reg : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal checksum_reg_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dec_anc_next : STD_LOGIC;
  signal dec_edh_next : STD_LOGIC;
  signal dec_h : STD_LOGIC;
  signal dec_locked : STD_LOGIC;
  signal dec_vid : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ff_crc : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ff_crc16 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal ff_crc_valid : STD_LOGIC;
  signal \ff_edh0__0\ : STD_LOGIC;
  signal flag_bus : STD_LOGIC_VECTOR ( 0 to 0 );
  signal n_0_EDH_ERRCNT : STD_LOGIC;
  signal n_0_EDH_FLAGS : STD_LOGIC;
  signal n_0_errcnt_en_reg : STD_LOGIC;
  signal n_0_locked_reg : STD_LOGIC;
  signal n_12_EDH_RX : STD_LOGIC;
  signal n_13_EDH_RX : STD_LOGIC;
  signal n_14_EDH_RX : STD_LOGIC;
  signal n_15_EDH_RX : STD_LOGIC;
  signal n_16_EDH_RX : STD_LOGIC;
  signal n_17_EDH_RX : STD_LOGIC;
  signal n_18_EDH_RX : STD_LOGIC;
  signal n_19_EDH_RX : STD_LOGIC;
  signal n_20_EDH_RX : STD_LOGIC;
  signal n_21_DEC : STD_LOGIC;
  signal n_21_EDH_RX : STD_LOGIC;
  signal n_22_DEC : STD_LOGIC;
  signal n_22_EDH_RX : STD_LOGIC;
  signal n_23_DEC : STD_LOGIC;
  signal n_23_EDH_RX : STD_LOGIC;
  signal n_24_DEC : STD_LOGIC;
  signal n_24_EDH_RX : STD_LOGIC;
  signal n_25_DEC : STD_LOGIC;
  signal n_25_EDH_RX : STD_LOGIC;
  signal n_26_DEC : STD_LOGIC;
  signal n_26_EDH_RX : STD_LOGIC;
  signal n_27_DEC : STD_LOGIC;
  signal n_2_EDH_TX : STD_LOGIC;
  signal n_30_DEC : STD_LOGIC;
  signal n_31_DEC : STD_LOGIC;
  signal n_33_DEC : STD_LOGIC;
  signal n_37_DEC : STD_LOGIC;
  signal n_38_DEC : STD_LOGIC;
  signal n_41_DEC : STD_LOGIC;
  signal n_42_DEC : STD_LOGIC;
  signal n_43_EDH_RX : STD_LOGIC;
  signal n_44_DEC : STD_LOGIC;
  signal n_44_EDH_RX : STD_LOGIC;
  signal n_45_EDH_RX : STD_LOGIC;
  signal n_46_EDH_RX : STD_LOGIC;
  signal n_47_EDH_RX : STD_LOGIC;
  signal n_48_DEC : STD_LOGIC;
  signal n_48_EDH_RX : STD_LOGIC;
  signal n_49_DEC : STD_LOGIC;
  signal n_49_EDH_RX : STD_LOGIC;
  signal n_4_EDH_TX : STD_LOGIC;
  signal n_50_DEC : STD_LOGIC;
  signal n_50_EDH_RX : STD_LOGIC;
  signal n_51_DEC : STD_LOGIC;
  signal n_51_EDH_RX : STD_LOGIC;
  signal n_52_DEC : STD_LOGIC;
  signal n_52_EDH_RX : STD_LOGIC;
  signal n_53_DEC : STD_LOGIC;
  signal n_53_EDH_RX : STD_LOGIC;
  signal n_54_DEC : STD_LOGIC;
  signal n_54_EDH_RX : STD_LOGIC;
  signal n_55_DEC : STD_LOGIC;
  signal n_55_EDH_RX : STD_LOGIC;
  signal n_56_DEC : STD_LOGIC;
  signal n_56_EDH_RX : STD_LOGIC;
  signal n_57_EDH_RX : STD_LOGIC;
  signal n_58_EDH_RX : STD_LOGIC;
  signal n_59_EDH_RX : STD_LOGIC;
  signal n_5_EDH_TX : STD_LOGIC;
  signal n_6_EDH_TX : STD_LOGIC;
  signal n_7_EDH_RX : STD_LOGIC;
  signal next_state25_in : STD_LOGIC;
  signal \^rx_edh_packet_flags\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_edh_next : STD_LOGIC;
  signal tx_edh_packet : STD_LOGIC;
begin
  O10 <= \^o10\;
  O3 <= \^o3\;
  O6 <= \^o6\;
  rx_edh_packet_flags(0) <= \^rx_edh_packet_flags\(0);
ANC_RC: entity work.smpte_sdiv_smpte_sdi_v3_0_anc_rx
    port map (
      I1 => n_55_DEC,
      I10(0) => I10(0),
      I2 => n_25_DEC,
      Q(2 downto 0) => checksum_reg(8 downto 6),
      S(0) => n_26_DEC,
      anc_edh_local => anc_edh_local,
      dec_anc_next => dec_anc_next,
      dec_edh_next => dec_edh_next,
      dec_locked => dec_locked,
      dec_vid(9 downto 0) => dec_vid(9 downto 0),
      \out\(0) => \out\(0),
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      tx_edh_packet => tx_edh_packet
    );
DEC: entity work.smpte_sdiv_smpte_sdi_v3_0_video_decode
    port map (
      CO(0) => CO(0),
      D(9) => n_27_DEC,
      D(8) => ff_crc16(14),
      D(7) => ff_crc16(11),
      D(6) => n_30_DEC,
      D(5) => n_31_DEC,
      D(4) => ff_crc16(8),
      D(3) => n_33_DEC,
      D(2) => ff_crc16(6),
      D(1 downto 0) => ff_crc16(2 downto 1),
      E(0) => E(0),
      I1 => I1,
      I10 => n_0_locked_reg,
      I11 => n_0_errcnt_en_reg,
      I12(0) => SR(0),
      I13(0) => I8(0),
      I14 => I9,
      I15(0) => I11(0),
      I2 => I2,
      I3 => I3,
      I4 => I4,
      I5(5 downto 0) => checksum_reg_0(5 downto 0),
      I6(11 downto 10) => ap_crc(12 downto 11),
      I6(9 downto 0) => ap_crc(9 downto 0),
      I7(11 downto 10) => ff_crc(12 downto 11),
      I7(9 downto 0) => ff_crc(9 downto 0),
      I8 => \^o3\,
      I9(9 downto 0) => Q(9 downto 0),
      O1 => trs,
      O10(0) => n_26_DEC,
      O11 => n_37_DEC,
      O12(9) => n_38_DEC,
      O12(8) => ap_crc16(14),
      O12(7) => ap_crc16(11),
      O12(6) => n_41_DEC,
      O12(5) => n_42_DEC,
      O12(4) => ap_crc16(8),
      O12(3) => n_44_DEC,
      O12(2) => ap_crc16(6),
      O12(1 downto 0) => ap_crc16(2 downto 1),
      O13 => n_48_DEC,
      O14 => n_49_DEC,
      O15 => n_50_DEC,
      O16 => n_51_DEC,
      O17 => n_52_DEC,
      O18 => n_53_DEC,
      O19 => n_54_DEC,
      O2 => O1,
      O20 => n_55_DEC,
      O21 => n_56_DEC,
      O3 => O2,
      O4(0) => next_state25_in,
      O5 => O4,
      O6 => n_22_DEC,
      O7(0) => n_23_DEC,
      O8 => n_24_DEC,
      O9 => n_25_DEC,
      Q(2 downto 0) => checksum_reg(8 downto 6),
      S(0) => n_12_EDH_RX,
      SR(0) => n_21_DEC,
      SS(0) => SS(0),
      anc => anc,
      ap_region => ap_region,
      dec_anc_next => dec_anc_next,
      dec_edh_next => dec_edh_next,
      dec_h => dec_h,
      dec_locked => dec_locked,
      dec_vid(9 downto 0) => dec_vid(9 downto 0),
      eav => eav,
      \out\(0) => \out\(0),
      out_reg_edh0 => out_reg_edh0,
      pipe1_ones => pipe1_ones,
      rx_f_now => rx_f_now,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      rx_xyz => rx_xyz,
      tx_edh_next => tx_edh_next
    );
EDH_CRC: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_crc
    port map (
      CO(0) => \ff_edh0__0\,
      D(9) => n_38_DEC,
      D(8) => ap_crc16(14),
      D(7) => ap_crc16(11),
      D(6) => n_41_DEC,
      D(5) => n_42_DEC,
      D(4) => ap_crc16(8),
      D(3) => n_44_DEC,
      D(2) => ap_crc16(6),
      D(1 downto 0) => ap_crc16(2 downto 1),
      I1 => n_49_DEC,
      I10 => n_19_EDH_RX,
      I11 => n_20_EDH_RX,
      I12 => n_15_EDH_RX,
      I13 => n_16_EDH_RX,
      I14 => n_17_EDH_RX,
      I15 => n_46_EDH_RX,
      I16 => n_45_EDH_RX,
      I17 => n_44_EDH_RX,
      I18 => n_59_EDH_RX,
      I19 => n_58_EDH_RX,
      I2 => n_50_DEC,
      I20 => n_57_EDH_RX,
      I21 => n_24_EDH_RX,
      I22 => n_25_EDH_RX,
      I23 => n_26_EDH_RX,
      I24 => n_21_EDH_RX,
      I25 => n_22_EDH_RX,
      I26 => n_23_EDH_RX,
      I27 => n_56_EDH_RX,
      I28 => n_55_EDH_RX,
      I29 => n_54_EDH_RX,
      I3 => n_48_EDH_RX,
      I30(9) => n_27_DEC,
      I30(8) => ff_crc16(14),
      I30(7) => ff_crc16(11),
      I30(6) => n_30_DEC,
      I30(5) => n_31_DEC,
      I30(4) => ff_crc16(8),
      I30(3) => n_33_DEC,
      I30(2) => ff_crc16(6),
      I30(1 downto 0) => ff_crc16(2 downto 1),
      I31 => n_37_DEC,
      I32 => n_48_DEC,
      I33 => n_43_EDH_RX,
      I34 => n_53_EDH_RX,
      I35 => n_22_DEC,
      I36(0) => n_23_DEC,
      I37(0) => I12(0),
      I38 => n_24_DEC,
      I4 => n_47_EDH_RX,
      I5 => n_49_EDH_RX,
      I6 => n_52_EDH_RX,
      I7 => n_51_EDH_RX,
      I8 => n_50_EDH_RX,
      I9 => n_18_EDH_RX,
      O1(0) => \ap_edh0__0\,
      O2(12 downto 0) => ap_crc(12 downto 0),
      O3 => \^o3\,
      Q(11 downto 10) => ff_crc(12 downto 11),
      Q(9 downto 0) => ff_crc(9 downto 0),
      S(0) => n_13_EDH_RX,
      SR(0) => n_21_DEC,
      ap_region => ap_region,
      ap_valid => ap_valid,
      dec_h => dec_h,
      dec_locked => dec_locked,
      dec_vid(3 downto 2) => dec_vid(7 downto 6),
      dec_vid(1 downto 0) => dec_vid(3 downto 2),
      ff_crc_valid => ff_crc_valid,
      \out\(0) => \out\(0),
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk
    );
EDH_ERRCNT: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_errcnt
    port map (
      I1 => n_0_errcnt_en_reg,
      I16 => I16,
      I2 => n_0_EDH_FLAGS,
      O1 => n_0_EDH_ERRCNT,
      O2(15 downto 0) => rx_edh_errcnt(15 downto 0),
      \out\(0) => \out\(0),
      rx_usrclk => rx_usrclk,
      tx_edh_next => tx_edh_next
    );
EDH_FLAGS: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_flags
    port map (
      D(3) => n_7_EDH_RX,
      D(2) => n_4_EDH_TX,
      D(1) => n_5_EDH_TX,
      D(0) => flag_bus(0),
      E(0) => n_6_EDH_TX,
      I1 => n_0_EDH_ERRCNT,
      I13(0) => I13(0),
      I14(0) => I14(0),
      I15(0) => I15(0),
      O1 => n_0_EDH_FLAGS,
      rx_edh_anc => rx_edh_anc,
      rx_edh_ap => rx_edh_ap,
      rx_edh_errcnt_en(15 downto 0) => rx_edh_errcnt_en(15 downto 0),
      rx_edh_ff => rx_edh_ff,
      rx_edh_packet_flags(0) => \^rx_edh_packet_flags\(0),
      rx_usrclk => rx_usrclk
    );
EDH_LOC: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_loc
    port map (
      I1 => n_51_DEC,
      rx_usrclk => rx_usrclk,
      tx_edh_next => tx_edh_next
    );
EDH_RX: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_rx
    port map (
      CO(0) => \ff_edh0__0\,
      D(1) => n_7_EDH_RX,
      D(0) => flag_bus(0),
      I1(0) => \ap_edh0__0\,
      I2 => n_2_EDH_TX,
      I3(2 downto 0) => ap_crc(11 downto 9),
      I4 => n_25_DEC,
      I5 => I5,
      I6 => n_53_DEC,
      I7 => n_54_DEC,
      I8(0) => I6(0),
      O1 => O5,
      O10 => \^o10\,
      O11 => n_16_EDH_RX,
      O12 => n_17_EDH_RX,
      O13 => n_18_EDH_RX,
      O14 => n_19_EDH_RX,
      O15 => n_20_EDH_RX,
      O16 => n_21_EDH_RX,
      O17 => n_22_EDH_RX,
      O18 => n_23_EDH_RX,
      O19 => n_24_EDH_RX,
      O2 => O7,
      O20 => n_25_EDH_RX,
      O21 => n_26_EDH_RX,
      O22 => n_43_EDH_RX,
      O23 => n_44_EDH_RX,
      O24 => n_45_EDH_RX,
      O25 => n_46_EDH_RX,
      O26 => n_47_EDH_RX,
      O27 => n_48_EDH_RX,
      O28 => n_49_EDH_RX,
      O29 => n_50_EDH_RX,
      O3 => O8,
      O30 => n_51_EDH_RX,
      O31 => n_52_EDH_RX,
      O32 => n_53_EDH_RX,
      O33 => n_54_EDH_RX,
      O34 => n_55_EDH_RX,
      O35 => n_56_EDH_RX,
      O36 => n_57_EDH_RX,
      O37 => n_58_EDH_RX,
      O38 => n_59_EDH_RX,
      O4(0) => next_state25_in,
      O5 => O9,
      O6 => \^o6\,
      O7(0) => n_13_EDH_RX,
      O8 => n_14_EDH_RX,
      O9 => n_15_EDH_RX,
      Q(5 downto 0) => checksum_reg_0(5 downto 0),
      S(0) => n_12_EDH_RX,
      anc_edh_local => anc_edh_local,
      ap_valid => ap_valid,
      dec_edh_next => dec_edh_next,
      dec_vid(9 downto 0) => dec_vid(9 downto 0),
      ff_crc_valid => ff_crc_valid,
      \out\(0) => \out\(0),
      rx_edh_anc_flags(4 downto 0) => rx_edh_anc_flags(4 downto 0),
      rx_edh_ap_flags(4 downto 0) => rx_edh_ap_flags(4 downto 0),
      rx_edh_ff_flags(4 downto 0) => rx_edh_ff_flags(4 downto 0),
      rx_edh_packet_flags(0) => \^rx_edh_packet_flags\(0),
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      tx_edh_next => tx_edh_next
    );
EDH_TX: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_tx
    port map (
      D(1) => n_4_EDH_TX,
      D(0) => n_5_EDH_TX,
      E(0) => n_6_EDH_TX,
      I1 => n_14_EDH_RX,
      I7(0) => I7(0),
      O1 => \^o6\,
      O2 => n_2_EDH_TX,
      O3 => \^o10\,
      dec_vid(3 downto 0) => dec_vid(5 downto 2),
      \out\(0) => \out\(0),
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      tx_edh_next => tx_edh_next,
      tx_edh_packet => tx_edh_packet
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
errcnt_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_56_DEC,
      Q => n_0_errcnt_en_reg,
      R => \<const0>\
    );
locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => n_52_DEC,
      Q => n_0_locked_reg,
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity \smpte_sdiv_smpte_sdi_v3_0_edh_processor__parameterized0\ is
  port (
    O1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O2 : out STD_LOGIC;
    pipe1_ones : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_xyz : in STD_LOGIC;
    I2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I3 : in STD_LOGIC;
    tx_din_rdy : in STD_LOGIC;
    I4 : in STD_LOGIC;
    I5 : in STD_LOGIC;
    I6 : in STD_LOGIC;
    I7 : in STD_LOGIC;
    I8 : in STD_LOGIC;
    I9 : in STD_LOGIC;
    I10 : in STD_LOGIC;
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC;
    I14 : in STD_LOGIC;
    ins_edh_reg : in STD_LOGIC;
    I15 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I16 : in STD_LOGIC;
    I17 : in STD_LOGIC;
    I18 : in STD_LOGIC;
    I19 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    I20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I25 : in STD_LOGIC;
    I26 : in STD_LOGIC;
    I27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I29 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \smpte_sdiv_smpte_sdi_v3_0_edh_processor__parameterized0\ : entity is "v_smpte_sdi_v3_0_edh_processor";
end \smpte_sdiv_smpte_sdi_v3_0_edh_processor__parameterized0\;

architecture STRUCTURE of \smpte_sdiv_smpte_sdi_v3_0_edh_processor__parameterized0\ is
  signal \EDH_FLAGS/ap_edh0__0\ : STD_LOGIC;
  signal \EDH_FLAGS/ff_edh0__0\ : STD_LOGIC;
  signal anc_edh_local : STD_LOGIC;
  signal ap_crc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_crc16 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal ap_region : STD_LOGIC;
  signal ap_valid : STD_LOGIC;
  signal checksum_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal dec_anc_next : STD_LOGIC;
  signal dec_edh_next : STD_LOGIC;
  signal dec_h : STD_LOGIC;
  signal dec_locked : STD_LOGIC;
  signal dec_vid : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal edh_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ff_crc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ff_crc16 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal ff_crc_valid : STD_LOGIC;
  signal \n_0_y_in_reg[0]_i_2\ : STD_LOGIC;
  signal \n_0_y_in_reg[1]_i_2\ : STD_LOGIC;
  signal \n_0_y_in_reg[2]_i_2\ : STD_LOGIC;
  signal \n_0_y_in_reg[3]_i_2\ : STD_LOGIC;
  signal \n_0_y_in_reg[4]_i_2\ : STD_LOGIC;
  signal \n_0_y_in_reg[5]_i_2\ : STD_LOGIC;
  signal n_10_EDH_RX : STD_LOGIC;
  signal n_11_EDH_RX : STD_LOGIC;
  signal n_11_EDH_TX : STD_LOGIC;
  signal n_12_EDH_RX : STD_LOGIC;
  signal n_13_EDH_RX : STD_LOGIC;
  signal n_14_EDH_RX : STD_LOGIC;
  signal n_15_EDH_RX : STD_LOGIC;
  signal n_16_EDH_RX : STD_LOGIC;
  signal n_17_DEC : STD_LOGIC;
  signal n_17_EDH_RX : STD_LOGIC;
  signal n_18_DEC : STD_LOGIC;
  signal n_18_EDH_RX : STD_LOGIC;
  signal n_19_DEC : STD_LOGIC;
  signal n_19_EDH_RX : STD_LOGIC;
  signal n_1_EDH_CRC : STD_LOGIC;
  signal n_20_DEC : STD_LOGIC;
  signal n_20_EDH_RX : STD_LOGIC;
  signal n_21_DEC : STD_LOGIC;
  signal n_21_EDH_RX : STD_LOGIC;
  signal n_22_DEC : STD_LOGIC;
  signal n_22_EDH_RX : STD_LOGIC;
  signal n_23_EDH_RX : STD_LOGIC;
  signal n_24_EDH_RX : STD_LOGIC;
  signal n_25_DEC : STD_LOGIC;
  signal n_25_EDH_RX : STD_LOGIC;
  signal n_26_DEC : STD_LOGIC;
  signal n_26_EDH_RX : STD_LOGIC;
  signal n_27_EDH_RX : STD_LOGIC;
  signal n_28_DEC : STD_LOGIC;
  signal n_28_EDH_RX : STD_LOGIC;
  signal n_29_EDH_RX : STD_LOGIC;
  signal n_30_EDH_RX : STD_LOGIC;
  signal n_31_EDH_RX : STD_LOGIC;
  signal n_32_DEC : STD_LOGIC;
  signal n_32_EDH_RX : STD_LOGIC;
  signal n_33_DEC : STD_LOGIC;
  signal n_33_EDH_RX : STD_LOGIC;
  signal n_34_EDH_RX : STD_LOGIC;
  signal n_35_EDH_RX : STD_LOGIC;
  signal n_36_DEC : STD_LOGIC;
  signal n_36_EDH_RX : STD_LOGIC;
  signal n_37_DEC : STD_LOGIC;
  signal n_37_EDH_RX : STD_LOGIC;
  signal n_38_EDH_RX : STD_LOGIC;
  signal n_39_DEC : STD_LOGIC;
  signal n_39_EDH_RX : STD_LOGIC;
  signal n_40_EDH_RX : STD_LOGIC;
  signal n_43_DEC : STD_LOGIC;
  signal n_44_DEC : STD_LOGIC;
  signal n_45_DEC : STD_LOGIC;
  signal n_46_DEC : STD_LOGIC;
  signal n_47_DEC : STD_LOGIC;
  signal n_48_DEC : STD_LOGIC;
  signal n_49_DEC : STD_LOGIC;
  signal next_state25_in : STD_LOGIC;
  signal rx_ff_crc_valid : STD_LOGIC;
  signal tx_edh_next : STD_LOGIC;
  signal tx_edh_packet : STD_LOGIC;
  signal tx_vid_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_in_reg[0]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \y_in_reg[1]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \y_in_reg[2]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \y_in_reg[3]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \y_in_reg[4]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \y_in_reg[5]_i_2\ : label is "soft_lutpair175";
begin
ANC_RC: entity work.smpte_sdiv_smpte_sdi_v3_0_anc_rx_13
    port map (
      I1 => n_49_DEC,
      I2 => n_21_DEC,
      I20(0) => I20(0),
      I27(0) => I27(0),
      anc_edh_local => anc_edh_local,
      dec_anc_next => dec_anc_next,
      dec_edh_next => dec_edh_next,
      dec_locked => dec_locked,
      dec_vid(9 downto 0) => dec_vid(9 downto 0),
      tx_ce(0) => tx_ce(0),
      tx_edh_packet => tx_edh_packet,
      tx_usrclk => tx_usrclk
    );
DEC: entity work.smpte_sdiv_smpte_sdi_v3_0_video_decode_14
    port map (
      CO(0) => next_state25_in,
      D(9) => n_22_DEC,
      D(8) => ap_crc16(14),
      D(7) => ap_crc16(11),
      D(6) => n_25_DEC,
      D(5) => n_26_DEC,
      D(4) => ap_crc16(8),
      D(3) => n_28_DEC,
      D(2) => ap_crc16(6),
      D(1 downto 0) => ap_crc16(2 downto 1),
      I1 => I1,
      I15(9 downto 0) => I15(9 downto 0),
      I2 => I2,
      I20(0) => I20(0),
      I21(0) => I21(0),
      I22(0) => I22(0),
      I25 => I25,
      I26 => I26,
      I28(0) => I28(0),
      I3(11 downto 10) => ap_crc(12 downto 11),
      I3(9 downto 0) => ap_crc(9 downto 0),
      I4(11 downto 10) => ff_crc(12 downto 11),
      I4(9 downto 0) => ff_crc(9 downto 0),
      I5 => n_1_EDH_CRC,
      O1 => O1,
      O10 => n_43_DEC,
      O11 => n_44_DEC,
      O12 => n_45_DEC,
      O13 => n_46_DEC,
      O14 => n_47_DEC,
      O15 => n_48_DEC,
      O16 => n_49_DEC,
      O2 => O2,
      O3(0) => n_17_DEC,
      O4 => n_18_DEC,
      O5(0) => n_19_DEC,
      O6 => n_20_DEC,
      O7 => n_21_DEC,
      O8 => n_32_DEC,
      O9(9) => n_33_DEC,
      O9(8) => ff_crc16(14),
      O9(7) => ff_crc16(11),
      O9(6) => n_36_DEC,
      O9(5) => n_37_DEC,
      O9(4) => ff_crc16(8),
      O9(3) => n_39_DEC,
      O9(2) => ff_crc16(6),
      O9(1 downto 0) => ff_crc16(2 downto 1),
      Q(8 downto 0) => checksum_reg(8 downto 0),
      SR(0) => SR(0),
      ap_region => ap_region,
      dec_anc_next => dec_anc_next,
      dec_edh_next => dec_edh_next,
      dec_h => dec_h,
      dec_locked => dec_locked,
      dec_vid(9 downto 0) => dec_vid(9 downto 0),
      pipe1_ones => pipe1_ones,
      rx_xyz => rx_xyz,
      tx_ce(0) => tx_ce(0),
      tx_edh_next => tx_edh_next,
      tx_usrclk => tx_usrclk
    );
EDH_CRC: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_crc_15
    port map (
      CO(0) => \EDH_FLAGS/ff_edh0__0\,
      D(9) => n_22_DEC,
      D(8) => ap_crc16(14),
      D(7) => ap_crc16(11),
      D(6) => n_25_DEC,
      D(5) => n_26_DEC,
      D(4) => ap_crc16(8),
      D(3) => n_28_DEC,
      D(2) => ap_crc16(6),
      D(1 downto 0) => ap_crc16(2 downto 1),
      I1 => n_44_DEC,
      I10 => n_29_EDH_RX,
      I11 => n_28_EDH_RX,
      I12 => n_20_EDH_RX,
      I13 => n_19_EDH_RX,
      I14 => n_21_EDH_RX,
      I15 => n_36_EDH_RX,
      I16 => n_35_EDH_RX,
      I17 => n_37_EDH_RX,
      I18 => n_39_EDH_RX,
      I19 => n_38_EDH_RX,
      I2 => n_45_DEC,
      I20 => n_40_EDH_RX,
      I21 => n_15_EDH_RX,
      I22 => n_16_EDH_RX,
      I23 => n_17_EDH_RX,
      I24 => n_12_EDH_RX,
      I25 => n_13_EDH_RX,
      I26 => n_14_EDH_RX,
      I27 => n_33_EDH_RX,
      I28 => n_32_EDH_RX,
      I29 => n_34_EDH_RX,
      I3 => n_23_EDH_RX,
      I30(9) => n_33_DEC,
      I30(8) => ff_crc16(14),
      I30(7) => ff_crc16(11),
      I30(6) => n_36_DEC,
      I30(5) => n_37_DEC,
      I30(4) => ff_crc16(8),
      I30(3) => n_39_DEC,
      I30(2) => ff_crc16(6),
      I30(1 downto 0) => ff_crc16(2 downto 1),
      I31(0) => I20(0),
      I32 => n_32_DEC,
      I33 => n_43_DEC,
      I34 => n_18_EDH_RX,
      I35 => n_31_EDH_RX,
      I36 => n_18_DEC,
      I37(0) => n_19_DEC,
      I38 => n_20_DEC,
      I4 => n_22_EDH_RX,
      I5 => n_24_EDH_RX,
      I6 => n_27_EDH_RX,
      I7 => n_26_EDH_RX,
      I8 => n_25_EDH_RX,
      I9 => n_30_EDH_RX,
      O1 => n_1_EDH_CRC,
      O2(0) => \EDH_FLAGS/ap_edh0__0\,
      O3(15 downto 0) => ap_crc(15 downto 0),
      Q(15 downto 0) => ff_crc(15 downto 0),
      S(0) => n_10_EDH_RX,
      SR(0) => n_17_DEC,
      ap_region => ap_region,
      ap_valid => ap_valid,
      dec_h => dec_h,
      dec_locked => dec_locked,
      dec_vid(3 downto 2) => dec_vid(7 downto 6),
      dec_vid(1 downto 0) => dec_vid(3 downto 2),
      ff_crc_valid => ff_crc_valid,
      tx_ce(0) => tx_ce(0),
      tx_usrclk => tx_usrclk
    );
EDH_LOC: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_loc_11
    port map (
      I1 => n_46_DEC,
      tx_edh_next => tx_edh_next,
      tx_usrclk => tx_usrclk
    );
EDH_RX: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_rx_16
    port map (
      CO(0) => next_state25_in,
      I1 => n_47_DEC,
      I2 => n_48_DEC,
      I20(0) => I20(0),
      I23(0) => I23(0),
      I3 => n_11_EDH_TX,
      O1 => n_11_EDH_RX,
      O10 => n_19_EDH_RX,
      O11 => n_20_EDH_RX,
      O12 => n_21_EDH_RX,
      O13 => n_22_EDH_RX,
      O14 => n_23_EDH_RX,
      O15 => n_24_EDH_RX,
      O16 => n_25_EDH_RX,
      O17 => n_26_EDH_RX,
      O18 => n_27_EDH_RX,
      O19 => n_28_EDH_RX,
      O2(0) => \EDH_FLAGS/ap_edh0__0\,
      O20 => n_29_EDH_RX,
      O21 => n_30_EDH_RX,
      O22 => n_31_EDH_RX,
      O23 => n_32_EDH_RX,
      O24 => n_33_EDH_RX,
      O25 => n_34_EDH_RX,
      O26 => n_35_EDH_RX,
      O27 => n_36_EDH_RX,
      O28 => n_37_EDH_RX,
      O29 => n_38_EDH_RX,
      O3 => n_12_EDH_RX,
      O30 => n_39_EDH_RX,
      O31 => n_40_EDH_RX,
      O4 => n_13_EDH_RX,
      O5 => n_14_EDH_RX,
      O6 => n_15_EDH_RX,
      O7 => n_16_EDH_RX,
      O8 => n_17_EDH_RX,
      O9 => n_18_EDH_RX,
      Q(2 downto 0) => ff_crc(11 downto 9),
      S(0) => n_10_EDH_RX,
      ap_valid => ap_valid,
      dec_edh_next => dec_edh_next,
      dec_vid(9 downto 0) => dec_vid(9 downto 0),
      \out\(8 downto 0) => checksum_reg(8 downto 0),
      rx_ff_crc_valid => rx_ff_crc_valid,
      tx_ce(0) => tx_ce(0),
      tx_edh_next => tx_edh_next,
      tx_usrclk => tx_usrclk
    );
EDH_TX: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_tx_12
    port map (
      CO(0) => \EDH_FLAGS/ff_edh0__0\,
      D(9 downto 0) => tx_vid_out(9 downto 0),
      I1(15 downto 0) => ff_crc(15 downto 0),
      I2 => n_11_EDH_RX,
      I20(0) => I20(0),
      I24(0) => I24(0),
      O1 => n_11_EDH_TX,
      Q(15 downto 0) => ap_crc(15 downto 0),
      SR(0) => SR(0),
      anc_edh_local => anc_edh_local,
      ap_valid => ap_valid,
      dec_vid(9 downto 0) => dec_vid(9 downto 0),
      ff_crc_valid => ff_crc_valid,
      rx_ff_crc_valid => rx_ff_crc_valid,
      tx_ce(0) => tx_ce(0),
      tx_edh_next => tx_edh_next,
      tx_edh_packet => tx_edh_packet,
      tx_usrclk => tx_usrclk
    );
\vid_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(0),
      Q => edh_out(0),
      R => I29(0)
    );
\vid_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(1),
      Q => edh_out(1),
      R => I29(0)
    );
\vid_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(2),
      Q => edh_out(2),
      R => I29(0)
    );
\vid_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(3),
      Q => edh_out(3),
      R => I29(0)
    );
\vid_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(4),
      Q => edh_out(4),
      R => I29(0)
    );
\vid_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(5),
      Q => edh_out(5),
      R => I29(0)
    );
\vid_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(6),
      Q => edh_out(6),
      R => I29(0)
    );
\vid_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(7),
      Q => edh_out(7),
      R => I29(0)
    );
\vid_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(8),
      Q => edh_out(8),
      R => I29(0)
    );
\vid_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => tx_ce(0),
      D => tx_vid_out(9),
      Q => edh_out(9),
      R => I29(0)
    );
\y_in_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBCB08083808"
    )
    port map (
      I0 => \n_0_y_in_reg[0]_i_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => I11,
      I4 => tx_din_rdy,
      I5 => I12,
      O => D(0)
    );
\y_in_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => edh_out(0),
      I1 => ins_edh_reg,
      I2 => I15(0),
      O => \n_0_y_in_reg[0]_i_2\
    );
\y_in_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBCB08083808"
    )
    port map (
      I0 => \n_0_y_in_reg[1]_i_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => I13,
      I4 => tx_din_rdy,
      I5 => I14,
      O => D(1)
    );
\y_in_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => edh_out(1),
      I1 => ins_edh_reg,
      I2 => I15(1),
      O => \n_0_y_in_reg[1]_i_2\
    );
\y_in_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBCB08083808"
    )
    port map (
      I0 => \n_0_y_in_reg[2]_i_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => I3,
      I4 => tx_din_rdy,
      I5 => I4,
      O => D(2)
    );
\y_in_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => edh_out(2),
      I1 => ins_edh_reg,
      I2 => I15(2),
      O => \n_0_y_in_reg[2]_i_2\
    );
\y_in_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBCB08083808"
    )
    port map (
      I0 => \n_0_y_in_reg[3]_i_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => I5,
      I4 => tx_din_rdy,
      I5 => I6,
      O => D(3)
    );
\y_in_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => edh_out(3),
      I1 => ins_edh_reg,
      I2 => I15(3),
      O => \n_0_y_in_reg[3]_i_2\
    );
\y_in_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBCB08083808"
    )
    port map (
      I0 => \n_0_y_in_reg[4]_i_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => I7,
      I4 => tx_din_rdy,
      I5 => I8,
      O => D(4)
    );
\y_in_reg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => edh_out(4),
      I1 => ins_edh_reg,
      I2 => I15(4),
      O => \n_0_y_in_reg[4]_i_2\
    );
\y_in_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBCB08083808"
    )
    port map (
      I0 => \n_0_y_in_reg[5]_i_2\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => I9,
      I4 => tx_din_rdy,
      I5 => I10,
      O => D(5)
    );
\y_in_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
    port map (
      I0 => edh_out(5),
      I1 => ins_edh_reg,
      I2 => I15(5),
      O => \n_0_y_in_reg[5]_i_2\
    );
\y_in_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => edh_out(6),
      I1 => ins_edh_reg,
      I2 => I15(6),
      I3 => Q(0),
      I4 => Q(1),
      I5 => I16,
      O => D(6)
    );
\y_in_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => edh_out(7),
      I1 => ins_edh_reg,
      I2 => I15(7),
      I3 => Q(0),
      I4 => Q(1),
      I5 => I17,
      O => D(7)
    );
\y_in_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => edh_out(8),
      I1 => ins_edh_reg,
      I2 => I15(8),
      I3 => Q(0),
      I4 => Q(1),
      I5 => I18,
      O => D(8)
    );
\y_in_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
    port map (
      I0 => edh_out(9),
      I1 => ins_edh_reg,
      I2 => I15(9),
      I3 => Q(0),
      I4 => Q(1),
      I5 => I19,
      O => D(9)
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0_triple_sdi_tx_output is
  port (
    O1 : out STD_LOGIC;
    O2 : out STD_LOGIC;
    tx_ce_alerr : out STD_LOGIC;
    tx_txdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    pipe1_ones : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_usrclk : in STD_LOGIC;
    I1 : in STD_LOGIC;
    rx_xyz : in STD_LOGIC;
    I2 : in STD_LOGIC;
    tx_insert_edh : in STD_LOGIC;
    tx_insert_crc : in STD_LOGIC;
    tx_insert_ln : in STD_LOGIC;
    tx_sav_mux : in STD_LOGIC;
    tx_eav_mux : in STD_LOGIC;
    tx_din_rdy : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_sd_bitrep_bypass : in STD_LOGIC;
    I3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I11 : in STD_LOGIC;
    I12 : in STD_LOGIC;
    I13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    I16 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    I18 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    I19 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_line_b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    I20 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_line_a : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end smpte_sdiv_smpte_sdi_v3_0_triple_sdi_tx_output;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0_triple_sdi_tx_output is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ds1a_edh_mux : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ds1b_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ds2a_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ds2b_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal eav_reg : STD_LOGIC;
  signal ins_crc_reg : STD_LOGIC;
  signal ins_edh_reg : STD_LOGIC;
  signal ins_ln_reg : STD_LOGIC;
  signal ln_a_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ln_b_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mode_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal n_0_CRC1A : STD_LOGIC;
  signal n_0_CRC2A : STD_LOGIC;
  signal n_0_CRC2B : STD_LOGIC;
  signal n_0_SCRAM : STD_LOGIC;
  signal n_0_clr_crc_i_1 : STD_LOGIC;
  signal n_0_clr_crc_reg : STD_LOGIC;
  signal \n_0_crc_en_i_1__1\ : STD_LOGIC;
  signal n_0_crc_en_reg : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[0]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[1]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[2]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[3]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[4]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[5]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[6]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[7]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[8]\ : STD_LOGIC;
  signal \n_0_ds1a_reg_reg[9]\ : STD_LOGIC;
  signal \n_0_eav_dly_reg[0]\ : STD_LOGIC;
  signal \n_0_eav_dly_reg[2]\ : STD_LOGIC;
  signal \n_0_eav_dly_reg[3]\ : STD_LOGIC;
  signal \n_0_mode_reg[1]_i_1__0\ : STD_LOGIC;
  signal \n_0_txdata_reg[19]_i_1\ : STD_LOGIC;
  signal n_10_CRC1A : STD_LOGIC;
  signal n_10_CRC1B : STD_LOGIC;
  signal n_10_SCRAM : STD_LOGIC;
  signal n_11_CRC1A : STD_LOGIC;
  signal n_12_CRC1A : STD_LOGIC;
  signal n_1_CRC1A : STD_LOGIC;
  signal n_1_CRC2A : STD_LOGIC;
  signal n_1_CRC2B : STD_LOGIC;
  signal n_1_SCRAM : STD_LOGIC;
  signal n_2_CRC1A : STD_LOGIC;
  signal n_2_CRC2A : STD_LOGIC;
  signal n_2_CRC2B : STD_LOGIC;
  signal n_2_SCRAM : STD_LOGIC;
  signal n_31_SCRAM : STD_LOGIC;
  signal n_32_SCRAM : STD_LOGIC;
  signal n_33_SCRAM : STD_LOGIC;
  signal n_34_SCRAM : STD_LOGIC;
  signal n_35_SCRAM : STD_LOGIC;
  signal n_3_CRC1A : STD_LOGIC;
  signal n_3_CRC2A : STD_LOGIC;
  signal n_3_CRC2B : STD_LOGIC;
  signal n_3_SCRAM : STD_LOGIC;
  signal n_4_CRC1A : STD_LOGIC;
  signal n_4_CRC2A : STD_LOGIC;
  signal n_4_CRC2B : STD_LOGIC;
  signal n_4_SCRAM : STD_LOGIC;
  signal n_5_CRC1A : STD_LOGIC;
  signal n_5_CRC2A : STD_LOGIC;
  signal n_5_CRC2B : STD_LOGIC;
  signal n_5_SCRAM : STD_LOGIC;
  signal n_6_CRC1A : STD_LOGIC;
  signal n_6_CRC2A : STD_LOGIC;
  signal n_6_CRC2B : STD_LOGIC;
  signal n_6_SCRAM : STD_LOGIC;
  signal n_7_CRC1A : STD_LOGIC;
  signal n_7_CRC2A : STD_LOGIC;
  signal n_7_CRC2B : STD_LOGIC;
  signal n_7_SCRAM : STD_LOGIC;
  signal n_8_CRC1A : STD_LOGIC;
  signal n_8_CRC1B : STD_LOGIC;
  signal n_8_CRC2A : STD_LOGIC;
  signal n_8_SCRAM : STD_LOGIC;
  signal n_9_CRC1A : STD_LOGIC;
  signal n_9_CRC1B : STD_LOGIC;
  signal n_9_CRC2A : STD_LOGIC;
  signal n_9_SCRAM : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sav_reg : STD_LOGIC;
  signal scram_in_ds2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal scram_out : STD_LOGIC_VECTOR ( 19 downto 0 );
begin
BITREP: entity work.smpte_sdiv_smpte_sdi_v3_0_sdi_bitrep_20b
    port map (
      D(19 downto 0) => p_1_in(19 downto 0),
      I1(0) => Q(0),
      Q(1 downto 0) => mode_reg(1 downto 0),
      scram_out(19 downto 0) => scram_out(19 downto 0),
      tx_ce(0) => tx_ce(0),
      tx_ce_alerr => tx_ce_alerr,
      tx_sd_bitrep_bypass => tx_sd_bitrep_bypass,
      tx_usrclk => tx_usrclk
    );
CRC1A: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_9
    port map (
      I1 => n_0_crc_en_reg,
      I10 => n_9_CRC2A,
      I11 => n_33_SCRAM,
      I12 => n_32_SCRAM,
      I13(0) => I3(0),
      I2 => n_0_clr_crc_reg,
      I3 => n_10_SCRAM,
      I4(9) => \n_0_ds1a_reg_reg[9]\,
      I4(8) => \n_0_ds1a_reg_reg[8]\,
      I4(7) => \n_0_ds1a_reg_reg[7]\,
      I4(6) => \n_0_ds1a_reg_reg[6]\,
      I4(5) => \n_0_ds1a_reg_reg[5]\,
      I4(4) => \n_0_ds1a_reg_reg[4]\,
      I4(3) => \n_0_ds1a_reg_reg[3]\,
      I4(2) => \n_0_ds1a_reg_reg[2]\,
      I4(1) => \n_0_ds1a_reg_reg[1]\,
      I4(0) => \n_0_ds1a_reg_reg[0]\,
      I5(10 downto 0) => ln_a_reg(10 downto 0),
      I6 => n_6_CRC2A,
      I7 => n_31_SCRAM,
      I8 => n_7_CRC2A,
      I9 => n_8_CRC2A,
      O1 => n_0_CRC1A,
      O10 => n_9_CRC1A,
      O11 => n_10_CRC1A,
      O12 => n_11_CRC1A,
      O13 => n_12_CRC1A,
      O2 => n_1_CRC1A,
      O3 => n_2_CRC1A,
      O4 => n_3_CRC1A,
      O5 => n_4_CRC1A,
      O6 => n_5_CRC1A,
      O7 => n_6_CRC1A,
      O8 => n_7_CRC1A,
      O9 => n_8_CRC1A,
      Q(3) => \n_0_eav_dly_reg[3]\,
      Q(2) => \n_0_eav_dly_reg[2]\,
      Q(1) => \p_0_in__0\,
      Q(0) => \n_0_eav_dly_reg[0]\,
      ins_crc_reg => ins_crc_reg,
      ins_ln_reg => ins_ln_reg,
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_usrclk => tx_usrclk
    );
CRC1B: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_6
    port map (
      D(7 downto 0) => scram_in_ds2(7 downto 0),
      I1 => n_0_crc_en_reg,
      I10 => n_4_CRC2B,
      I11 => n_6_CRC2A,
      I12 => n_5_CRC2B,
      I13 => n_7_CRC2A,
      I14(3) => \n_0_eav_dly_reg[3]\,
      I14(2) => \n_0_eav_dly_reg[2]\,
      I14(1) => \p_0_in__0\,
      I14(0) => \n_0_eav_dly_reg[0]\,
      I15 => n_0_clr_crc_reg,
      I16 => n_10_SCRAM,
      I17(9 downto 0) => ds1b_reg(9 downto 0),
      I18(10 downto 0) => ln_b_reg(10 downto 0),
      I19 => n_2_SCRAM,
      I2 => n_0_CRC2B,
      I20 => n_11_CRC1A,
      I21 => n_10_CRC1A,
      I22 => n_3_SCRAM,
      I23 => n_6_CRC2B,
      I24 => n_4_CRC2A,
      I25 => n_7_CRC2B,
      I26 => n_5_CRC2A,
      I27 => n_33_SCRAM,
      I28 => n_32_SCRAM,
      I29 => n_6_SCRAM,
      I3 => n_0_CRC2A,
      I30 => n_7_SCRAM,
      I31(0) => I5(0),
      I4 => n_1_CRC2B,
      I5 => n_1_CRC2A,
      I6 => n_2_CRC2B,
      I7 => n_2_CRC2A,
      I8 => n_3_CRC2B,
      I9 => n_3_CRC2A,
      O1 => n_8_CRC1B,
      O2 => n_9_CRC1B,
      O3 => n_10_CRC1B,
      Q(1 downto 0) => mode_reg(1 downto 0),
      ins_crc_reg => ins_crc_reg,
      ins_ln_reg => ins_ln_reg,
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_usrclk => tx_usrclk
    );
CRC2A: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_7
    port map (
      I1 => n_0_crc_en_reg,
      I10 => n_10_CRC1A,
      I11 => n_9_SCRAM,
      I12 => n_34_SCRAM,
      I13 => n_35_SCRAM,
      I14 => n_12_CRC1A,
      I15(0) => I4(0),
      I2 => n_0_clr_crc_reg,
      I3 => n_10_SCRAM,
      I4(9 downto 0) => ds2a_reg(9 downto 0),
      I5(10 downto 0) => ln_a_reg(10 downto 0),
      I6 => n_33_SCRAM,
      I7 => n_32_SCRAM,
      I8 => n_8_SCRAM,
      I9 => n_11_CRC1A,
      O1 => n_0_CRC2A,
      O10 => n_9_CRC2A,
      O2 => n_1_CRC2A,
      O3 => n_2_CRC2A,
      O4 => n_3_CRC2A,
      O5 => n_4_CRC2A,
      O6 => n_5_CRC2A,
      O7 => n_6_CRC2A,
      O8 => n_7_CRC2A,
      O9 => n_8_CRC2A,
      Q(3) => \n_0_eav_dly_reg[3]\,
      Q(2) => \n_0_eav_dly_reg[2]\,
      Q(1) => \p_0_in__0\,
      Q(0) => \n_0_eav_dly_reg[0]\,
      ins_crc_reg => ins_crc_reg,
      ins_ln_reg => ins_ln_reg,
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_usrclk => tx_usrclk
    );
CRC2B: entity work.smpte_sdiv_smpte_sdi_v3_0_hdsdi_crc2_8
    port map (
      D(1 downto 0) => scram_in_ds2(9 downto 8),
      I1 => n_0_crc_en_reg,
      I10 => n_33_SCRAM,
      I11 => n_32_SCRAM,
      I12 => n_8_CRC1B,
      I13(1 downto 0) => mode_reg(1 downto 0),
      I14 => n_8_CRC2A,
      I15 => n_4_SCRAM,
      I16 => n_9_CRC1B,
      I17 => n_9_CRC2A,
      I18 => n_5_SCRAM,
      I19 => n_10_CRC1B,
      I2 => n_0_clr_crc_reg,
      I20(0) => I6(0),
      I3 => n_10_SCRAM,
      I4(9 downto 0) => ds2b_reg(9 downto 0),
      I5(10 downto 0) => ln_b_reg(10 downto 0),
      I6 => n_0_SCRAM,
      I7 => n_11_CRC1A,
      I8 => n_10_CRC1A,
      I9 => n_1_SCRAM,
      O1 => n_0_CRC2B,
      O2 => n_1_CRC2B,
      O3 => n_2_CRC2B,
      O4 => n_3_CRC2B,
      O5 => n_4_CRC2B,
      O6 => n_5_CRC2B,
      O7 => n_6_CRC2B,
      O8 => n_7_CRC2B,
      Q(3) => \n_0_eav_dly_reg[3]\,
      Q(2) => \n_0_eav_dly_reg[2]\,
      Q(1) => \p_0_in__0\,
      Q(0) => \n_0_eav_dly_reg[0]\,
      ins_crc_reg => ins_crc_reg,
      ins_ln_reg => ins_ln_reg,
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_usrclk => tx_usrclk
    );
EDH: entity work.\smpte_sdiv_smpte_sdi_v3_0_edh_processor__parameterized0\
    port map (
      D(9 downto 0) => ds1a_edh_mux(9 downto 0),
      I1 => I1,
      I10 => n_3_CRC1A,
      I11 => n_4_CRC2A,
      I12 => n_8_CRC1A,
      I13 => n_5_CRC2A,
      I14 => n_9_CRC1A,
      I15(9) => \n_0_ds1a_reg_reg[9]\,
      I15(8) => \n_0_ds1a_reg_reg[8]\,
      I15(7) => \n_0_ds1a_reg_reg[7]\,
      I15(6) => \n_0_ds1a_reg_reg[6]\,
      I15(5) => \n_0_ds1a_reg_reg[5]\,
      I15(4) => \n_0_ds1a_reg_reg[4]\,
      I15(3) => \n_0_ds1a_reg_reg[3]\,
      I15(2) => \n_0_ds1a_reg_reg[2]\,
      I15(1) => \n_0_ds1a_reg_reg[1]\,
      I15(0) => \n_0_ds1a_reg_reg[0]\,
      I16 => n_4_CRC1A,
      I17 => n_5_CRC1A,
      I18 => n_6_CRC1A,
      I19 => n_7_CRC1A,
      I2 => I2,
      I20(0) => Q(0),
      I21(0) => I7(0),
      I22(0) => I8(0),
      I23(0) => I9(0),
      I24(0) => I10(0),
      I25 => I11,
      I26 => I12,
      I27(0) => I13(0),
      I28(0) => I14(0),
      I29(0) => I15(0),
      I3 => n_0_CRC2A,
      I4 => n_0_CRC1A,
      I5 => n_1_CRC2A,
      I6 => n_1_CRC1A,
      I7 => n_2_CRC2A,
      I8 => n_2_CRC1A,
      I9 => n_3_CRC2A,
      O1 => O1,
      O2 => O2,
      Q(1 downto 0) => mode_reg(1 downto 0),
      SR(0) => SR(0),
      ins_edh_reg => ins_edh_reg,
      pipe1_ones => pipe1_ones,
      rx_xyz => rx_xyz,
      tx_ce(0) => tx_ce(1),
      tx_din_rdy => tx_din_rdy,
      tx_usrclk => tx_usrclk
    );
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
SCRAM: entity work.smpte_sdiv_smpte_sdi_v3_0_multi_sdi_encoder
    port map (
      D(9 downto 0) => scram_in_ds2(9 downto 0),
      I1(3) => \n_0_eav_dly_reg[3]\,
      I1(2) => \n_0_eav_dly_reg[2]\,
      I1(1) => \p_0_in__0\,
      I1(0) => \n_0_eav_dly_reg[0]\,
      I2(3 downto 0) => ds2b_reg(9 downto 6),
      I3(3 downto 0) => ds1b_reg(9 downto 6),
      I4(2 downto 0) => ln_a_reg(6 downto 4),
      I5(3 downto 0) => ds2a_reg(9 downto 6),
      I6(1 downto 0) => mode_reg(1 downto 0),
      I7(9 downto 0) => ds1a_edh_mux(9 downto 0),
      O1 => n_0_SCRAM,
      O10 => n_9_SCRAM,
      O11 => n_10_SCRAM,
      O12 => n_31_SCRAM,
      O13 => n_32_SCRAM,
      O14 => n_33_SCRAM,
      O15 => n_34_SCRAM,
      O16 => n_35_SCRAM,
      O2 => n_1_SCRAM,
      O3 => n_2_SCRAM,
      O4 => n_3_SCRAM,
      O5 => n_4_SCRAM,
      O6 => n_5_SCRAM,
      O7 => n_6_SCRAM,
      O8 => n_7_SCRAM,
      O9 => n_8_SCRAM,
      Q(2 downto 0) => ln_b_reg(6 downto 4),
      ins_crc_reg => ins_crc_reg,
      ins_ln_reg => ins_ln_reg,
      scram_out(19 downto 0) => scram_out(19 downto 0),
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_usrclk => tx_usrclk
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
clr_crc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAE2AA"
    )
    port map (
      I0 => n_0_clr_crc_reg,
      I1 => tx_din_rdy,
      I2 => sav_reg,
      I3 => tx_ce(0),
      I4 => Q(0),
      O => n_0_clr_crc_i_1
    );
clr_crc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => n_0_clr_crc_i_1,
      Q => n_0_clr_crc_reg,
      R => \<const0>\
    );
\crc_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51FF55FF50000000"
    )
    port map (
      I0 => Q(0),
      I1 => \p_0_in__0\,
      I2 => sav_reg,
      I3 => tx_ce(0),
      I4 => tx_din_rdy,
      I5 => n_0_crc_en_reg,
      O => \n_0_crc_en_i_1__1\
    );
crc_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => \n_0_crc_en_i_1__1\,
      Q => n_0_crc_en_reg,
      R => \<const0>\
    );
\ds1a_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(0),
      Q => \n_0_ds1a_reg_reg[0]\,
      R => \<const0>\
    );
\ds1a_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(1),
      Q => \n_0_ds1a_reg_reg[1]\,
      R => \<const0>\
    );
\ds1a_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(2),
      Q => \n_0_ds1a_reg_reg[2]\,
      R => \<const0>\
    );
\ds1a_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(3),
      Q => \n_0_ds1a_reg_reg[3]\,
      R => \<const0>\
    );
\ds1a_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(4),
      Q => \n_0_ds1a_reg_reg[4]\,
      R => \<const0>\
    );
\ds1a_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(5),
      Q => \n_0_ds1a_reg_reg[5]\,
      R => \<const0>\
    );
\ds1a_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(6),
      Q => \n_0_ds1a_reg_reg[6]\,
      R => \<const0>\
    );
\ds1a_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(7),
      Q => \n_0_ds1a_reg_reg[7]\,
      R => \<const0>\
    );
\ds1a_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(8),
      Q => \n_0_ds1a_reg_reg[8]\,
      R => \<const0>\
    );
\ds1a_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I16(9),
      Q => \n_0_ds1a_reg_reg[9]\,
      R => \<const0>\
    );
\ds1b_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(0),
      Q => ds1b_reg(0),
      R => \<const0>\
    );
\ds1b_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(1),
      Q => ds1b_reg(1),
      R => \<const0>\
    );
\ds1b_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(2),
      Q => ds1b_reg(2),
      R => \<const0>\
    );
\ds1b_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(3),
      Q => ds1b_reg(3),
      R => \<const0>\
    );
\ds1b_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(4),
      Q => ds1b_reg(4),
      R => \<const0>\
    );
\ds1b_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(5),
      Q => ds1b_reg(5),
      R => \<const0>\
    );
\ds1b_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(6),
      Q => ds1b_reg(6),
      R => \<const0>\
    );
\ds1b_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(7),
      Q => ds1b_reg(7),
      R => \<const0>\
    );
\ds1b_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(8),
      Q => ds1b_reg(8),
      R => \<const0>\
    );
\ds1b_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I19(9),
      Q => ds1b_reg(9),
      R => \<const0>\
    );
\ds2a_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(0),
      Q => ds2a_reg(0),
      R => \<const0>\
    );
\ds2a_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(1),
      Q => ds2a_reg(1),
      R => \<const0>\
    );
\ds2a_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(2),
      Q => ds2a_reg(2),
      R => \<const0>\
    );
\ds2a_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(3),
      Q => ds2a_reg(3),
      R => \<const0>\
    );
\ds2a_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(4),
      Q => ds2a_reg(4),
      R => \<const0>\
    );
\ds2a_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(5),
      Q => ds2a_reg(5),
      R => \<const0>\
    );
\ds2a_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(6),
      Q => ds2a_reg(6),
      R => \<const0>\
    );
\ds2a_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(7),
      Q => ds2a_reg(7),
      R => \<const0>\
    );
\ds2a_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(8),
      Q => ds2a_reg(8),
      R => \<const0>\
    );
\ds2a_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I20(9),
      Q => ds2a_reg(9),
      R => \<const0>\
    );
\ds2b_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(0),
      Q => ds2b_reg(0),
      R => \<const0>\
    );
\ds2b_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(1),
      Q => ds2b_reg(1),
      R => \<const0>\
    );
\ds2b_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(2),
      Q => ds2b_reg(2),
      R => \<const0>\
    );
\ds2b_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(3),
      Q => ds2b_reg(3),
      R => \<const0>\
    );
\ds2b_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(4),
      Q => ds2b_reg(4),
      R => \<const0>\
    );
\ds2b_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(5),
      Q => ds2b_reg(5),
      R => \<const0>\
    );
\ds2b_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(6),
      Q => ds2b_reg(6),
      R => \<const0>\
    );
\ds2b_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(7),
      Q => ds2b_reg(7),
      R => \<const0>\
    );
\ds2b_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(8),
      Q => ds2b_reg(8),
      R => \<const0>\
    );
\ds2b_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => I18(9),
      Q => ds2b_reg(9),
      R => \<const0>\
    );
\eav_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => p_0_in(0),
      Q => \n_0_eav_dly_reg[0]\,
      R => I17(0)
    );
\eav_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => \n_0_eav_dly_reg[0]\,
      Q => \p_0_in__0\,
      R => I17(0)
    );
\eav_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => \p_0_in__0\,
      Q => \n_0_eav_dly_reg[2]\,
      R => I17(0)
    );
\eav_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => \n_0_eav_dly_reg[2]\,
      Q => \n_0_eav_dly_reg[3]\,
      R => I17(0)
    );
eav_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => eav_reg,
      D => tx_eav_mux,
      Q => p_0_in(0),
      R => \<const0>\
    );
ins_crc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => eav_reg,
      D => tx_insert_crc,
      Q => ins_crc_reg,
      R => \<const0>\
    );
ins_edh_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => tx_din_rdy,
      O => eav_reg
    );
ins_edh_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => eav_reg,
      D => tx_insert_edh,
      Q => ins_edh_reg,
      R => \<const0>\
    );
ins_ln_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => eav_reg,
      D => tx_insert_ln,
      Q => ins_ln_reg,
      R => \<const0>\
    );
\ln_a_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(0),
      Q => ln_a_reg(0),
      R => \<const0>\
    );
\ln_a_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(10),
      Q => ln_a_reg(10),
      R => \<const0>\
    );
\ln_a_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(1),
      Q => ln_a_reg(1),
      R => \<const0>\
    );
\ln_a_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(2),
      Q => ln_a_reg(2),
      R => \<const0>\
    );
\ln_a_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(3),
      Q => ln_a_reg(3),
      R => \<const0>\
    );
\ln_a_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(4),
      Q => ln_a_reg(4),
      R => \<const0>\
    );
\ln_a_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(5),
      Q => ln_a_reg(5),
      R => \<const0>\
    );
\ln_a_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(6),
      Q => ln_a_reg(6),
      R => \<const0>\
    );
\ln_a_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(7),
      Q => ln_a_reg(7),
      R => \<const0>\
    );
\ln_a_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(8),
      Q => ln_a_reg(8),
      R => \<const0>\
    );
\ln_a_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_a(9),
      Q => ln_a_reg(9),
      R => \<const0>\
    );
\ln_b_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(0),
      Q => ln_b_reg(0),
      R => \<const0>\
    );
\ln_b_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(10),
      Q => ln_b_reg(10),
      R => \<const0>\
    );
\ln_b_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(1),
      Q => ln_b_reg(1),
      R => \<const0>\
    );
\ln_b_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(2),
      Q => ln_b_reg(2),
      R => \<const0>\
    );
\ln_b_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(3),
      Q => ln_b_reg(3),
      R => \<const0>\
    );
\ln_b_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(4),
      Q => ln_b_reg(4),
      R => \<const0>\
    );
\ln_b_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(5),
      Q => ln_b_reg(5),
      R => \<const0>\
    );
\ln_b_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(6),
      Q => ln_b_reg(6),
      R => \<const0>\
    );
\ln_b_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(7),
      Q => ln_b_reg(7),
      R => \<const0>\
    );
\ln_b_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(8),
      Q => ln_b_reg(8),
      R => \<const0>\
    );
\ln_b_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => tx_line_b(9),
      Q => ln_b_reg(9),
      R => \<const0>\
    );
\mode_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => tx_din_rdy,
      O => \n_0_mode_reg[1]_i_1__0\
    );
\mode_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => D(0),
      Q => mode_reg(0),
      R => \<const0>\
    );
\mode_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_mode_reg[1]_i_1__0\,
      D => D(1),
      Q => mode_reg(1),
      R => \<const0>\
    );
sav_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => eav_reg,
      D => tx_sav_mux,
      Q => sav_reg,
      R => \<const0>\
    );
\txdata_reg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
    port map (
      I0 => tx_ce(0),
      I1 => tx_sd_bitrep_bypass,
      I2 => mode_reg(0),
      I3 => mode_reg(1),
      O => \n_0_txdata_reg[19]_i_1\
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(0),
      Q => tx_txdata(0),
      R => \<const0>\
    );
\txdata_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(10),
      Q => tx_txdata(10),
      R => \<const0>\
    );
\txdata_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(11),
      Q => tx_txdata(11),
      R => \<const0>\
    );
\txdata_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(12),
      Q => tx_txdata(12),
      R => \<const0>\
    );
\txdata_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(13),
      Q => tx_txdata(13),
      R => \<const0>\
    );
\txdata_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(14),
      Q => tx_txdata(14),
      R => \<const0>\
    );
\txdata_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(15),
      Q => tx_txdata(15),
      R => \<const0>\
    );
\txdata_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(16),
      Q => tx_txdata(16),
      R => \<const0>\
    );
\txdata_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(17),
      Q => tx_txdata(17),
      R => \<const0>\
    );
\txdata_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(18),
      Q => tx_txdata(18),
      R => \<const0>\
    );
\txdata_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(19),
      Q => tx_txdata(19),
      R => \<const0>\
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(1),
      Q => tx_txdata(1),
      R => \<const0>\
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(2),
      Q => tx_txdata(2),
      R => \<const0>\
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(3),
      Q => tx_txdata(3),
      R => \<const0>\
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(4),
      Q => tx_txdata(4),
      R => \<const0>\
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(5),
      Q => tx_txdata(5),
      R => \<const0>\
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(6),
      Q => tx_txdata(6),
      R => \<const0>\
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(7),
      Q => tx_txdata(7),
      R => \<const0>\
    );
\txdata_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(8),
      Q => tx_txdata(8),
      R => \<const0>\
    );
\txdata_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_txdata_reg[19]_i_1\,
      D => p_1_in(9),
      Q => tx_txdata(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdiv_smpte_sdi_v3_0 is
  port (
    rx_rst : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    rx_data_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rx_sd_data_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_sd_data_strobe : in STD_LOGIC;
    rx_frame_en : in STD_LOGIC;
    rx_mode_en : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_mode_hd : out STD_LOGIC;
    rx_mode_sd : out STD_LOGIC;
    rx_mode_3g : out STD_LOGIC;
    rx_mode_detect_en : in STD_LOGIC;
    rx_mode_locked : out STD_LOGIC;
    rx_forced_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_bit_rate : in STD_LOGIC;
    rx_t_locked : out STD_LOGIC;
    rx_t_family : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_t_rate : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_t_scan : out STD_LOGIC;
    rx_level_b_3g : out STD_LOGIC;
    rx_ce_sd : out STD_LOGIC;
    rx_nsp : out STD_LOGIC;
    rx_line_a : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_a_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_a_vpid_valid : out STD_LOGIC;
    rx_b_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_b_vpid_valid : out STD_LOGIC;
    rx_crc_err_a : out STD_LOGIC;
    rx_ds1a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_ds2a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_eav : out STD_LOGIC;
    rx_sav : out STD_LOGIC;
    rx_trs : out STD_LOGIC;
    rx_line_b : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_dout_rdy_3g : out STD_LOGIC;
    rx_crc_err_b : out STD_LOGIC;
    rx_ds1b : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_ds2b : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_edh_errcnt_en : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_edh_clr_errcnt : in STD_LOGIC;
    rx_edh_ap : out STD_LOGIC;
    rx_edh_ff : out STD_LOGIC;
    rx_edh_anc : out STD_LOGIC;
    rx_edh_ap_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_ff_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_anc_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_packet_flags : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_edh_errcnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_rst : in STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_din_rdy : in STD_LOGIC;
    tx_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_level_b_3g : in STD_LOGIC;
    tx_insert_crc : in STD_LOGIC;
    tx_insert_ln : in STD_LOGIC;
    tx_insert_edh : in STD_LOGIC;
    tx_insert_vpid : in STD_LOGIC;
    tx_overwrite_vpid : in STD_LOGIC;
    tx_video_a_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_a_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_b_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_b_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_line_a : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_line_b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_byte1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte4a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte4b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_line_f1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f2_en : in STD_LOGIC;
    tx_ds1a_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2a_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds1b_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2b_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_use_dsin : in STD_LOGIC;
    tx_ds1a_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2a_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds1b_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2b_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_sd_bitrep_bypass : in STD_LOGIC;
    tx_txdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    tx_ce_align_err : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of smpte_sdiv_smpte_sdi_v3_0 : entity is "yes";
  attribute INCLUDE_RX_EDH_PROCESSOR : string;
  attribute INCLUDE_RX_EDH_PROCESSOR of smpte_sdiv_smpte_sdi_v3_0 : entity is "true";
  attribute C_FAMILY : string;
  attribute C_FAMILY of smpte_sdiv_smpte_sdi_v3_0 : entity is "virtex7";
  attribute ERRCNT_WIDTH : integer;
  attribute ERRCNT_WIDTH of smpte_sdiv_smpte_sdi_v3_0 : entity is 4;
  attribute MAX_ERRS_LOCKED : integer;
  attribute MAX_ERRS_LOCKED of smpte_sdiv_smpte_sdi_v3_0 : entity is 15;
  attribute MAX_ERRS_UNLOCKED : integer;
  attribute MAX_ERRS_UNLOCKED of smpte_sdiv_smpte_sdi_v3_0 : entity is 2;
  attribute NUM_CE_SD : integer;
  attribute NUM_CE_SD of smpte_sdiv_smpte_sdi_v3_0 : entity is 1;
  attribute EDH_ERR_WIDTH : integer;
  attribute EDH_ERR_WIDTH of smpte_sdiv_smpte_sdi_v3_0 : entity is 16;
end smpte_sdiv_smpte_sdi_v3_0;

architecture STRUCTURE of smpte_sdiv_smpte_sdi_v3_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \DEC/FLY/fld/rx_f_now\ : STD_LOGIC;
  signal \DEC/FLY/fly_eav_next\ : STD_LOGIC;
  signal \DEC/FLY/rx_xyz\ : STD_LOGIC;
  signal \DEC/TD/anc\ : STD_LOGIC;
  signal \DEC/TD/eav\ : STD_LOGIC;
  signal \DEC/TD/out_reg_edh0\ : STD_LOGIC;
  signal \DEC/TD/pipe1_ones\ : STD_LOGIC;
  signal \DEC/TD/trs\ : STD_LOGIC;
  signal \EDH/DEC/FLY/rx_xyz\ : STD_LOGIC;
  signal \EDH/DEC/TD/pipe1_ones\ : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal n_0_RSTMOD1 : STD_LOGIC;
  signal n_0_TXOUT : STD_LOGIC;
  signal \n_0_tx_ds1a_out[9]_i_1\ : STD_LOGIC;
  signal n_10_RSTMOD0 : STD_LOGIC;
  signal n_10_RSTMOD1 : STD_LOGIC;
  signal n_11_RSTMOD0 : STD_LOGIC;
  signal n_11_RSTMOD1 : STD_LOGIC;
  signal \n_12_INCLUDE_EDH.EDH\ : STD_LOGIC;
  signal n_12_RSTMOD0 : STD_LOGIC;
  signal n_13_RSTMOD0 : STD_LOGIC;
  signal n_13_RSTMOD1 : STD_LOGIC;
  signal n_13_SDIRXTOP : STD_LOGIC;
  signal n_14_RSTMOD0 : STD_LOGIC;
  signal n_14_RSTMOD1 : STD_LOGIC;
  signal n_15_RSTMOD0 : STD_LOGIC;
  signal n_15_RSTMOD1 : STD_LOGIC;
  signal n_16_RSTMOD1 : STD_LOGIC;
  signal n_17_RSTMOD1 : STD_LOGIC;
  signal n_18_RSTMOD1 : STD_LOGIC;
  signal n_19_RSTMOD1 : STD_LOGIC;
  signal \n_1_INCLUDE_EDH.EDH\ : STD_LOGIC;
  signal n_1_RSTMOD0 : STD_LOGIC;
  signal n_1_TXOUT : STD_LOGIC;
  signal n_20_RSTMOD1 : STD_LOGIC;
  signal n_21_RSTMOD1 : STD_LOGIC;
  signal n_22_RSTMOD1 : STD_LOGIC;
  signal n_2_RSTMOD0 : STD_LOGIC;
  signal \n_3_INCLUDE_EDH.EDH\ : STD_LOGIC;
  signal n_3_RSTMOD0 : STD_LOGIC;
  signal n_3_RSTMOD1 : STD_LOGIC;
  signal n_4_RSTMOD1 : STD_LOGIC;
  signal \n_5_INCLUDE_EDH.EDH\ : STD_LOGIC;
  signal n_5_RSTMOD0 : STD_LOGIC;
  signal n_5_RSTMOD1 : STD_LOGIC;
  signal n_60_SDIRXTOP : STD_LOGIC;
  signal n_61_SDIRXTOP : STD_LOGIC;
  signal n_63_SDIRXTOP : STD_LOGIC;
  signal n_64_SDIRXTOP : STD_LOGIC;
  signal n_65_SDIRXTOP : STD_LOGIC;
  signal n_66_SDIRXTOP : STD_LOGIC;
  signal n_67_SDIRXTOP : STD_LOGIC;
  signal n_69_SDIRXTOP : STD_LOGIC;
  signal \n_6_INCLUDE_EDH.EDH\ : STD_LOGIC;
  signal n_6_RSTMOD0 : STD_LOGIC;
  signal n_6_RSTMOD1 : STD_LOGIC;
  signal \n_7_INCLUDE_EDH.EDH\ : STD_LOGIC;
  signal n_7_RSTMOD1 : STD_LOGIC;
  signal \n_8_INCLUDE_EDH.EDH\ : STD_LOGIC;
  signal n_8_RSTMOD0 : STD_LOGIC;
  signal n_9_RSTMOD0 : STD_LOGIC;
  signal n_9_RSTMOD1 : STD_LOGIC;
  signal rx_ce_int : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rx_data_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^rx_ds1a\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rx_forced_mode_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_mode_detect_en_reg : STD_LOGIC;
  signal rx_rst_int : STD_LOGIC;
  signal rx_sd_data_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ce_alerr : STD_LOGIC;
  signal tx_ds1a_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds1a_mux : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds1a_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \tx_ds1a_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds1b_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds1b_mux : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds1b_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds2a_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds2a_mux : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds2a_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds2b_int : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds2b_mux : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_ds2b_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tx_eav_int : STD_LOGIC;
  signal tx_eav_mux : STD_LOGIC;
  signal tx_out_mode : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_rst_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_sav_int : STD_LOGIC;
  signal tx_sav_mux : STD_LOGIC;
begin
  rx_ds1a(9 downto 0) <= \^rx_ds1a\(9 downto 0);
GND: unisim.vcomponents.GND
    port map (
      G => \<const0>\
    );
\INCLUDE_EDH.EDH\: entity work.smpte_sdiv_smpte_sdi_v3_0_edh_processor
    port map (
      CO(0) => \DEC/FLY/fly_eav_next\,
      E(0) => n_61_SDIRXTOP,
      I1 => n_14_RSTMOD0,
      I10(0) => n_10_RSTMOD0,
      I11(0) => n_8_RSTMOD0,
      I12(0) => n_63_SDIRXTOP,
      I13(0) => n_12_RSTMOD0,
      I14(0) => n_65_SDIRXTOP,
      I15(0) => n_66_SDIRXTOP,
      I16 => n_67_SDIRXTOP,
      I2 => n_15_RSTMOD0,
      I3 => n_13_RSTMOD0,
      I4 => n_60_SDIRXTOP,
      I5 => n_64_SDIRXTOP,
      I6(0) => n_9_RSTMOD0,
      I7(0) => n_11_RSTMOD0,
      I8(0) => n_3_RSTMOD0,
      I9 => n_5_RSTMOD0,
      O1 => \n_1_INCLUDE_EDH.EDH\,
      O10 => \n_12_INCLUDE_EDH.EDH\,
      O2 => \n_3_INCLUDE_EDH.EDH\,
      O3 => \n_5_INCLUDE_EDH.EDH\,
      O4 => \n_6_INCLUDE_EDH.EDH\,
      O5 => \n_7_INCLUDE_EDH.EDH\,
      O6 => \n_8_INCLUDE_EDH.EDH\,
      O7 => rx_edh_packet_flags(1),
      O8 => rx_edh_packet_flags(3),
      O9 => rx_edh_packet_flags(0),
      Q(9 downto 0) => \^rx_ds1a\(9 downto 0),
      SR(0) => n_6_RSTMOD0,
      SS(0) => n_69_SDIRXTOP,
      anc => \DEC/TD/anc\,
      eav => \DEC/TD/eav\,
      \out\(0) => rx_ce_int(0),
      out_reg_edh0 => \DEC/TD/out_reg_edh0\,
      pipe1_ones => \DEC/TD/pipe1_ones\,
      rx_edh_anc => rx_edh_anc,
      rx_edh_anc_flags(4 downto 0) => rx_edh_anc_flags(4 downto 0),
      rx_edh_ap => rx_edh_ap,
      rx_edh_ap_flags(4 downto 0) => rx_edh_ap_flags(4 downto 0),
      rx_edh_errcnt(15 downto 0) => rx_edh_errcnt(15 downto 0),
      rx_edh_errcnt_en(15 downto 0) => rx_edh_errcnt_en(15 downto 0),
      rx_edh_ff => rx_edh_ff,
      rx_edh_ff_flags(4 downto 0) => rx_edh_ff_flags(4 downto 0),
      rx_edh_packet_flags(0) => rx_edh_packet_flags(2),
      rx_f_now => \DEC/FLY/fld/rx_f_now\,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      rx_xyz => \DEC/FLY/rx_xyz\,
      trs => \DEC/TD/trs\
    );
RSTMOD0: entity work.smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset
    port map (
      I1 => n_13_SDIRXTOP,
      I2 => \n_6_INCLUDE_EDH.EDH\,
      I3 => \n_1_INCLUDE_EDH.EDH\,
      O1(0) => n_2_RSTMOD0,
      O10 => n_13_RSTMOD0,
      O11 => n_14_RSTMOD0,
      O12 => n_15_RSTMOD0,
      O2(0) => n_3_RSTMOD0,
      O3 => n_5_RSTMOD0,
      O4(0) => n_6_RSTMOD0,
      O5(0) => n_8_RSTMOD0,
      O6(0) => n_9_RSTMOD0,
      O7(0) => n_10_RSTMOD0,
      O8(0) => n_11_RSTMOD0,
      O9(0) => n_12_RSTMOD0,
      SR(0) => n_1_RSTMOD0,
      \out\(0) => rx_ce_int(0),
      pipe1_ones => \DEC/TD/pipe1_ones\,
      rx_rst => rx_rst,
      rx_rst_int => rx_rst_int,
      rx_usrclk => rx_usrclk,
      rx_xyz => \DEC/FLY/rx_xyz\
    );
RSTMOD1: entity work.\smpte_sdiv_smpte_sdi_v3_0_triple_sdi_reset__parameterized0\
    port map (
      I1 => n_1_TXOUT,
      I10(0) => n_16_RSTMOD1,
      I13(0) => n_15_RSTMOD1,
      I14(0) => n_13_RSTMOD1,
      I15(0) => n_17_RSTMOD1,
      I17(0) => n_18_RSTMOD1,
      I2 => n_0_TXOUT,
      I3(0) => n_0_RSTMOD1,
      I4(0) => n_3_RSTMOD1,
      I5(0) => n_4_RSTMOD1,
      I6(0) => n_5_RSTMOD1,
      I7(0) => n_10_RSTMOD1,
      I8(0) => n_11_RSTMOD1,
      I9(0) => n_14_RSTMOD1,
      O1 => n_6_RSTMOD1,
      O2 => n_9_RSTMOD1,
      O3(0) => n_19_RSTMOD1,
      O4(0) => n_20_RSTMOD1,
      O5 => n_21_RSTMOD1,
      O6 => n_22_RSTMOD1,
      Q(1 downto 0) => tx_rst_int(1 downto 0),
      SR(0) => n_7_RSTMOD1,
      ce0 => ce0,
      pipe1_ones => \EDH/DEC/TD/pipe1_ones\,
      rx_xyz => \EDH/DEC/FLY/rx_xyz\,
      tx_ce(1 downto 0) => tx_ce(2 downto 1),
      tx_rst => tx_rst,
      tx_usrclk => tx_usrclk
    );
SDIRXTOP: entity work.smpte_sdiv_smpte_sdi_v3_0_triple_sdi_rx
    port map (
      CO(0) => \DEC/FLY/fly_eav_next\,
      E(0) => n_61_SDIRXTOP,
      I1(1 downto 0) => rx_forced_mode_reg(1 downto 0),
      I10(9 downto 0) => rx_sd_data_reg(9 downto 0),
      I12(0) => n_63_SDIRXTOP,
      I14(0) => n_65_SDIRXTOP,
      I15(0) => n_66_SDIRXTOP,
      I2 => \n_6_INCLUDE_EDH.EDH\,
      I3 => \n_3_INCLUDE_EDH.EDH\,
      I4 => \n_5_INCLUDE_EDH.EDH\,
      I5 => \n_7_INCLUDE_EDH.EDH\,
      I6 => \n_8_INCLUDE_EDH.EDH\,
      I7 => \n_12_INCLUDE_EDH.EDH\,
      I8(0) => n_2_RSTMOD0,
      I9(19 downto 0) => rx_data_reg(19 downto 0),
      O1 => rx_sav,
      O2 => n_13_SDIRXTOP,
      O3(9 downto 0) => rx_ds1b(9 downto 0),
      O4(9 downto 0) => rx_ds2a(9 downto 0),
      O5(9 downto 0) => rx_ds2b(9 downto 0),
      O6 => n_60_SDIRXTOP,
      O7 => n_64_SDIRXTOP,
      O8 => n_67_SDIRXTOP,
      Q(9 downto 0) => \^rx_ds1a\(9 downto 0),
      SR(0) => n_1_RSTMOD0,
      SS(0) => n_69_SDIRXTOP,
      anc => \DEC/TD/anc\,
      eav => \DEC/TD/eav\,
      \out\(1) => rx_ce_sd,
      \out\(0) => rx_ce_int(0),
      out_reg_edh0 => \DEC/TD/out_reg_edh0\,
      rx_a_vpid(31 downto 0) => rx_a_vpid(31 downto 0),
      rx_a_vpid_valid => rx_a_vpid_valid,
      rx_b_vpid(31 downto 0) => rx_b_vpid(31 downto 0),
      rx_b_vpid_valid => rx_b_vpid_valid,
      rx_bit_rate => rx_bit_rate,
      rx_crc_err_a => rx_crc_err_a,
      rx_crc_err_b => rx_crc_err_b,
      rx_dout_rdy_3g => rx_dout_rdy_3g,
      rx_eav => rx_eav,
      rx_edh_clr_errcnt => rx_edh_clr_errcnt,
      rx_f_now => \DEC/FLY/fld/rx_f_now\,
      rx_frame_en => rx_frame_en,
      rx_level_b_3g => rx_level_b_3g,
      rx_line_a(10 downto 0) => rx_line_a(10 downto 0),
      rx_line_b(10 downto 0) => rx_line_b(10 downto 0),
      rx_mode(1 downto 0) => rx_mode(1 downto 0),
      rx_mode_3g => rx_mode_3g,
      rx_mode_detect_en_reg => rx_mode_detect_en_reg,
      rx_mode_en(2 downto 0) => rx_mode_en(2 downto 0),
      rx_mode_hd => rx_mode_hd,
      rx_mode_locked => rx_mode_locked,
      rx_mode_sd => rx_mode_sd,
      rx_nsp => rx_nsp,
      rx_rst_int => rx_rst_int,
      rx_sd_data_strobe => rx_sd_data_strobe,
      rx_t_family(3 downto 0) => rx_t_family(3 downto 0),
      rx_t_locked => rx_t_locked,
      rx_t_rate(3 downto 0) => rx_t_rate(3 downto 0),
      rx_t_scan => rx_t_scan,
      rx_trs => rx_trs,
      rx_usrclk => rx_usrclk,
      trs => \DEC/TD/trs\
    );
TRSG: entity work.smpte_sdiv_smpte_sdi_v3_0_trsgen
    port map (
      Q(9 downto 7) => \tx_ds1a_reg__0\(9 downto 7),
      Q(6) => tx_ds1a_reg(6),
      Q(5 downto 0) => \tx_ds1a_reg__0\(5 downto 0),
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_eav_int => tx_eav_int,
      tx_eav_mux => tx_eav_mux,
      tx_sav_int => tx_sav_int,
      tx_sav_mux => tx_sav_mux,
      tx_use_dsin => tx_use_dsin,
      tx_usrclk => tx_usrclk
    );
TXOUT: entity work.smpte_sdiv_smpte_sdi_v3_0_triple_sdi_tx_output
    port map (
      D(1 downto 0) => tx_out_mode(1 downto 0),
      I1 => n_21_RSTMOD1,
      I10(0) => n_16_RSTMOD1,
      I11 => n_6_RSTMOD1,
      I12 => n_9_RSTMOD1,
      I13(0) => n_15_RSTMOD1,
      I14(0) => n_13_RSTMOD1,
      I15(0) => n_17_RSTMOD1,
      I16(9 downto 0) => tx_ds1a_mux(9 downto 0),
      I17(0) => n_18_RSTMOD1,
      I18(9 downto 0) => tx_ds2b_mux(9 downto 0),
      I19(9 downto 0) => tx_ds1b_mux(9 downto 0),
      I2 => n_22_RSTMOD1,
      I20(9 downto 0) => tx_ds2a_mux(9 downto 0),
      I3(0) => n_0_RSTMOD1,
      I4(0) => n_3_RSTMOD1,
      I5(0) => n_4_RSTMOD1,
      I6(0) => n_5_RSTMOD1,
      I7(0) => n_10_RSTMOD1,
      I8(0) => n_11_RSTMOD1,
      I9(0) => n_14_RSTMOD1,
      O1 => n_0_TXOUT,
      O2 => n_1_TXOUT,
      Q(0) => tx_rst_int(1),
      SR(0) => n_7_RSTMOD1,
      pipe1_ones => \EDH/DEC/TD/pipe1_ones\,
      rx_xyz => \EDH/DEC/FLY/rx_xyz\,
      tx_ce(1 downto 0) => tx_ce(2 downto 1),
      tx_ce_alerr => tx_ce_alerr,
      tx_din_rdy => tx_din_rdy,
      tx_eav_mux => tx_eav_mux,
      tx_insert_crc => tx_insert_crc,
      tx_insert_edh => tx_insert_edh,
      tx_insert_ln => tx_insert_ln,
      tx_line_a(10 downto 0) => tx_line_a(10 downto 0),
      tx_line_b(10 downto 0) => tx_line_b(10 downto 0),
      tx_sav_mux => tx_sav_mux,
      tx_sd_bitrep_bypass => tx_sd_bitrep_bypass,
      tx_txdata(19 downto 0) => tx_txdata(19 downto 0),
      tx_usrclk => tx_usrclk
    );
VCC: unisim.vcomponents.VCC
    port map (
      P => \<const1>\
    );
VPIDINS: entity work.smpte_sdiv_smpte_sdi_v3_0_triple_sdi_vpid_insert
    port map (
      D(9 downto 0) => tx_ds2b_int(9 downto 0),
      I1(9 downto 7) => \tx_ds1a_reg__0\(9 downto 7),
      I1(6) => tx_ds1a_reg(6),
      I1(5 downto 0) => \tx_ds1a_reg__0\(5 downto 0),
      I16(9 downto 0) => tx_ds1a_mux(9 downto 0),
      I18(9 downto 0) => tx_ds2b_mux(9 downto 0),
      I19(9 downto 0) => tx_ds1b_mux(9 downto 0),
      I2(9 downto 0) => tx_ds1b_reg(9 downto 0),
      I20(9 downto 0) => tx_ds2a_mux(9 downto 0),
      I3(9 downto 0) => tx_ds2b_reg(9 downto 0),
      I4(0) => n_20_RSTMOD1,
      I5(0) => tx_rst_int(0),
      O1(1 downto 0) => tx_out_mode(1 downto 0),
      O2(9 downto 0) => tx_ds2a_int(9 downto 0),
      Q(9 downto 0) => tx_ds2a_reg(9 downto 0),
      SR(0) => n_19_RSTMOD1,
      ce0 => ce0,
      ds1a_out(9 downto 0) => tx_ds1a_int(9 downto 0),
      ds1b_out(9 downto 0) => tx_ds1b_int(9 downto 0),
      tx_ce(0) => tx_ce(0),
      tx_din_rdy => tx_din_rdy,
      tx_eav_int => tx_eav_int,
      tx_insert_vpid => tx_insert_vpid,
      tx_level_b_3g => tx_level_b_3g,
      tx_line_a(10 downto 0) => tx_line_a(10 downto 0),
      tx_line_b(10 downto 0) => tx_line_b(10 downto 0),
      tx_mode(1 downto 0) => tx_mode(1 downto 0),
      tx_overwrite_vpid => tx_overwrite_vpid,
      tx_sav_int => tx_sav_int,
      tx_use_dsin => tx_use_dsin,
      tx_usrclk => tx_usrclk,
      tx_video_a_c_in(9 downto 0) => tx_video_a_c_in(9 downto 0),
      tx_video_a_y_in(9 downto 0) => tx_video_a_y_in(9 downto 0),
      tx_video_b_c_in(9 downto 0) => tx_video_b_c_in(9 downto 0),
      tx_video_b_y_in(9 downto 0) => tx_video_b_y_in(9 downto 0),
      tx_vpid_byte1(7 downto 0) => tx_vpid_byte1(7 downto 0),
      tx_vpid_byte2(7 downto 0) => tx_vpid_byte2(7 downto 0),
      tx_vpid_byte3(7 downto 0) => tx_vpid_byte3(7 downto 0),
      tx_vpid_byte4a(7 downto 0) => tx_vpid_byte4a(7 downto 0),
      tx_vpid_byte4b(7 downto 0) => tx_vpid_byte4b(7 downto 0),
      tx_vpid_line_f1(10 downto 0) => tx_vpid_line_f1(10 downto 0),
      tx_vpid_line_f2(10 downto 0) => tx_vpid_line_f2(10 downto 0),
      tx_vpid_line_f2_en => tx_vpid_line_f2_en
    );
\rx_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(0),
      Q => rx_data_reg(0),
      R => \<const0>\
    );
\rx_data_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(10),
      Q => rx_data_reg(10),
      R => \<const0>\
    );
\rx_data_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(11),
      Q => rx_data_reg(11),
      R => \<const0>\
    );
\rx_data_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(12),
      Q => rx_data_reg(12),
      R => \<const0>\
    );
\rx_data_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(13),
      Q => rx_data_reg(13),
      R => \<const0>\
    );
\rx_data_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(14),
      Q => rx_data_reg(14),
      R => \<const0>\
    );
\rx_data_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(15),
      Q => rx_data_reg(15),
      R => \<const0>\
    );
\rx_data_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(16),
      Q => rx_data_reg(16),
      R => \<const0>\
    );
\rx_data_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(17),
      Q => rx_data_reg(17),
      R => \<const0>\
    );
\rx_data_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(18),
      Q => rx_data_reg(18),
      R => \<const0>\
    );
\rx_data_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(19),
      Q => rx_data_reg(19),
      R => \<const0>\
    );
\rx_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(1),
      Q => rx_data_reg(1),
      R => \<const0>\
    );
\rx_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(2),
      Q => rx_data_reg(2),
      R => \<const0>\
    );
\rx_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(3),
      Q => rx_data_reg(3),
      R => \<const0>\
    );
\rx_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(4),
      Q => rx_data_reg(4),
      R => \<const0>\
    );
\rx_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(5),
      Q => rx_data_reg(5),
      R => \<const0>\
    );
\rx_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(6),
      Q => rx_data_reg(6),
      R => \<const0>\
    );
\rx_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(7),
      Q => rx_data_reg(7),
      R => \<const0>\
    );
\rx_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(8),
      Q => rx_data_reg(8),
      R => \<const0>\
    );
\rx_data_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_data_in(9),
      Q => rx_data_reg(9),
      R => \<const0>\
    );
\rx_forced_mode_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_forced_mode(0),
      Q => rx_forced_mode_reg(0),
      R => \<const0>\
    );
\rx_forced_mode_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_forced_mode(1),
      Q => rx_forced_mode_reg(1),
      R => \<const0>\
    );
rx_mode_detect_en_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => \<const1>\,
      D => rx_mode_detect_en,
      Q => rx_mode_detect_en_reg,
      R => \<const0>\
    );
\rx_sd_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(0),
      Q => rx_sd_data_reg(0),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(1),
      Q => rx_sd_data_reg(1),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(2),
      Q => rx_sd_data_reg(2),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(3),
      Q => rx_sd_data_reg(3),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(4),
      Q => rx_sd_data_reg(4),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(5),
      Q => rx_sd_data_reg(5),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(6),
      Q => rx_sd_data_reg(6),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(7),
      Q => rx_sd_data_reg(7),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(8),
      Q => rx_sd_data_reg(8),
      R => \<const0>\
    );
\rx_sd_data_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => rx_usrclk,
      CE => rx_ce_int(0),
      D => rx_sd_data_in(9),
      Q => rx_sd_data_reg(9),
      R => \<const0>\
    );
tx_ce_align_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \<const1>\,
      D => tx_ce_alerr,
      Q => tx_ce_align_err,
      R => \<const0>\
    );
\tx_ds1a_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => tx_ce(0),
      I1 => tx_din_rdy,
      O => \n_0_tx_ds1a_out[9]_i_1\
    );
\tx_ds1a_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(0),
      Q => tx_ds1a_out(0),
      R => \<const0>\
    );
\tx_ds1a_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(1),
      Q => tx_ds1a_out(1),
      R => \<const0>\
    );
\tx_ds1a_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(2),
      Q => tx_ds1a_out(2),
      R => \<const0>\
    );
\tx_ds1a_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(3),
      Q => tx_ds1a_out(3),
      R => \<const0>\
    );
\tx_ds1a_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(4),
      Q => tx_ds1a_out(4),
      R => \<const0>\
    );
\tx_ds1a_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(5),
      Q => tx_ds1a_out(5),
      R => \<const0>\
    );
\tx_ds1a_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(6),
      Q => tx_ds1a_out(6),
      R => \<const0>\
    );
\tx_ds1a_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(7),
      Q => tx_ds1a_out(7),
      R => \<const0>\
    );
\tx_ds1a_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(8),
      Q => tx_ds1a_out(8),
      R => \<const0>\
    );
\tx_ds1a_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_int(9),
      Q => tx_ds1a_out(9),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(0),
      Q => \tx_ds1a_reg__0\(0),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(1),
      Q => \tx_ds1a_reg__0\(1),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(2),
      Q => \tx_ds1a_reg__0\(2),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(3),
      Q => \tx_ds1a_reg__0\(3),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(4),
      Q => \tx_ds1a_reg__0\(4),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(5),
      Q => \tx_ds1a_reg__0\(5),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(6),
      Q => tx_ds1a_reg(6),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(7),
      Q => \tx_ds1a_reg__0\(7),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(8),
      Q => \tx_ds1a_reg__0\(8),
      R => \<const0>\
    );
\tx_ds1a_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1a_in(9),
      Q => \tx_ds1a_reg__0\(9),
      R => \<const0>\
    );
\tx_ds1b_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(0),
      Q => tx_ds1b_out(0),
      R => \<const0>\
    );
\tx_ds1b_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(1),
      Q => tx_ds1b_out(1),
      R => \<const0>\
    );
\tx_ds1b_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(2),
      Q => tx_ds1b_out(2),
      R => \<const0>\
    );
\tx_ds1b_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(3),
      Q => tx_ds1b_out(3),
      R => \<const0>\
    );
\tx_ds1b_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(4),
      Q => tx_ds1b_out(4),
      R => \<const0>\
    );
\tx_ds1b_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(5),
      Q => tx_ds1b_out(5),
      R => \<const0>\
    );
\tx_ds1b_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(6),
      Q => tx_ds1b_out(6),
      R => \<const0>\
    );
\tx_ds1b_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(7),
      Q => tx_ds1b_out(7),
      R => \<const0>\
    );
\tx_ds1b_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(8),
      Q => tx_ds1b_out(8),
      R => \<const0>\
    );
\tx_ds1b_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_int(9),
      Q => tx_ds1b_out(9),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(0),
      Q => tx_ds1b_reg(0),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(1),
      Q => tx_ds1b_reg(1),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(2),
      Q => tx_ds1b_reg(2),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(3),
      Q => tx_ds1b_reg(3),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(4),
      Q => tx_ds1b_reg(4),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(5),
      Q => tx_ds1b_reg(5),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(6),
      Q => tx_ds1b_reg(6),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(7),
      Q => tx_ds1b_reg(7),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(8),
      Q => tx_ds1b_reg(8),
      R => \<const0>\
    );
\tx_ds1b_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds1b_in(9),
      Q => tx_ds1b_reg(9),
      R => \<const0>\
    );
\tx_ds2a_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(0),
      Q => tx_ds2a_out(0),
      R => \<const0>\
    );
\tx_ds2a_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(1),
      Q => tx_ds2a_out(1),
      R => \<const0>\
    );
\tx_ds2a_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(2),
      Q => tx_ds2a_out(2),
      R => \<const0>\
    );
\tx_ds2a_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(3),
      Q => tx_ds2a_out(3),
      R => \<const0>\
    );
\tx_ds2a_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(4),
      Q => tx_ds2a_out(4),
      R => \<const0>\
    );
\tx_ds2a_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(5),
      Q => tx_ds2a_out(5),
      R => \<const0>\
    );
\tx_ds2a_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(6),
      Q => tx_ds2a_out(6),
      R => \<const0>\
    );
\tx_ds2a_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(7),
      Q => tx_ds2a_out(7),
      R => \<const0>\
    );
\tx_ds2a_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(8),
      Q => tx_ds2a_out(8),
      R => \<const0>\
    );
\tx_ds2a_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_int(9),
      Q => tx_ds2a_out(9),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(0),
      Q => tx_ds2a_reg(0),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(1),
      Q => tx_ds2a_reg(1),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(2),
      Q => tx_ds2a_reg(2),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(3),
      Q => tx_ds2a_reg(3),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(4),
      Q => tx_ds2a_reg(4),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(5),
      Q => tx_ds2a_reg(5),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(6),
      Q => tx_ds2a_reg(6),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(7),
      Q => tx_ds2a_reg(7),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(8),
      Q => tx_ds2a_reg(8),
      R => \<const0>\
    );
\tx_ds2a_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2a_in(9),
      Q => tx_ds2a_reg(9),
      R => \<const0>\
    );
\tx_ds2b_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(0),
      Q => tx_ds2b_out(0),
      R => \<const0>\
    );
\tx_ds2b_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(1),
      Q => tx_ds2b_out(1),
      R => \<const0>\
    );
\tx_ds2b_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(2),
      Q => tx_ds2b_out(2),
      R => \<const0>\
    );
\tx_ds2b_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(3),
      Q => tx_ds2b_out(3),
      R => \<const0>\
    );
\tx_ds2b_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(4),
      Q => tx_ds2b_out(4),
      R => \<const0>\
    );
\tx_ds2b_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(5),
      Q => tx_ds2b_out(5),
      R => \<const0>\
    );
\tx_ds2b_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(6),
      Q => tx_ds2b_out(6),
      R => \<const0>\
    );
\tx_ds2b_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(7),
      Q => tx_ds2b_out(7),
      R => \<const0>\
    );
\tx_ds2b_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(8),
      Q => tx_ds2b_out(8),
      R => \<const0>\
    );
\tx_ds2b_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_int(9),
      Q => tx_ds2b_out(9),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(0),
      Q => tx_ds2b_reg(0),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(1),
      Q => tx_ds2b_reg(1),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(2),
      Q => tx_ds2b_reg(2),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(3),
      Q => tx_ds2b_reg(3),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(4),
      Q => tx_ds2b_reg(4),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(5),
      Q => tx_ds2b_reg(5),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(6),
      Q => tx_ds2b_reg(6),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(7),
      Q => tx_ds2b_reg(7),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(8),
      Q => tx_ds2b_reg(8),
      R => \<const0>\
    );
\tx_ds2b_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => tx_usrclk,
      CE => \n_0_tx_ds1a_out[9]_i_1\,
      D => tx_ds2b_in(9),
      Q => tx_ds2b_reg(9),
      R => \<const0>\
    );
end STRUCTURE;
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
library UNISIM; use UNISIM.VCOMPONENTS.ALL; 
entity smpte_sdi is
  port (
    rx_rst : in STD_LOGIC;
    rx_usrclk : in STD_LOGIC;
    rx_data_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    rx_sd_data_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_sd_data_strobe : in STD_LOGIC;
    rx_frame_en : in STD_LOGIC;
    rx_mode_en : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rx_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_mode_hd : out STD_LOGIC;
    rx_mode_sd : out STD_LOGIC;
    rx_mode_3g : out STD_LOGIC;
    rx_mode_detect_en : in STD_LOGIC;
    rx_mode_locked : out STD_LOGIC;
    rx_forced_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_bit_rate : in STD_LOGIC;
    rx_t_locked : out STD_LOGIC;
    rx_t_family : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_t_rate : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_t_scan : out STD_LOGIC;
    rx_level_b_3g : out STD_LOGIC;
    rx_ce_sd : out STD_LOGIC;
    rx_nsp : out STD_LOGIC;
    rx_line_a : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_a_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_a_vpid_valid : out STD_LOGIC;
    rx_b_vpid : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rx_b_vpid_valid : out STD_LOGIC;
    rx_crc_err_a : out STD_LOGIC;
    rx_ds1a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_ds2a : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_eav : out STD_LOGIC;
    rx_sav : out STD_LOGIC;
    rx_trs : out STD_LOGIC;
    rx_line_b : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rx_dout_rdy_3g : out STD_LOGIC;
    rx_crc_err_b : out STD_LOGIC;
    rx_ds1b : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_ds2b : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rx_edh_errcnt_en : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx_edh_clr_errcnt : in STD_LOGIC;
    rx_edh_ap : out STD_LOGIC;
    rx_edh_ff : out STD_LOGIC;
    rx_edh_anc : out STD_LOGIC;
    rx_edh_ap_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_ff_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_anc_flags : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rx_edh_packet_flags : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_edh_errcnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_rst : in STD_LOGIC;
    tx_usrclk : in STD_LOGIC;
    tx_ce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_din_rdy : in STD_LOGIC;
    tx_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_level_b_3g : in STD_LOGIC;
    tx_insert_crc : in STD_LOGIC;
    tx_insert_ln : in STD_LOGIC;
    tx_insert_edh : in STD_LOGIC;
    tx_insert_vpid : in STD_LOGIC;
    tx_overwrite_vpid : in STD_LOGIC;
    tx_video_a_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_a_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_b_y_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_video_b_c_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_line_a : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_line_b : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_byte1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte4a : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_byte4b : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_vpid_line_f1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tx_vpid_line_f2_en : in STD_LOGIC;
    tx_ds1a_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2a_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds1b_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2b_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_use_dsin : in STD_LOGIC;
    tx_ds1a_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2a_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds1b_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_ds2b_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_sd_bitrep_bypass : in STD_LOGIC;
    tx_txdata : out STD_LOGIC_VECTOR ( 19 downto 0 );
    tx_ce_align_err : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of smpte_sdi : entity is true;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of smpte_sdi : entity is "v_smpte_sdi_v3_0,Vivado 2013.4";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of smpte_sdi : entity is "smpte_sdi,v_smpte_sdi_v3_0,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of smpte_sdi : entity is "smpte_sdi,v_smpte_sdi_v3_0,{x_ipProduct=Vivado 2013.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=v_smpte_sdi,x_ipVersion=3.0,x_ipCoreRevision=0,x_ipLanguage=VHDL,INCLUDE_RX_EDH_PROCESSOR=TRUE,C_FAMILY=virtex7}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of smpte_sdi : entity is "yes";
end smpte_sdi;

architecture STRUCTURE of smpte_sdi is
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "virtex7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of inst : label is true;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EDH_ERR_WIDTH : integer;
  attribute EDH_ERR_WIDTH of inst : label is 16;
  attribute ERRCNT_WIDTH : integer;
  attribute ERRCNT_WIDTH of inst : label is 4;
  attribute INCLUDE_RX_EDH_PROCESSOR : string;
  attribute INCLUDE_RX_EDH_PROCESSOR of inst : label is "true";
  attribute MAX_ERRS_LOCKED : integer;
  attribute MAX_ERRS_LOCKED of inst : label is 15;
  attribute MAX_ERRS_UNLOCKED : integer;
  attribute MAX_ERRS_UNLOCKED of inst : label is 2;
  attribute NUM_CE_SD : integer;
  attribute NUM_CE_SD of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of inst : label is "xilinx.com:interface:sdi_native:1.0 SDI_RX_INTF SDI_MODE";
begin
inst: entity work.smpte_sdiv_smpte_sdi_v3_0
    port map (
      rx_a_vpid(31 downto 0) => rx_a_vpid(31 downto 0),
      rx_a_vpid_valid => rx_a_vpid_valid,
      rx_b_vpid(31 downto 0) => rx_b_vpid(31 downto 0),
      rx_b_vpid_valid => rx_b_vpid_valid,
      rx_bit_rate => rx_bit_rate,
      rx_ce_sd => rx_ce_sd,
      rx_crc_err_a => rx_crc_err_a,
      rx_crc_err_b => rx_crc_err_b,
      rx_data_in(19 downto 0) => rx_data_in(19 downto 0),
      rx_dout_rdy_3g => rx_dout_rdy_3g,
      rx_ds1a(9 downto 0) => rx_ds1a(9 downto 0),
      rx_ds1b(9 downto 0) => rx_ds1b(9 downto 0),
      rx_ds2a(9 downto 0) => rx_ds2a(9 downto 0),
      rx_ds2b(9 downto 0) => rx_ds2b(9 downto 0),
      rx_eav => rx_eav,
      rx_edh_anc => rx_edh_anc,
      rx_edh_anc_flags(4 downto 0) => rx_edh_anc_flags(4 downto 0),
      rx_edh_ap => rx_edh_ap,
      rx_edh_ap_flags(4 downto 0) => rx_edh_ap_flags(4 downto 0),
      rx_edh_clr_errcnt => rx_edh_clr_errcnt,
      rx_edh_errcnt(15 downto 0) => rx_edh_errcnt(15 downto 0),
      rx_edh_errcnt_en(15 downto 0) => rx_edh_errcnt_en(15 downto 0),
      rx_edh_ff => rx_edh_ff,
      rx_edh_ff_flags(4 downto 0) => rx_edh_ff_flags(4 downto 0),
      rx_edh_packet_flags(3 downto 0) => rx_edh_packet_flags(3 downto 0),
      rx_forced_mode(1 downto 0) => rx_forced_mode(1 downto 0),
      rx_frame_en => rx_frame_en,
      rx_level_b_3g => rx_level_b_3g,
      rx_line_a(10 downto 0) => rx_line_a(10 downto 0),
      rx_line_b(10 downto 0) => rx_line_b(10 downto 0),
      rx_mode(1 downto 0) => rx_mode(1 downto 0),
      rx_mode_3g => rx_mode_3g,
      rx_mode_detect_en => rx_mode_detect_en,
      rx_mode_en(2 downto 0) => rx_mode_en(2 downto 0),
      rx_mode_hd => rx_mode_hd,
      rx_mode_locked => rx_mode_locked,
      rx_mode_sd => rx_mode_sd,
      rx_nsp => rx_nsp,
      rx_rst => rx_rst,
      rx_sav => rx_sav,
      rx_sd_data_in(9 downto 0) => rx_sd_data_in(9 downto 0),
      rx_sd_data_strobe => rx_sd_data_strobe,
      rx_t_family(3 downto 0) => rx_t_family(3 downto 0),
      rx_t_locked => rx_t_locked,
      rx_t_rate(3 downto 0) => rx_t_rate(3 downto 0),
      rx_t_scan => rx_t_scan,
      rx_trs => rx_trs,
      rx_usrclk => rx_usrclk,
      tx_ce(2 downto 0) => tx_ce(2 downto 0),
      tx_ce_align_err => tx_ce_align_err,
      tx_din_rdy => tx_din_rdy,
      tx_ds1a_in(9 downto 0) => tx_ds1a_in(9 downto 0),
      tx_ds1a_out(9 downto 0) => tx_ds1a_out(9 downto 0),
      tx_ds1b_in(9 downto 0) => tx_ds1b_in(9 downto 0),
      tx_ds1b_out(9 downto 0) => tx_ds1b_out(9 downto 0),
      tx_ds2a_in(9 downto 0) => tx_ds2a_in(9 downto 0),
      tx_ds2a_out(9 downto 0) => tx_ds2a_out(9 downto 0),
      tx_ds2b_in(9 downto 0) => tx_ds2b_in(9 downto 0),
      tx_ds2b_out(9 downto 0) => tx_ds2b_out(9 downto 0),
      tx_insert_crc => tx_insert_crc,
      tx_insert_edh => tx_insert_edh,
      tx_insert_ln => tx_insert_ln,
      tx_insert_vpid => tx_insert_vpid,
      tx_level_b_3g => tx_level_b_3g,
      tx_line_a(10 downto 0) => tx_line_a(10 downto 0),
      tx_line_b(10 downto 0) => tx_line_b(10 downto 0),
      tx_mode(1 downto 0) => tx_mode(1 downto 0),
      tx_overwrite_vpid => tx_overwrite_vpid,
      tx_rst => tx_rst,
      tx_sd_bitrep_bypass => tx_sd_bitrep_bypass,
      tx_txdata(19 downto 0) => tx_txdata(19 downto 0),
      tx_use_dsin => tx_use_dsin,
      tx_usrclk => tx_usrclk,
      tx_video_a_c_in(9 downto 0) => tx_video_a_c_in(9 downto 0),
      tx_video_a_y_in(9 downto 0) => tx_video_a_y_in(9 downto 0),
      tx_video_b_c_in(9 downto 0) => tx_video_b_c_in(9 downto 0),
      tx_video_b_y_in(9 downto 0) => tx_video_b_y_in(9 downto 0),
      tx_vpid_byte1(7 downto 0) => tx_vpid_byte1(7 downto 0),
      tx_vpid_byte2(7 downto 0) => tx_vpid_byte2(7 downto 0),
      tx_vpid_byte3(7 downto 0) => tx_vpid_byte3(7 downto 0),
      tx_vpid_byte4a(7 downto 0) => tx_vpid_byte4a(7 downto 0),
      tx_vpid_byte4b(7 downto 0) => tx_vpid_byte4b(7 downto 0),
      tx_vpid_line_f1(10 downto 0) => tx_vpid_line_f1(10 downto 0),
      tx_vpid_line_f2(10 downto 0) => tx_vpid_line_f2(10 downto 0),
      tx_vpid_line_f2_en => tx_vpid_line_f2_en
    );
end STRUCTURE;
