// Seed: 285555505
module module_0 #(
    parameter id_16 = 32'd67,
    parameter id_25 = 32'd34
);
  logic id_1;
  logic [7:0][-1 : 1 'b0]
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      _id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      _id_25,
      id_26,
      id_27,
      id_28;
  assign id_11 = id_7;
  wire [id_16 : id_25] id_29;
  assign id_6[-1] = 1;
  initial begin : LABEL_0
    id_27[-1'b0+:1] = id_20;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  parameter id_9 = !1;
  wire id_10;
endmodule
