[14:42:21.738] <TB3>     INFO: *** Welcome to pxar ***
[14:42:21.738] <TB3>     INFO: *** Today: 2016/09/19
[14:42:21.745] <TB3>     INFO: *** Version: 47bc-dirty
[14:42:21.745] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C15.dat
[14:42:21.746] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:42:21.746] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//defaultMaskFile.dat
[14:42:21.746] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters_C15.dat
[14:42:21.822] <TB3>     INFO:         clk: 4
[14:42:21.822] <TB3>     INFO:         ctr: 4
[14:42:21.822] <TB3>     INFO:         sda: 19
[14:42:21.822] <TB3>     INFO:         tin: 9
[14:42:21.822] <TB3>     INFO:         level: 15
[14:42:21.822] <TB3>     INFO:         triggerdelay: 0
[14:42:21.822] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:42:21.822] <TB3>     INFO: Log level: DEBUG
[14:42:21.833] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:42:21.866] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:42:21.869] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:42:21.871] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:42:23.426] <TB3>     INFO: DUT info: 
[14:42:23.426] <TB3>     INFO: The DUT currently contains the following objects:
[14:42:23.426] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:42:23.426] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:42:23.426] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:42:23.426] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:42:23.426] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.426] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:23.427] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:42:23.428] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:42:23.429] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:42:23.438] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32964608
[14:42:23.438] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2015310
[14:42:23.438] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f87770
[14:42:23.438] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fb3f9d94010
[14:42:23.438] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fb3fffff510
[14:42:23.438] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33030144 fPxarMemory = 0x7fb3f9d94010
[14:42:23.439] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[14:42:23.440] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455.8mA
[14:42:23.440] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[14:42:23.440] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:42:23.841] <TB3>     INFO: enter 'restricted' command line mode
[14:42:23.841] <TB3>     INFO: enter test to run
[14:42:23.841] <TB3>     INFO:   test: FPIXTest no parameter change
[14:42:23.841] <TB3>     INFO:   running: fpixtest
[14:42:23.841] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:42:23.845] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:42:23.845] <TB3>     INFO: ######################################################################
[14:42:23.845] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:42:23.845] <TB3>     INFO: ######################################################################
[14:42:23.848] <TB3>     INFO: ######################################################################
[14:42:23.848] <TB3>     INFO: PixTestPretest::doTest()
[14:42:23.848] <TB3>     INFO: ######################################################################
[14:42:23.851] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:23.851] <TB3>     INFO:    PixTestPretest::programROC() 
[14:42:23.851] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:41.867] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:42:41.867] <TB3>     INFO: IA differences per ROC:  20.1 16.1 16.1 18.5 17.7 18.5 18.5 16.9 18.5 17.7 18.5 17.7 18.5 18.5 18.5 20.1
[14:42:41.932] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:41.932] <TB3>     INFO:    PixTestPretest::checkIdig() 
[14:42:41.932] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:43.185] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[14:42:43.687] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:42:44.188] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:42:44.690] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:42:45.191] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:42:45.693] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:42:46.195] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:42:46.697] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:42:47.198] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:42:47.700] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:42:48.202] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:42:48.703] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:42:49.205] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:42:49.707] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:42:50.208] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:42:50.710] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:42:50.964] <TB3>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[14:42:50.964] <TB3>     INFO: Test took 9035 ms.
[14:42:50.964] <TB3>     INFO: PixTestPretest::checkIdig() done.
[14:42:50.995] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:50.995] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:42:50.995] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:51.098] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[14:42:51.199] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.4688 mA
[14:42:51.300] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  70 Ia 23.8687 mA
[14:42:51.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.4688 mA
[14:42:51.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  93 Ia 24.6688 mA
[14:42:51.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  90 Ia 23.8687 mA
[14:42:51.705] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 20.6688 mA
[14:42:51.806] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  98 Ia 24.6688 mA
[14:42:51.906] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  95 Ia 23.8687 mA
[14:42:52.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[14:42:52.108] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[14:42:52.209] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[14:42:52.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[14:42:52.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[14:42:52.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[14:42:52.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0687 mA
[14:42:52.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6688 mA
[14:42:52.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 24.6688 mA
[14:42:52.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 23.0687 mA
[14:42:53.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  84 Ia 24.6688 mA
[14:42:53.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  81 Ia 24.6688 mA
[14:42:53.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 23.8687 mA
[14:42:53.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[14:42:53.422] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[14:42:53.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[14:42:53.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.4688 mA
[14:42:53.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  93 Ia 24.6688 mA
[14:42:53.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  90 Ia 24.6688 mA
[14:42:53.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  87 Ia 23.8687 mA
[14:42:54.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[14:42:54.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[14:42:54.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8687 mA
[14:42:54.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.2688 mA
[14:42:54.432] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  88 Ia 24.6688 mA
[14:42:54.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  85 Ia 23.8687 mA
[14:42:54.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2688 mA
[14:42:54.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 24.6688 mA
[14:42:54.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  85 Ia 24.6688 mA
[14:42:54.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.8687 mA
[14:42:55.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[14:42:55.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  88 Ia 24.6688 mA
[14:42:55.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 24.6688 mA
[14:42:55.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 23.8687 mA
[14:42:55.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[14:42:55.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 25.4688 mA
[14:42:55.644] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 23.0687 mA
[14:42:55.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 24.6688 mA
[14:42:55.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  79 Ia 23.8687 mA
[14:42:55.947] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[14:42:56.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6688 mA
[14:42:56.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 24.6688 mA
[14:42:56.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  78 Ia 23.0687 mA
[14:42:56.350] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  84 Ia 25.4688 mA
[14:42:56.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  76 Ia 23.0687 mA
[14:42:56.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  82 Ia 24.6688 mA
[14:42:56.652] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  79 Ia 23.0687 mA
[14:42:56.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  85 Ia 25.4688 mA
[14:42:56.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  77 Ia 23.0687 mA
[14:42:56.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 24.6688 mA
[14:42:57.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  80 Ia 23.8687 mA
[14:42:57.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[14:42:57.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[14:42:57.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 23.8687 mA
[14:42:57.460] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6688 mA
[14:42:57.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8687 mA
[14:42:57.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  70
[14:42:57.586] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  90
[14:42:57.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  95
[14:42:57.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[14:42:57.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[14:42:57.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[14:42:57.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:42:57.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  87
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  81
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  85
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  79
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  81
[14:42:57.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  75
[14:42:59.419] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[14:42:59.419] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  19.3  19.3  20.1  20.1  20.1  20.1  19.3  20.1  20.1  19.3  19.3
[14:42:59.455] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:59.455] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:42:59.455] <TB3>     INFO:    ----------------------------------------------------------------------
[14:42:59.600] <TB3>     INFO: Expecting 231680 events.
[14:43:07.855] <TB3>     INFO: 231680 events read in total (7538ms).
[14:43:08.007] <TB3>     INFO: Test took 8550ms.
[14:43:08.209] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 115 and Delta(CalDel) = 61
[14:43:08.212] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:43:08.216] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 61
[14:43:08.219] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 126 and Delta(CalDel) = 60
[14:43:08.223] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 60
[14:43:08.226] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:43:08.230] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 85 and Delta(CalDel) = 61
[14:43:08.233] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 78 and Delta(CalDel) = 63
[14:43:08.237] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 129 and Delta(CalDel) = 58
[14:43:08.240] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 63
[14:43:08.243] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 63
[14:43:08.247] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 106 and Delta(CalDel) = 60
[14:43:08.251] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 111 and Delta(CalDel) = 62
[14:43:08.254] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 115 and Delta(CalDel) = 63
[14:43:08.258] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 61
[14:43:08.261] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 61
[14:43:08.302] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:43:08.340] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:08.340] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:43:08.340] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:08.475] <TB3>     INFO: Expecting 231680 events.
[14:43:16.758] <TB3>     INFO: 231680 events read in total (7568ms).
[14:43:16.762] <TB3>     INFO: Test took 8419ms.
[14:43:16.786] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[14:43:17.095] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:43:17.098] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[14:43:17.102] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29
[14:43:17.106] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[14:43:17.110] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:43:17.113] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30
[14:43:17.117] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:43:17.121] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[14:43:17.125] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 31.5
[14:43:17.129] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 157 +/- 32
[14:43:17.133] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[14:43:17.137] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31.5
[14:43:17.140] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:43:17.144] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:43:17.148] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[14:43:17.188] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:43:17.188] <TB3>     INFO: CalDel:      135   143   135   136   135   144   135   143   125   148   157   131   137   143   131   130
[14:43:17.188] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    52    51    51
[14:43:17.192] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C0.dat
[14:43:17.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C1.dat
[14:43:17.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C2.dat
[14:43:17.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C3.dat
[14:43:17.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C4.dat
[14:43:17.193] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C5.dat
[14:43:17.194] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C6.dat
[14:43:17.194] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C7.dat
[14:43:17.194] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C8.dat
[14:43:17.194] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C9.dat
[14:43:17.194] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C10.dat
[14:43:17.194] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C11.dat
[14:43:17.195] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C12.dat
[14:43:17.195] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C13.dat
[14:43:17.195] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C14.dat
[14:43:17.195] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters_C15.dat
[14:43:17.195] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:43:17.195] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:43:17.195] <TB3>     INFO: PixTestPretest::doTest() done, duration: 53 seconds
[14:43:17.195] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:43:17.281] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:43:17.281] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:43:17.281] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:43:17.282] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:43:17.284] <TB3>     INFO: ######################################################################
[14:43:17.284] <TB3>     INFO: PixTestTiming::doTest()
[14:43:17.284] <TB3>     INFO: ######################################################################
[14:43:17.284] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:17.284] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:43:17.284] <TB3>     INFO:    ----------------------------------------------------------------------
[14:43:17.284] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:43:18.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:43:20.888] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:43:23.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:43:25.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:43:27.710] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:43:29.983] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:43:32.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:43:34.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:43:36.049] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:43:37.568] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:43:39.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:43:40.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:43:42.127] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:43:43.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:43:45.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:43:46.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:43:48.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:43:49.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:43:51.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:43:52.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:43:54.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:43:55.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:43:57.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:43:58.847] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:44:11.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:44:23.524] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:44:35.840] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:44:48.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:45:00.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:45:12.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:45:25.247] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:45:37.543] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:45:39.063] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:45:40.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:45:42.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:45:43.625] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:45:45.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:45:47.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:45:48.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:45:50.277] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:45:52.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:45:54.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:45:56.908] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:45:59.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:46:01.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:46:03.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:46:05.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:46:08.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:46:09.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:46:12.253] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:46:14.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:46:16.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:46:19.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:46:21.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:46:23.619] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:46:25.892] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:46:28.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:46:30.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:46:32.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:46:34.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:46:37.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:46:39.532] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:46:41.805] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:46:44.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:46:45.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:46:48.248] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:46:50.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:46:52.794] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:46:55.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:46:57.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:46:59.614] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:47:01.887] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:47:03.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:47:05.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:47:07.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:47:10.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:47:12.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:47:14.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:47:17.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:47:19.320] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:47:20.840] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:47:22.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:47:23.880] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:47:25.400] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:47:26.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:47:28.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:47:29.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:47:31.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:47:32.000] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:47:34.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:47:36.046] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:47:37.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:47:39.092] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:47:40.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:47:42.138] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:47:43.661] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:47:45.370] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:47:46.890] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:47:48.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:47:49.932] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:47:51.453] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:47:52.973] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:47:54.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:47:56.013] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:47:57.721] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:47:59.995] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:48:02.269] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:48:04.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:48:06.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:48:09.089] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:48:11.362] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:48:13.636] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:48:15.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:48:18.186] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:48:20.459] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:48:22.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:48:24.005] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:48:27.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:48:29.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:48:31.827] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:48:34.100] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:48:36.373] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:48:38.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:48:40.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:48:43.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:48:45.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:48:47.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:48:50.397] <TB3>     INFO: TBM Phase Settings: 208
[14:48:50.397] <TB3>     INFO: 400MHz Phase: 4
[14:48:50.397] <TB3>     INFO: 160MHz Phase: 6
[14:48:50.397] <TB3>     INFO: Functional Phase Area: 4
[14:48:50.400] <TB3>     INFO: Test took 333116 ms.
[14:48:50.400] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:48:50.400] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:50.400] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:48:50.400] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:50.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:48:51.543] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:48:53.063] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:48:54.583] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:48:56.104] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:48:57.624] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:48:59.144] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:49:00.665] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:49:02.187] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:49:03.706] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:49:05.225] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:49:06.745] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:49:08.265] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:49:09.785] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:49:11.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:49:12.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:49:14.344] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:49:15.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:49:18.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:49:20.411] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:49:22.685] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:49:24.959] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:49:27.232] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:49:28.751] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:49:30.272] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:49:31.792] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:49:34.065] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:49:36.340] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:49:38.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:49:40.886] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:49:43.159] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:49:44.679] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:49:46.199] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:49:47.719] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:49:49.993] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:49:52.266] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:49:54.540] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:49:56.814] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:49:59.087] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:50:00.607] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:50:02.128] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:50:03.648] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:50:05.921] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:50:08.194] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:50:10.468] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:50:12.741] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:50:15.015] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:50:16.535] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:50:18.055] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:50:19.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:50:21.097] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:50:22.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:50:24.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:50:25.658] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:50:27.178] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:50:28.700] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:50:30.219] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:50:31.740] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:50:33.261] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:50:34.781] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:50:36.301] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:50:37.821] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:50:39.342] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:50:40.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:50:42.767] <TB3>     INFO: ROC Delay Settings: 219
[14:50:42.767] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:50:42.767] <TB3>     INFO: ROC Port 0 Delay: 3
[14:50:42.767] <TB3>     INFO: ROC Port 1 Delay: 3
[14:50:42.767] <TB3>     INFO: Functional ROC Area: 4
[14:50:42.770] <TB3>     INFO: Test took 112370 ms.
[14:50:42.770] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:50:42.770] <TB3>     INFO:    ----------------------------------------------------------------------
[14:50:42.770] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:50:42.770] <TB3>     INFO:    ----------------------------------------------------------------------
[14:50:43.909] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e062 c000 a101 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[14:50:43.909] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40cb 40cb 40cb 40cb 40cb 40cb 40cb 40cb e022 c000 a102 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:50:43.909] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[14:50:43.909] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:50:58.162] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:58.162] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:51:12.403] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:12.403] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:51:26.418] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:26.418] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:51:40.473] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:40.473] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:51:54.510] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:54.510] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:52:08.548] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:08.548] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:52:22.644] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:22.644] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:52:36.714] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:36.714] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:52:50.796] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:50.796] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:53:04.832] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:05.215] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:05.228] <TB3>     INFO: Decoding statistics:
[14:53:05.228] <TB3>     INFO:   General information:
[14:53:05.228] <TB3>     INFO: 	 16bit words read:         240000000
[14:53:05.228] <TB3>     INFO: 	 valid events total:       20000000
[14:53:05.228] <TB3>     INFO: 	 empty events:             20000000
[14:53:05.228] <TB3>     INFO: 	 valid events with pixels: 0
[14:53:05.228] <TB3>     INFO: 	 valid pixel hits:         0
[14:53:05.228] <TB3>     INFO:   Event errors: 	           0
[14:53:05.228] <TB3>     INFO: 	 start marker:             0
[14:53:05.228] <TB3>     INFO: 	 stop marker:              0
[14:53:05.228] <TB3>     INFO: 	 overflow:                 0
[14:53:05.228] <TB3>     INFO: 	 invalid 5bit words:       0
[14:53:05.228] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:53:05.228] <TB3>     INFO:   TBM errors: 		           0
[14:53:05.228] <TB3>     INFO: 	 flawed TBM headers:       0
[14:53:05.228] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:53:05.228] <TB3>     INFO: 	 event ID mismatches:      0
[14:53:05.228] <TB3>     INFO:   ROC errors: 		           0
[14:53:05.228] <TB3>     INFO: 	 missing ROC header(s):    0
[14:53:05.228] <TB3>     INFO: 	 misplaced readback start: 0
[14:53:05.228] <TB3>     INFO:   Pixel decoding errors:	   0
[14:53:05.228] <TB3>     INFO: 	 pixel data incomplete:    0
[14:53:05.228] <TB3>     INFO: 	 pixel address:            0
[14:53:05.228] <TB3>     INFO: 	 pulse height fill bit:    0
[14:53:05.228] <TB3>     INFO: 	 buffer corruption:        0
[14:53:05.228] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.228] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:53:05.228] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.228] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.228] <TB3>     INFO:    Read back bit status: 1
[14:53:05.228] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.228] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.228] <TB3>     INFO:    Timings are good!
[14:53:05.228] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.228] <TB3>     INFO: Test took 142458 ms.
[14:53:05.228] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:53:05.228] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:53:05.228] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:53:05.229] <TB3>     INFO: PixTestTiming::doTest took 587947 ms.
[14:53:05.229] <TB3>     INFO: PixTestTiming::doTest() done
[14:53:05.229] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:53:05.229] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:53:05.229] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:53:05.229] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:53:05.229] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:53:05.229] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:53:05.230] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:53:05.581] <TB3>     INFO: ######################################################################
[14:53:05.581] <TB3>     INFO: PixTestAlive::doTest()
[14:53:05.581] <TB3>     INFO: ######################################################################
[14:53:05.584] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.584] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:05.584] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:05.585] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:05.933] <TB3>     INFO: Expecting 41600 events.
[14:53:10.006] <TB3>     INFO: 41600 events read in total (3358ms).
[14:53:10.006] <TB3>     INFO: Test took 4421ms.
[14:53:10.014] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:10.014] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:53:10.014] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:53:10.393] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:53:10.393] <TB3>     INFO: number of dead pixels (per ROC):     0    2    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:10.393] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     2   17    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:10.396] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:10.396] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:10.396] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:10.397] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:10.740] <TB3>     INFO: Expecting 41600 events.
[14:53:13.711] <TB3>     INFO: 41600 events read in total (2256ms).
[14:53:13.711] <TB3>     INFO: Test took 3314ms.
[14:53:13.711] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:13.711] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:53:13.711] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:53:13.712] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:53:14.119] <TB3>     INFO: PixTestAlive::maskTest() done
[14:53:14.119] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:14.122] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:14.122] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:53:14.122] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:14.123] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:14.474] <TB3>     INFO: Expecting 41600 events.
[14:53:18.558] <TB3>     INFO: 41600 events read in total (3369ms).
[14:53:18.559] <TB3>     INFO: Test took 4436ms.
[14:53:18.567] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:18.567] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:53:18.567] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:53:18.942] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:53:18.942] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:18.942] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:53:18.942] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:53:18.950] <TB3>     INFO: ######################################################################
[14:53:18.950] <TB3>     INFO: PixTestTrim::doTest()
[14:53:18.950] <TB3>     INFO: ######################################################################
[14:53:18.953] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:18.953] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:53:18.953] <TB3>     INFO:    ----------------------------------------------------------------------
[14:53:19.029] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:53:19.029] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:53:19.043] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:19.043] <TB3>     INFO:     run 1 of 1
[14:53:19.043] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:19.386] <TB3>     INFO: Expecting 5025280 events.
[14:54:04.254] <TB3>     INFO: 1402328 events read in total (44153ms).
[14:54:48.181] <TB3>     INFO: 2791424 events read in total (88080ms).
[14:55:32.236] <TB3>     INFO: 4180976 events read in total (132136ms).
[14:55:58.959] <TB3>     INFO: 5025280 events read in total (158858ms).
[14:55:58.000] <TB3>     INFO: Test took 159957ms.
[14:55:59.062] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:59.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:00.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:01.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:03.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:04.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:06.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:07.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:09.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:10.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:11.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:13.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:14.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:15.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:17.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:18.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:20.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:21.638] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236527616
[14:56:21.641] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.878 minThrLimit = 108.825 minThrNLimit = 135.173 -> result = 108.878 -> 108
[14:56:21.641] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3578 minThrLimit = 99.3258 minThrNLimit = 122.924 -> result = 99.3578 -> 99
[14:56:21.642] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5899 minThrLimit = 97.5656 minThrNLimit = 123.313 -> result = 97.5899 -> 97
[14:56:21.642] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.406 minThrLimit = 103.231 minThrNLimit = 134.22 -> result = 103.406 -> 103
[14:56:21.643] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0893 minThrLimit = 98.8913 minThrNLimit = 122.186 -> result = 99.0893 -> 99
[14:56:21.643] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7987 minThrLimit = 97.7671 minThrNLimit = 127.716 -> result = 97.7987 -> 97
[14:56:21.643] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.395 minThrLimit = 104.321 minThrNLimit = 129.647 -> result = 104.395 -> 104
[14:56:21.644] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5333 minThrLimit = 99.503 minThrNLimit = 115.919 -> result = 99.5333 -> 99
[14:56:21.644] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 113.211 minThrLimit = 113.111 minThrNLimit = 143.505 -> result = 113.211 -> 113
[14:56:21.644] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.753 minThrLimit = 90.7362 minThrNLimit = 116.455 -> result = 90.753 -> 90
[14:56:21.645] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4803 minThrLimit = 85.3846 minThrNLimit = 111.504 -> result = 85.4803 -> 85
[14:56:21.645] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.551 minThrLimit = 101.544 minThrNLimit = 127.509 -> result = 101.551 -> 101
[14:56:21.646] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.713 minThrLimit = 104.632 minThrNLimit = 129.155 -> result = 104.713 -> 104
[14:56:21.646] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 114.518 minThrLimit = 114.481 minThrNLimit = 141.537 -> result = 114.518 -> 114
[14:56:21.646] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.244 minThrLimit = 107.218 minThrNLimit = 134.551 -> result = 107.244 -> 107
[14:56:21.647] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5246 minThrLimit = 99.523 minThrNLimit = 126.488 -> result = 99.5246 -> 99
[14:56:21.647] <TB3>     INFO: ROC 0 VthrComp = 108
[14:56:21.647] <TB3>     INFO: ROC 1 VthrComp = 99
[14:56:21.647] <TB3>     INFO: ROC 2 VthrComp = 97
[14:56:21.647] <TB3>     INFO: ROC 3 VthrComp = 103
[14:56:21.647] <TB3>     INFO: ROC 4 VthrComp = 99
[14:56:21.647] <TB3>     INFO: ROC 5 VthrComp = 97
[14:56:21.647] <TB3>     INFO: ROC 6 VthrComp = 104
[14:56:21.648] <TB3>     INFO: ROC 7 VthrComp = 99
[14:56:21.648] <TB3>     INFO: ROC 8 VthrComp = 113
[14:56:21.648] <TB3>     INFO: ROC 9 VthrComp = 90
[14:56:21.648] <TB3>     INFO: ROC 10 VthrComp = 85
[14:56:21.649] <TB3>     INFO: ROC 11 VthrComp = 101
[14:56:21.649] <TB3>     INFO: ROC 12 VthrComp = 104
[14:56:21.649] <TB3>     INFO: ROC 13 VthrComp = 114
[14:56:21.649] <TB3>     INFO: ROC 14 VthrComp = 107
[14:56:21.649] <TB3>     INFO: ROC 15 VthrComp = 99
[14:56:21.649] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:56:21.649] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:56:21.661] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:21.661] <TB3>     INFO:     run 1 of 1
[14:56:21.661] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:21.004] <TB3>     INFO: Expecting 5025280 events.
[14:56:59.168] <TB3>     INFO: 891880 events read in total (36449ms).
[14:57:34.190] <TB3>     INFO: 1780248 events read in total (71471ms).
[14:58:09.077] <TB3>     INFO: 2666808 events read in total (106358ms).
[14:58:43.962] <TB3>     INFO: 3542928 events read in total (141243ms).
[14:59:19.043] <TB3>     INFO: 4414488 events read in total (176324ms).
[14:59:43.004] <TB3>     INFO: 5025280 events read in total (201285ms).
[14:59:44.073] <TB3>     INFO: Test took 202413ms.
[14:59:44.245] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:44.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:46.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:48.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:49.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:51.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:52.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:54.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:55.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:57.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:59.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:00:00.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:00:02.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:00:03.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:00:05.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:00:07.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:00:08.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:00:10.227] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295329792
[15:00:10.230] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 66.0012 for pixel 17/1 mean/min/max = 49.201/32.2379/66.164
[15:00:10.231] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 75.6008 for pixel 1/1 mean/min/max = 51.5459/26.8869/76.2048
[15:00:10.231] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 63.9601 for pixel 1/1 mean/min/max = 47.5193/30.7254/64.3132
[15:00:10.232] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.7846 for pixel 6/5 mean/min/max = 46.6474/32.3752/60.9195
[15:00:10.232] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.6551 for pixel 1/12 mean/min/max = 46.4322/31.1428/61.7215
[15:00:10.232] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.138 for pixel 13/5 mean/min/max = 43.7773/32.181/55.3737
[15:00:10.233] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.8742 for pixel 18/19 mean/min/max = 47.3951/33.8954/60.8949
[15:00:10.233] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.1346 for pixel 17/3 mean/min/max = 46.7792/32.376/61.1824
[15:00:10.233] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.7379 for pixel 15/79 mean/min/max = 45.2737/31.6931/58.8543
[15:00:10.234] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.9444 for pixel 0/7 mean/min/max = 47.1323/32.2651/61.9995
[15:00:10.234] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.4213 for pixel 0/79 mean/min/max = 43.4927/32.2583/54.7271
[15:00:10.234] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.9171 for pixel 10/0 mean/min/max = 45.2315/32.4032/58.0599
[15:00:10.235] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.8095 for pixel 49/7 mean/min/max = 46.6046/34.1946/59.0145
[15:00:10.235] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.1606 for pixel 0/73 mean/min/max = 46.2127/31.241/61.1844
[15:00:10.235] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.8106 for pixel 5/79 mean/min/max = 47.538/33.2198/61.8561
[15:00:10.236] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5879 for pixel 19/4 mean/min/max = 44.4497/32.0181/56.8813
[15:00:10.236] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:10.368] <TB3>     INFO: Expecting 411648 events.
[15:00:18.076] <TB3>     INFO: 411648 events read in total (6993ms).
[15:00:18.085] <TB3>     INFO: Expecting 411648 events.
[15:00:25.592] <TB3>     INFO: 411648 events read in total (6852ms).
[15:00:25.606] <TB3>     INFO: Expecting 411648 events.
[15:00:33.143] <TB3>     INFO: 411648 events read in total (6884ms).
[15:00:33.160] <TB3>     INFO: Expecting 411648 events.
[15:00:40.591] <TB3>     INFO: 411648 events read in total (6776ms).
[15:00:40.606] <TB3>     INFO: Expecting 411648 events.
[15:00:48.154] <TB3>     INFO: 411648 events read in total (6898ms).
[15:00:48.171] <TB3>     INFO: Expecting 411648 events.
[15:00:55.821] <TB3>     INFO: 411648 events read in total (6997ms).
[15:00:55.840] <TB3>     INFO: Expecting 411648 events.
[15:01:03.482] <TB3>     INFO: 411648 events read in total (6998ms).
[15:01:03.504] <TB3>     INFO: Expecting 411648 events.
[15:01:11.023] <TB3>     INFO: 411648 events read in total (6874ms).
[15:01:11.048] <TB3>     INFO: Expecting 411648 events.
[15:01:18.707] <TB3>     INFO: 411648 events read in total (7013ms).
[15:01:18.734] <TB3>     INFO: Expecting 411648 events.
[15:01:26.278] <TB3>     INFO: 411648 events read in total (6907ms).
[15:01:26.308] <TB3>     INFO: Expecting 411648 events.
[15:01:33.853] <TB3>     INFO: 411648 events read in total (6904ms).
[15:01:33.883] <TB3>     INFO: Expecting 411648 events.
[15:01:41.521] <TB3>     INFO: 411648 events read in total (6994ms).
[15:01:41.556] <TB3>     INFO: Expecting 411648 events.
[15:01:49.196] <TB3>     INFO: 411648 events read in total (7009ms).
[15:01:49.233] <TB3>     INFO: Expecting 411648 events.
[15:01:56.837] <TB3>     INFO: 411648 events read in total (6972ms).
[15:01:56.876] <TB3>     INFO: Expecting 411648 events.
[15:02:04.436] <TB3>     INFO: 411648 events read in total (6930ms).
[15:02:04.479] <TB3>     INFO: Expecting 411648 events.
[15:02:12.095] <TB3>     INFO: 411648 events read in total (6988ms).
[15:02:12.141] <TB3>     INFO: Test took 121905ms.
[15:02:12.646] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.129 < 35 for itrim+1 = 134; old thr = 34.8828 ... break
[15:02:12.669] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6607 < 35 for itrim+1 = 146; old thr = 34.5212 ... break
[15:02:12.698] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5456 < 35 for itrim = 122; old thr = 34.1063 ... break
[15:02:12.740] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4538 < 35 for itrim+1 = 119; old thr = 34.6363 ... break
[15:02:12.776] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9136 < 35 for itrim = 118; old thr = 33.8657 ... break
[15:02:12.824] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1256 < 35 for itrim = 100; old thr = 34.3397 ... break
[15:02:12.861] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.561 < 35 for itrim = 119; old thr = 34.2061 ... break
[15:02:12.888] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0084 < 35 for itrim = 110; old thr = 34.2936 ... break
[15:02:12.925] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1201 < 35 for itrim = 119; old thr = 34.434 ... break
[15:02:12.957] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4822 < 35 for itrim = 115; old thr = 34.3721 ... break
[15:02:12.991] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0449 < 35 for itrim = 96; old thr = 34.6158 ... break
[15:02:13.033] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0847 < 35 for itrim = 108; old thr = 34.8651 ... break
[15:02:13.069] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9727 < 35 for itrim+1 = 105; old thr = 34.7382 ... break
[15:02:13.100] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0077 < 35 for itrim = 112; old thr = 34.7616 ... break
[15:02:13.130] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8523 < 35 for itrim+1 = 120; old thr = 34.7996 ... break
[15:02:13.178] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6426 < 35 for itrim+1 = 113; old thr = 34.7247 ... break
[15:02:13.256] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:02:13.266] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:02:13.266] <TB3>     INFO:     run 1 of 1
[15:02:13.266] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:13.609] <TB3>     INFO: Expecting 5025280 events.
[15:02:49.212] <TB3>     INFO: 874808 events read in total (34888ms).
[15:03:24.274] <TB3>     INFO: 1747272 events read in total (69951ms).
[15:03:59.283] <TB3>     INFO: 2617464 events read in total (104959ms).
[15:04:33.956] <TB3>     INFO: 3475896 events read in total (139632ms).
[15:05:08.755] <TB3>     INFO: 4330424 events read in total (174431ms).
[15:05:36.947] <TB3>     INFO: 5025280 events read in total (202623ms).
[15:05:37.028] <TB3>     INFO: Test took 203762ms.
[15:05:37.220] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:37.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:39.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:40.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:42.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:43.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:45.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:47.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:48.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:50.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:51.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:53.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:54.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:56.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:57.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:59.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:00.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:02.510] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260329472
[15:06:02.512] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 81.554837
[15:06:02.587] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 91 (-1/-1) hits flags = 528 (plus default)
[15:06:02.597] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:06:02.597] <TB3>     INFO:     run 1 of 1
[15:06:02.597] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:06:02.941] <TB3>     INFO: Expecting 3028480 events.
[15:06:42.621] <TB3>     INFO: 979312 events read in total (38966ms).
[15:08:03.847] <TB3>     INFO: 1957992 events read in total (120192ms).
[15:08:39.345] <TB3>     INFO: 2927928 events read in total (155692ms).
[15:08:43.362] <TB3>     INFO: 3028480 events read in total (159707ms).
[15:08:43.424] <TB3>     INFO: Test took 160827ms.
[15:08:43.566] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:08:53.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:08:56.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:08:57.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:08:58.563] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:08:59.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:01.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:02.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:03.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:04.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:06.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:07.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:08.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:09.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:11.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:12.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:13.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:14.971] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 370429952
[15:09:15.283] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.881752 .. 66.492725
[15:09:15.361] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 76 (-1/-1) hits flags = 528 (plus default)
[15:09:15.371] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:09:15.371] <TB3>     INFO:     run 1 of 1
[15:09:15.372] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:15.717] <TB3>     INFO: Expecting 2329600 events.
[15:09:52.929] <TB3>     INFO: 995408 events read in total (36497ms).
[15:10:29.911] <TB3>     INFO: 1989424 events read in total (73479ms).
[15:10:42.888] <TB3>     INFO: 2329600 events read in total (86456ms).
[15:10:42.914] <TB3>     INFO: Test took 87542ms.
[15:10:42.978] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:43.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:44.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:45.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:46.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:47.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:48.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:49.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:51.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:52.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:53.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:54.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:55.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:56.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:57.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:59.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:00.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:01.322] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372125696
[15:11:01.402] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.550607 .. 59.870880
[15:11:01.478] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 69 (-1/-1) hits flags = 528 (plus default)
[15:11:01.488] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:01.488] <TB3>     INFO:     run 1 of 1
[15:11:01.488] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:01.833] <TB3>     INFO: Expecting 1996800 events.
[15:11:39.911] <TB3>     INFO: 1010152 events read in total (37363ms).
[15:12:15.117] <TB3>     INFO: 1996800 events read in total (72570ms).
[15:12:15.144] <TB3>     INFO: Test took 73657ms.
[15:12:15.201] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:15.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:16.399] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:17.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:18.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:19.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:20.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:21.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:22.954] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:24.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:25.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:26.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:27.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:28.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:29.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:30.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:31.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:32.809] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372350976
[15:12:32.893] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.598232 .. 59.870880
[15:12:32.968] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 69 (-1/-1) hits flags = 528 (plus default)
[15:12:32.978] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:12:32.978] <TB3>     INFO:     run 1 of 1
[15:12:32.978] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:33.324] <TB3>     INFO: Expecting 1896960 events.
[15:13:09.870] <TB3>     INFO: 988368 events read in total (35831ms).
[15:13:43.994] <TB3>     INFO: 1896960 events read in total (69956ms).
[15:13:44.021] <TB3>     INFO: Test took 71043ms.
[15:13:44.078] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:44.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:13:45.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:13:46.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:13:47.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:13:48.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:13:49.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:50.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:51.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:52.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:53.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:55.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:56.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:57.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:58.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:59.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:00.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:01.624] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372350976
[15:14:01.730] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:14:01.730] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:14:01.740] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:14:01.740] <TB3>     INFO:     run 1 of 1
[15:14:01.741] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:14:02.084] <TB3>     INFO: Expecting 1364480 events.
[15:14:41.880] <TB3>     INFO: 1075208 events read in total (39081ms).
[15:14:52.133] <TB3>     INFO: 1364480 events read in total (49334ms).
[15:14:52.146] <TB3>     INFO: Test took 50405ms.
[15:14:52.179] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:52.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:53.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:54.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:55.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:56.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:57.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:58.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:59.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:59.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:00.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:01.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:02.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:03.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:04.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:05.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:06.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:07.692] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372350976
[15:15:07.771] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C0.dat
[15:15:07.771] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C1.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C2.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C3.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C4.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C5.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C6.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C7.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C8.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C9.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C10.dat
[15:15:07.772] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C11.dat
[15:15:07.773] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C12.dat
[15:15:07.773] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C13.dat
[15:15:07.773] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C14.dat
[15:15:07.773] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C15.dat
[15:15:07.789] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C0.dat
[15:15:07.796] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C1.dat
[15:15:07.803] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C2.dat
[15:15:07.810] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C3.dat
[15:15:07.817] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C4.dat
[15:15:07.824] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C5.dat
[15:15:07.830] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C6.dat
[15:15:07.837] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C7.dat
[15:15:07.844] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C8.dat
[15:15:07.851] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C9.dat
[15:15:07.857] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C10.dat
[15:15:07.864] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C11.dat
[15:15:07.871] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C12.dat
[15:15:07.878] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C13.dat
[15:15:07.884] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C14.dat
[15:15:07.891] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//trimParameters35_C15.dat
[15:15:07.898] <TB3>     INFO: PixTestTrim::trimTest() done
[15:15:07.898] <TB3>     INFO: vtrim:     134 146 122 119 118 100 119 110 119 115  96 108 105 112 120 113 
[15:15:07.898] <TB3>     INFO: vthrcomp:  108  99  97 103  99  97 104  99 113  90  85 101 104 114 107  99 
[15:15:07.898] <TB3>     INFO: vcal mean:  35.05  35.03  35.01  34.97  34.95  35.01  35.04  35.02  34.98  34.99  34.97  34.97  34.98  34.89  34.98  34.96 
[15:15:07.898] <TB3>     INFO: vcal RMS:    1.02   1.32   0.95   0.86   0.88   0.78   0.84   0.91   0.86   0.81   0.77   0.82   0.79   0.94   0.86   0.81 
[15:15:07.898] <TB3>     INFO: bits mean:   8.64   8.37   9.07   9.40   9.72   9.89   8.98   9.34   9.77   8.82   9.64   9.47   8.61   9.40   8.50   9.99 
[15:15:07.898] <TB3>     INFO: bits RMS:    2.49   2.86   2.83   2.63   2.68   2.58   2.52   2.68   2.68   2.88   2.74   2.78   2.73   2.87   2.79   2.60 
[15:15:08.439] <TB3>     INFO:    ----------------------------------------------------------------------
[15:15:08.439] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:15:08.439] <TB3>     INFO:    ----------------------------------------------------------------------
[15:15:08.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:15:08.463] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:15:08.474] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:15:08.474] <TB3>     INFO:     run 1 of 1
[15:15:08.474] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:15:08.821] <TB3>     INFO: Expecting 4160000 events.
[15:15:56.078] <TB3>     INFO: 1192385 events read in total (46542ms).
[15:16:41.692] <TB3>     INFO: 2367195 events read in total (92156ms).
[15:17:27.720] <TB3>     INFO: 3525775 events read in total (138184ms).
[15:17:53.021] <TB3>     INFO: 4160000 events read in total (163485ms).
[15:17:53.073] <TB3>     INFO: Test took 164599ms.
[15:17:53.185] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:17:53.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:17:55.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:17:57.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:59.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:00.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:02.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:04.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:06.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:08.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:10.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:12.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:13.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:15.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:17.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:19.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:21.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:23.189] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381935616
[15:18:23.190] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:18:23.263] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:18:23.263] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[15:18:23.273] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:18:23.273] <TB3>     INFO:     run 1 of 1
[15:18:23.273] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:23.617] <TB3>     INFO: Expecting 4326400 events.
[15:19:07.380] <TB3>     INFO: 1124165 events read in total (43048ms).
[15:19:52.551] <TB3>     INFO: 2235585 events read in total (88219ms).
[15:20:35.457] <TB3>     INFO: 3331435 events read in total (131125ms).
[15:21:15.978] <TB3>     INFO: 4326400 events read in total (171646ms).
[15:21:16.036] <TB3>     INFO: Test took 172763ms.
[15:21:16.185] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:16.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:18.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:20.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:22.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:24.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:26.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:28.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:30.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:32.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:33.978] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:35.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:37.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:39.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:41.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:43.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:45.496] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:47.407] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398962688
[15:21:47.408] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:21:47.480] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:21:47.480] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 224 (-1/-1) hits flags = 528 (plus default)
[15:21:47.490] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:47.490] <TB3>     INFO:     run 1 of 1
[15:21:47.490] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:47.833] <TB3>     INFO: Expecting 4680000 events.
[15:22:32.881] <TB3>     INFO: 1085635 events read in total (44333ms).
[15:23:16.722] <TB3>     INFO: 2161420 events read in total (88174ms).
[15:23:59.171] <TB3>     INFO: 3224175 events read in total (130623ms).
[15:24:43.644] <TB3>     INFO: 4282030 events read in total (175096ms).
[15:25:00.283] <TB3>     INFO: 4680000 events read in total (191735ms).
[15:25:00.341] <TB3>     INFO: Test took 192851ms.
[15:25:00.497] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:00.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:02.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:04.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:06.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:08.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:10.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:12.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:14.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:16.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:18.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:20.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:22.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:24.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:26.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:28.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:30.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:32.944] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 399114240
[15:25:32.945] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:25:33.020] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:25:33.020] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 246 (-1/-1) hits flags = 528 (plus default)
[15:25:33.030] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:25:33.030] <TB3>     INFO:     run 1 of 1
[15:25:33.031] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:33.378] <TB3>     INFO: Expecting 5137600 events.
[15:26:15.745] <TB3>     INFO: 1046125 events read in total (41653ms).
[15:26:58.174] <TB3>     INFO: 2084305 events read in total (84082ms).
[15:27:41.312] <TB3>     INFO: 3113675 events read in total (127220ms).
[15:28:24.364] <TB3>     INFO: 4136555 events read in total (170272ms).
[15:29:05.196] <TB3>     INFO: 5137600 events read in total (211104ms).
[15:29:05.264] <TB3>     INFO: Test took 212233ms.
[15:29:05.449] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:05.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:08.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:10.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:12.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:14.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:16.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:18.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:20.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:22.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:24.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:26.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:28.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:30.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:33.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:35.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:37.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:39.512] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404484096
[15:29:39.513] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:29:39.588] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:29:39.588] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 249 (-1/-1) hits flags = 528 (plus default)
[15:29:39.598] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:29:39.598] <TB3>     INFO:     run 1 of 1
[15:29:39.598] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:39.941] <TB3>     INFO: Expecting 5200000 events.
[15:30:23.965] <TB3>     INFO: 1041075 events read in total (43309ms).
[15:31:07.180] <TB3>     INFO: 2074440 events read in total (86524ms).
[15:31:48.796] <TB3>     INFO: 3099870 events read in total (128140ms).
[15:32:31.460] <TB3>     INFO: 4118045 events read in total (170804ms).
[15:33:14.140] <TB3>     INFO: 5136140 events read in total (213484ms).
[15:33:17.154] <TB3>     INFO: 5200000 events read in total (216498ms).
[15:33:17.223] <TB3>     INFO: Test took 217625ms.
[15:33:17.412] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:33:17.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:33:19.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:33:22.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:33:24.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:33:26.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:33:28.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:33:30.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:32.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:34.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:36.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:38.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:41.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:43.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:45.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:47.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:49.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:51.427] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367431680
[15:33:51.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.79806, thr difference RMS: 1.45199
[15:33:51.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.71545, thr difference RMS: 1.6273
[15:33:51.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.43101, thr difference RMS: 1.72965
[15:33:51.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.2604, thr difference RMS: 1.60085
[15:33:51.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.0496, thr difference RMS: 1.31839
[15:33:51.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.00594, thr difference RMS: 1.34694
[15:33:51.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.4914, thr difference RMS: 1.25957
[15:33:51.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.4256, thr difference RMS: 1.22075
[15:33:51.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.1681, thr difference RMS: 1.271
[15:33:51.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.38834, thr difference RMS: 1.45092
[15:33:51.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.93289, thr difference RMS: 1.06203
[15:33:51.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.10711, thr difference RMS: 1.58058
[15:33:51.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.78167, thr difference RMS: 1.21116
[15:33:51.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.1337, thr difference RMS: 1.44194
[15:33:51.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.67617, thr difference RMS: 1.26751
[15:33:51.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.88966, thr difference RMS: 1.49437
[15:33:51.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.81801, thr difference RMS: 1.40676
[15:33:51.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.57677, thr difference RMS: 1.5096
[15:33:51.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.39476, thr difference RMS: 1.72582
[15:33:51.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.2965, thr difference RMS: 1.60133
[15:33:51.431] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.0574, thr difference RMS: 1.32781
[15:33:51.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.04039, thr difference RMS: 1.325
[15:33:51.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.4695, thr difference RMS: 1.25597
[15:33:51.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.3683, thr difference RMS: 1.22272
[15:33:51.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.3437, thr difference RMS: 1.27059
[15:33:51.432] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.32768, thr difference RMS: 1.44306
[15:33:51.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.85121, thr difference RMS: 1.06593
[15:33:51.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.09718, thr difference RMS: 1.5749
[15:33:51.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.84699, thr difference RMS: 1.21415
[15:33:51.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.1491, thr difference RMS: 1.46147
[15:33:51.433] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.56052, thr difference RMS: 1.27261
[15:33:51.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.7982, thr difference RMS: 1.48756
[15:33:51.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.84593, thr difference RMS: 1.39803
[15:33:51.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.6198, thr difference RMS: 1.3255
[15:33:51.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.34704, thr difference RMS: 1.72851
[15:33:51.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.4227, thr difference RMS: 1.61575
[15:33:51.434] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.1982, thr difference RMS: 1.31484
[15:33:51.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.21831, thr difference RMS: 1.32166
[15:33:51.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.6573, thr difference RMS: 1.23626
[15:33:51.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.4617, thr difference RMS: 1.20771
[15:33:51.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.4882, thr difference RMS: 1.23475
[15:33:51.435] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.32558, thr difference RMS: 1.43147
[15:33:51.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.83384, thr difference RMS: 1.0589
[15:33:51.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.14537, thr difference RMS: 1.59739
[15:33:51.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.97265, thr difference RMS: 1.20544
[15:33:51.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.2242, thr difference RMS: 1.45057
[15:33:51.436] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.51951, thr difference RMS: 1.27928
[15:33:51.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.75946, thr difference RMS: 1.47825
[15:33:51.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.0422, thr difference RMS: 1.39297
[15:33:51.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.71254, thr difference RMS: 1.32678
[15:33:51.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.46748, thr difference RMS: 1.73839
[15:33:51.437] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.4706, thr difference RMS: 1.64411
[15:33:51.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.3375, thr difference RMS: 1.33883
[15:33:51.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.43352, thr difference RMS: 1.29852
[15:33:51.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.7368, thr difference RMS: 1.21868
[15:33:51.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.6476, thr difference RMS: 1.2064
[15:33:51.438] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.6728, thr difference RMS: 1.23982
[15:33:51.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.48773, thr difference RMS: 1.44957
[15:33:51.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.89895, thr difference RMS: 1.05793
[15:33:51.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.20624, thr difference RMS: 1.58198
[15:33:51.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.1099, thr difference RMS: 1.19658
[15:33:51.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.3487, thr difference RMS: 1.42521
[15:33:51.440] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.5894, thr difference RMS: 1.26831
[15:33:51.440] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.89476, thr difference RMS: 1.49254
[15:33:51.542] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:33:51.545] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2432 seconds
[15:33:51.545] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:33:52.935] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:33:52.948] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:33:53.060] <TB3>     INFO: ######################################################################
[15:33:53.060] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:33:53.060] <TB3>     INFO: ######################################################################
[15:33:53.060] <TB3>     INFO:    ----------------------------------------------------------------------
[15:33:53.060] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:33:53.060] <TB3>     INFO:    ----------------------------------------------------------------------
[15:33:53.060] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:33:53.088] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:33:53.088] <TB3>     INFO:     run 1 of 1
[15:33:53.088] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:53.435] <TB3>     INFO: Expecting 59072000 events.
[15:34:22.116] <TB3>     INFO: 1071000 events read in total (27966ms).
[15:34:50.177] <TB3>     INFO: 2139600 events read in total (56027ms).
[15:35:18.146] <TB3>     INFO: 3207800 events read in total (83996ms).
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 1 ROCs were found
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (152) !=  TBM ID (127)
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (2) != Token Chain Length (8)
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (152)
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09b 8040 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e022 c000 
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a096 8000 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a097 8040 41c8 41c8 41c8 
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 41c8 41c8 e022 c000 
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a098 80b1 41c8 41c8 40 2881 41c8 41c8 40 282d 41c8 41c8 41c8 41c8 e022 c000 
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a099 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:35:28.589] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09a 8000 41c8 40 284c 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:35:46.117] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[15:35:46.142] <TB3>     INFO: 3207800 events read in total (111992ms).
[15:36:14.238] <TB3>     INFO: 4277800 events read in total (140088ms).
[15:36:42.198] <TB3>     INFO: 5345400 events read in total (168048ms).
[15:37:10.099] <TB3>     INFO: 6413800 events read in total (195949ms).
[15:37:38.109] <TB3>     INFO: 7485600 events read in total (223959ms).
[15:38:06.065] <TB3>     INFO: 8553800 events read in total (251915ms).
[15:38:34.061] <TB3>     INFO: 9622000 events read in total (279911ms).
[15:39:02.119] <TB3>     INFO: 10694000 events read in total (307969ms).
[15:39:30.204] <TB3>     INFO: 11762600 events read in total (336054ms).
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 1 ROCs were found
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (193) !=  TBM ID (127)
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (2) != Token Chain Length (8)
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (193)
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c4 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0bf 8040 41ca 41ca 41ca 41ca 41ca 41ca 41ca 41ca e022 c000 
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0c0 80b1 41c8 41c8 41c8 
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 41c8 41c8 e022 c000 
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c1 80c0 41c8 41c8 41c8 41c8 41c9 41c9 41c9 41c9 e022 c000 
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c2 8000 41c8 41c8 41c9 41c9 41c8 41c8 41c9 41c9 e022 c000 
[15:39:50.753] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c3 8040 41c8 41c9 41c8 41c9 41c8 41c9 41c8 41c9 e022 c000 
[15:39:58.199] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[15:39:58.227] <TB3>     INFO: 11762600 events read in total (364077ms).
[15:40:26.303] <TB3>     INFO: 12833400 events read in total (392153ms).
[15:40:54.294] <TB3>     INFO: 13902200 events read in total (420144ms).
[15:41:22.343] <TB3>     INFO: 14970000 events read in total (448193ms).
[15:41:50.377] <TB3>     INFO: 16037800 events read in total (476227ms).
[15:42:18.418] <TB3>     INFO: 17109000 events read in total (504268ms).
[15:42:46.391] <TB3>     INFO: 18177800 events read in total (532241ms).
[15:43:14.437] <TB3>     INFO: 19245200 events read in total (560287ms).
[15:43:42.444] <TB3>     INFO: 20313400 events read in total (588294ms).
[15:44:10.523] <TB3>     INFO: 21384600 events read in total (616373ms).
[15:44:38.588] <TB3>     INFO: 22452400 events read in total (644438ms).
[15:45:06.628] <TB3>     INFO: 23520400 events read in total (672478ms).
[15:45:34.736] <TB3>     INFO: 24590600 events read in total (700586ms).
[15:46:02.863] <TB3>     INFO: 25659400 events read in total (728713ms).
[15:46:30.991] <TB3>     INFO: 26727400 events read in total (756841ms).
[15:46:59.117] <TB3>     INFO: 27794800 events read in total (784967ms).
[15:47:27.153] <TB3>     INFO: 28865400 events read in total (813003ms).
[15:47:55.146] <TB3>     INFO: 29934200 events read in total (840996ms).
[15:48:23.222] <TB3>     INFO: 31001400 events read in total (869072ms).
[15:48:51.344] <TB3>     INFO: 32068800 events read in total (897194ms).
[15:49:19.459] <TB3>     INFO: 33139800 events read in total (925310ms).
[15:49:47.655] <TB3>     INFO: 34208800 events read in total (953505ms).
[15:50:15.710] <TB3>     INFO: 35276000 events read in total (981560ms).
[15:50:43.820] <TB3>     INFO: 36342400 events read in total (1009670ms).
[15:51:11.910] <TB3>     INFO: 37411000 events read in total (1037760ms).
[15:51:40.064] <TB3>     INFO: 38480800 events read in total (1065914ms).
[15:52:08.116] <TB3>     INFO: 39548400 events read in total (1093966ms).
[15:52:36.139] <TB3>     INFO: 40615400 events read in total (1121989ms).
[15:53:04.139] <TB3>     INFO: 41682600 events read in total (1149989ms).
[15:53:32.174] <TB3>     INFO: 42752400 events read in total (1178024ms).
[15:54:00.161] <TB3>     INFO: 43821600 events read in total (1206011ms).
[15:54:28.152] <TB3>     INFO: 44888400 events read in total (1234002ms).
[15:54:56.193] <TB3>     INFO: 45955200 events read in total (1262043ms).
[15:55:24.152] <TB3>     INFO: 47021800 events read in total (1290002ms).
[15:55:52.206] <TB3>     INFO: 48089800 events read in total (1318056ms).
[15:56:20.306] <TB3>     INFO: 49157800 events read in total (1346156ms).
[15:56:48.325] <TB3>     INFO: 50225800 events read in total (1374175ms).
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03e 8000 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a038 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a039 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03a 8000 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03b 8040 41c8 41c8 ff8 2ff0 41c8 41c8 41c8 e022 c000 
[15:57:11.789] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03c 80b1 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:57:11.791] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03d 80c0 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e022 c000 
[15:57:16.259] <TB3>     INFO: 51292400 events read in total (1402109ms).
[15:57:44.213] <TB3>     INFO: 52358600 events read in total (1430063ms).
[15:58:11.236] <TB3>     INFO: 53425800 events read in total (1457086ms).
[15:58:39.174] <TB3>     INFO: 54493400 events read in total (1485024ms).
[15:59:07.082] <TB3>     INFO: 55562200 events read in total (1512932ms).
[15:59:34.988] <TB3>     INFO: 56629800 events read in total (1540838ms).
[15:59:43.312] <TB3>     INFO: 56933800 events read in total (1549162ms).
[15:59:43.312] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 10691 Events.
[15:59:43.321] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[15:59:43.663] <TB3>     INFO: Expecting 59072000 events.
[16:00:12.513] <TB3>     INFO: 1070600 events read in total (28133ms).
[16:00:40.566] <TB3>     INFO: 2139400 events read in total (56186ms).
[16:01:08.608] <TB3>     INFO: 3207000 events read in total (84228ms).
[16:01:36.800] <TB3>     INFO: 4274000 events read in total (112420ms).
[16:02:04.860] <TB3>     INFO: 5345200 events read in total (140480ms).
[16:02:32.000] <TB3>     INFO: 6413000 events read in total (168620ms).
[16:03:01.024] <TB3>     INFO: 7480600 events read in total (196644ms).
[16:03:29.092] <TB3>     INFO: 8548200 events read in total (224712ms).
[16:03:57.312] <TB3>     INFO: 9617800 events read in total (252932ms).
[16:04:06.476] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 4 ROCs were found
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (76)
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04f 8040 418a 418a 418a 418a 418a 418a 418a 418a e022 c000 
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04a 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a04b 8040 4188 4188 4188 4188 4188 4188 
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a07f 8087 fe2 2200 fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04c 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04d 80c0 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 
[16:04:06.478] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04e 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[16:04:25.399] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[16:04:25.426] <TB3>     INFO: 9617800 events read in total (281047ms).
[16:04:53.697] <TB3>     INFO: 10686000 events read in total (309317ms).
[16:05:21.828] <TB3>     INFO: 11755200 events read in total (337448ms).
[16:05:50.008] <TB3>     INFO: 12825600 events read in total (365628ms).
[16:06:18.196] <TB3>     INFO: 13893000 events read in total (393816ms).
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 1 ROCs were found
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (123) !=  TBM ID (127)
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (2) != Token Chain Length (8)
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (123)
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07e 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a079 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a07a 8000 4188 4188 4188 
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 4188 4188 e022 c000 
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07b 8040 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07c 80b1 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 
[16:06:44.008] <TB3>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07d 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[16:06:46.344] <TB3> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[16:06:46.370] <TB3>     INFO: 13893000 events read in total (421990ms).
[16:07:14.603] <TB3>     INFO: 14960800 events read in total (450223ms).
[16:07:42.759] <TB3>     INFO: 16030600 events read in total (478379ms).
[16:08:10.900] <TB3>     INFO: 17098800 events read in total (506520ms).
[16:08:37.434] <TB3>     INFO: 18166000 events read in total (533054ms).
[16:09:04.889] <TB3>     INFO: 19233400 events read in total (560509ms).
[16:09:32.990] <TB3>     INFO: 20302200 events read in total (588610ms).
[16:10:00.987] <TB3>     INFO: 21372000 events read in total (616607ms).
[16:10:29.046] <TB3>     INFO: 22439400 events read in total (644666ms).
[16:10:57.024] <TB3>     INFO: 23506800 events read in total (672644ms).
[16:11:23.591] <TB3>     INFO: 24575000 events read in total (699211ms).
[16:11:51.917] <TB3>     INFO: 25645800 events read in total (727537ms).
[16:12:20.261] <TB3>     INFO: 26713400 events read in total (755881ms).
[16:12:48.583] <TB3>     INFO: 27780200 events read in total (784203ms).
[16:13:16.304] <TB3>     INFO: 28847600 events read in total (811924ms).
[16:13:44.723] <TB3>     INFO: 29917800 events read in total (840343ms).
[16:14:13.031] <TB3>     INFO: 30986400 events read in total (868651ms).
[16:14:41.379] <TB3>     INFO: 32053600 events read in total (896999ms).
[16:15:09.682] <TB3>     INFO: 33120800 events read in total (925302ms).
[16:15:38.095] <TB3>     INFO: 34189400 events read in total (953715ms).
[16:16:06.511] <TB3>     INFO: 35259000 events read in total (982131ms).
[16:16:34.884] <TB3>     INFO: 36325600 events read in total (1010504ms).
[16:17:03.251] <TB3>     INFO: 37392800 events read in total (1038871ms).
[16:17:31.767] <TB3>     INFO: 38460000 events read in total (1067387ms).
[16:18:00.048] <TB3>     INFO: 39528000 events read in total (1095668ms).
[16:18:28.284] <TB3>     INFO: 40597200 events read in total (1123904ms).
[16:18:56.794] <TB3>     INFO: 41664800 events read in total (1152414ms).
[16:19:25.484] <TB3>     INFO: 42731800 events read in total (1181104ms).
[16:19:53.961] <TB3>     INFO: 43799600 events read in total (1209581ms).
[16:20:22.523] <TB3>     INFO: 44867000 events read in total (1238143ms).
[16:20:50.967] <TB3>     INFO: 45935200 events read in total (1266587ms).
[16:21:19.563] <TB3>     INFO: 47003000 events read in total (1295183ms).
[16:21:48.080] <TB3>     INFO: 48069200 events read in total (1323700ms).
[16:22:16.483] <TB3>     INFO: 49135200 events read in total (1352103ms).
[16:22:44.004] <TB3>     INFO: 50202200 events read in total (1380624ms).
[16:23:13.460] <TB3>     INFO: 51268400 events read in total (1409080ms).
[16:23:41.874] <TB3>     INFO: 52334400 events read in total (1437494ms).
[16:24:10.386] <TB3>     INFO: 53403800 events read in total (1466006ms).
[16:24:38.961] <TB3>     INFO: 54471400 events read in total (1494581ms).
[16:25:07.384] <TB3>     INFO: 55538600 events read in total (1523004ms).
[16:25:35.758] <TB3>     INFO: 56605400 events read in total (1551378ms).
[16:25:44.929] <TB3>     INFO: 56935200 events read in total (1560549ms).
[16:25:44.929] <TB3> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 10684 Events.
[16:25:44.939] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L309> PixTest::scurveMaps errors encountered, returning empty results
[16:25:44.939] <TB3>    ERROR: <PixTestScurves.cc/scurves:L262> no scurve result histograms received?!
[16:25:44.939] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:25:44.939] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:25:44.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:25:44.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:25:44.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:25:44.939] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:25:44.939] <TB3>     INFO: ######################################################################
[16:25:44.939] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:25:44.939] <TB3>     INFO: ######################################################################
[16:25:45.037] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:25:45.379] <TB3>     INFO: Expecting 41600 events.
[16:25:49.479] <TB3>     INFO: 41600 events read in total (3384ms).
[16:25:49.480] <TB3>     INFO: Test took 4443ms.
[16:25:49.488] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:49.488] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:25:49.488] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:25:49.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[16:25:49.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:25:49.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:25:49.512] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:25:49.834] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:25:50.178] <TB3>     INFO: Expecting 41600 events.
[16:25:54.330] <TB3>     INFO: 41600 events read in total (3438ms).
[16:25:54.331] <TB3>     INFO: Test took 4497ms.
[16:25:54.338] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:54.338] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:25:54.338] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.452
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.403
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 193
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.987
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.913
[16:25:54.343] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 169
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.651
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 168
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.908
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.023
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 181
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.29
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.015
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.13
[16:25:54.344] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.053
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 184
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.836
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.03
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 189
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.229
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.509
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 167
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.497
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:25:54.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:25:54.428] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:25:54.771] <TB3>     INFO: Expecting 41600 events.
[16:25:58.907] <TB3>     INFO: 41600 events read in total (3421ms).
[16:25:58.908] <TB3>     INFO: Test took 4480ms.
[16:25:58.916] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:25:58.916] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[16:25:58.916] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:25:58.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:25:58.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 3
[16:25:58.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7717
[16:25:58.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 62
[16:25:58.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.1378
[16:25:58.920] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.1616
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [27 ,48] phvalue 74
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.6334
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 54
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8996
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 63
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.2573
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 90
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8958
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 77
[16:25:58.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.8335
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 56
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9823
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 74
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8018
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,13] phvalue 80
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6929
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 81
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8572
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 68
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7789
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 85
[16:25:58.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4987
[16:25:58.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 73
[16:25:58.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.7724
[16:25:58.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[16:25:58.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.822
[16:25:58.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[16:25:58.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 0 0
[16:25:59.330] <TB3>     INFO: Expecting 2560 events.
[16:26:00.290] <TB3>     INFO: 2560 events read in total (245ms).
[16:26:00.291] <TB3>     INFO: Test took 1367ms.
[16:26:00.291] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:00.291] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[16:26:00.798] <TB3>     INFO: Expecting 2560 events.
[16:26:01.756] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:01.756] <TB3>     INFO: Test took 1465ms.
[16:26:01.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:01.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 27, 48, 2 2
[16:26:02.264] <TB3>     INFO: Expecting 2560 events.
[16:26:03.222] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:03.222] <TB3>     INFO: Test took 1465ms.
[16:26:03.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:03.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 3 3
[16:26:03.730] <TB3>     INFO: Expecting 2560 events.
[16:26:04.689] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:04.689] <TB3>     INFO: Test took 1466ms.
[16:26:04.689] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:04.689] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 4 4
[16:26:05.197] <TB3>     INFO: Expecting 2560 events.
[16:26:06.156] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:06.158] <TB3>     INFO: Test took 1468ms.
[16:26:06.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:06.159] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 5 5
[16:26:06.663] <TB3>     INFO: Expecting 2560 events.
[16:26:07.621] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:07.621] <TB3>     INFO: Test took 1462ms.
[16:26:07.621] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:07.622] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 6 6
[16:26:08.129] <TB3>     INFO: Expecting 2560 events.
[16:26:09.086] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:09.087] <TB3>     INFO: Test took 1465ms.
[16:26:09.087] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:09.087] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[16:26:09.594] <TB3>     INFO: Expecting 2560 events.
[16:26:10.554] <TB3>     INFO: 2560 events read in total (245ms).
[16:26:10.554] <TB3>     INFO: Test took 1467ms.
[16:26:10.558] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:10.559] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[16:26:11.062] <TB3>     INFO: Expecting 2560 events.
[16:26:12.021] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:12.022] <TB3>     INFO: Test took 1463ms.
[16:26:12.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:12.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 13, 9 9
[16:26:12.529] <TB3>     INFO: Expecting 2560 events.
[16:26:13.486] <TB3>     INFO: 2560 events read in total (242ms).
[16:26:13.487] <TB3>     INFO: Test took 1465ms.
[16:26:13.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:13.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 10 10
[16:26:13.994] <TB3>     INFO: Expecting 2560 events.
[16:26:14.954] <TB3>     INFO: 2560 events read in total (245ms).
[16:26:14.954] <TB3>     INFO: Test took 1466ms.
[16:26:14.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:14.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 11 11
[16:26:15.462] <TB3>     INFO: Expecting 2560 events.
[16:26:16.420] <TB3>     INFO: 2560 events read in total (243ms).
[16:26:16.421] <TB3>     INFO: Test took 1466ms.
[16:26:16.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:16.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 12 12
[16:26:16.928] <TB3>     INFO: Expecting 2560 events.
[16:26:17.888] <TB3>     INFO: 2560 events read in total (245ms).
[16:26:17.888] <TB3>     INFO: Test took 1467ms.
[16:26:17.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:17.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 13 13
[16:26:18.395] <TB3>     INFO: Expecting 2560 events.
[16:26:19.354] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:19.355] <TB3>     INFO: Test took 1467ms.
[16:26:19.356] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:19.356] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[16:26:19.862] <TB3>     INFO: Expecting 2560 events.
[16:26:20.818] <TB3>     INFO: 2560 events read in total (241ms).
[16:26:20.819] <TB3>     INFO: Test took 1463ms.
[16:26:20.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:20.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[16:26:21.327] <TB3>     INFO: Expecting 2560 events.
[16:26:22.286] <TB3>     INFO: 2560 events read in total (244ms).
[16:26:22.286] <TB3>     INFO: Test took 1466ms.
[16:26:22.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC12
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[16:26:22.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:26:22.290] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:26:22.795] <TB3>     INFO: Expecting 655360 events.
[16:26:34.593] <TB3>     INFO: 655360 events read in total (11083ms).
[16:26:34.604] <TB3>     INFO: Expecting 655360 events.
[16:26:46.257] <TB3>     INFO: 655360 events read in total (11092ms).
[16:26:46.273] <TB3>     INFO: Expecting 655360 events.
[16:26:57.897] <TB3>     INFO: 655360 events read in total (11063ms).
[16:26:57.916] <TB3>     INFO: Expecting 655360 events.
[16:27:09.588] <TB3>     INFO: 655360 events read in total (11120ms).
[16:27:09.611] <TB3>     INFO: Expecting 655360 events.
[16:27:21.242] <TB3>     INFO: 655360 events read in total (11083ms).
[16:27:21.272] <TB3>     INFO: Expecting 655360 events.
[16:27:32.952] <TB3>     INFO: 655360 events read in total (11136ms).
[16:27:32.984] <TB3>     INFO: Expecting 655360 events.
[16:27:44.612] <TB3>     INFO: 655360 events read in total (11090ms).
[16:27:44.649] <TB3>     INFO: Expecting 655360 events.
[16:27:56.315] <TB3>     INFO: 655360 events read in total (11129ms).
[16:27:56.356] <TB3>     INFO: Expecting 655360 events.
[16:28:07.956] <TB3>     INFO: 655360 events read in total (11069ms).
[16:28:07.002] <TB3>     INFO: Expecting 655360 events.
[16:28:19.612] <TB3>     INFO: 655360 events read in total (11082ms).
[16:28:19.660] <TB3>     INFO: Expecting 655360 events.
[16:28:31.331] <TB3>     INFO: 655360 events read in total (11144ms).
[16:28:31.384] <TB3>     INFO: Expecting 655360 events.
[16:28:42.902] <TB3>     INFO: 655360 events read in total (10991ms).
[16:28:42.959] <TB3>     INFO: Expecting 655360 events.
[16:28:54.264] <TB3>     INFO: 655360 events read in total (10778ms).
[16:28:54.326] <TB3>     INFO: Expecting 655360 events.
[16:29:05.638] <TB3>     INFO: 655360 events read in total (10786ms).
[16:29:05.716] <TB3>     INFO: Expecting 655360 events.
[16:29:17.028] <TB3>     INFO: 655360 events read in total (10786ms).
[16:29:17.107] <TB3>     INFO: Expecting 655360 events.
[16:29:28.848] <TB3>     INFO: 655360 events read in total (11214ms).
[16:29:28.926] <TB3>     INFO: Test took 186636ms.
[16:29:29.021] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:29:29.327] <TB3>     INFO: Expecting 655360 events.
[16:29:41.169] <TB3>     INFO: 655360 events read in total (11127ms).
[16:29:41.180] <TB3>     INFO: Expecting 655360 events.
[16:29:52.739] <TB3>     INFO: 655360 events read in total (10996ms).
[16:29:52.755] <TB3>     INFO: Expecting 655360 events.
[16:30:04.360] <TB3>     INFO: 655360 events read in total (11039ms).
[16:30:04.379] <TB3>     INFO: Expecting 655360 events.
[16:30:16.069] <TB3>     INFO: 655360 events read in total (11137ms).
[16:30:16.092] <TB3>     INFO: Expecting 655360 events.
[16:30:27.821] <TB3>     INFO: 655360 events read in total (11180ms).
[16:30:27.848] <TB3>     INFO: Expecting 655360 events.
[16:30:39.523] <TB3>     INFO: 655360 events read in total (11128ms).
[16:30:39.555] <TB3>     INFO: Expecting 655360 events.
[16:30:51.140] <TB3>     INFO: 655360 events read in total (11040ms).
[16:30:51.176] <TB3>     INFO: Expecting 655360 events.
[16:31:02.762] <TB3>     INFO: 655360 events read in total (11046ms).
[16:31:02.802] <TB3>     INFO: Expecting 655360 events.
[16:31:14.506] <TB3>     INFO: 655360 events read in total (11168ms).
[16:31:14.550] <TB3>     INFO: Expecting 655360 events.
[16:31:25.005] <TB3>     INFO: 655360 events read in total (10922ms).
[16:31:26.054] <TB3>     INFO: Expecting 655360 events.
[16:31:37.334] <TB3>     INFO: 655360 events read in total (10754ms).
[16:31:37.389] <TB3>     INFO: Expecting 655360 events.
[16:31:48.768] <TB3>     INFO: 655360 events read in total (10852ms).
[16:31:48.825] <TB3>     INFO: Expecting 655360 events.
[16:32:00.186] <TB3>     INFO: 655360 events read in total (10835ms).
[16:32:00.246] <TB3>     INFO: Expecting 655360 events.
[16:32:11.617] <TB3>     INFO: 655360 events read in total (10844ms).
[16:32:11.682] <TB3>     INFO: Expecting 655360 events.
[16:32:23.049] <TB3>     INFO: 655360 events read in total (10840ms).
[16:32:23.126] <TB3>     INFO: Expecting 655360 events.
[16:32:34.486] <TB3>     INFO: 655360 events read in total (10833ms).
[16:32:34.570] <TB3>     INFO: Test took 185549ms.
[16:32:34.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:32:34.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.783] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:32:34.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:32:34.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:32:34.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:32:34.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:32:34.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:32:34.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:32:34.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:32:34.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:32:34.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:32:34.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.788] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:32:34.788] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.788] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:32:34.788] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.788] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:32:34.788] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.789] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:32:34.789] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:32:34.789] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:32:34.789] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.796] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.803] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.810] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.816] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.823] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.830] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.837] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:32:34.844] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:32:34.851] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:32:34.857] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:32:34.864] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:32:34.871] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:32:34.878] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.885] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.892] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:32:34.899] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:32:34.906] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:32:34.913] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:32:34.920] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:32:34.927] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:32:34.934] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.941] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.948] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.956] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.963] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.970] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.977] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:32:34.984] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:32:35.013] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C0.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C1.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C2.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C3.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C4.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C5.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C6.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C7.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C8.dat
[16:32:35.014] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C9.dat
[16:32:35.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C10.dat
[16:32:35.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C11.dat
[16:32:35.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C12.dat
[16:32:35.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C13.dat
[16:32:35.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C14.dat
[16:32:35.015] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//dacParameters35_C15.dat
[16:32:35.355] <TB3>     INFO: Expecting 41600 events.
[16:32:39.160] <TB3>     INFO: 41600 events read in total (3090ms).
[16:32:39.161] <TB3>     INFO: Test took 4143ms.
[16:32:39.808] <TB3>     INFO: Expecting 41600 events.
[16:32:43.613] <TB3>     INFO: 41600 events read in total (3090ms).
[16:32:43.613] <TB3>     INFO: Test took 4145ms.
[16:32:44.260] <TB3>     INFO: Expecting 41600 events.
[16:32:48.066] <TB3>     INFO: 41600 events read in total (3091ms).
[16:32:48.067] <TB3>     INFO: Test took 4147ms.
[16:32:48.373] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:48.504] <TB3>     INFO: Expecting 2560 events.
[16:32:49.462] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:49.462] <TB3>     INFO: Test took 1089ms.
[16:32:49.464] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:49.971] <TB3>     INFO: Expecting 2560 events.
[16:32:50.928] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:50.929] <TB3>     INFO: Test took 1465ms.
[16:32:50.931] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:51.438] <TB3>     INFO: Expecting 2560 events.
[16:32:52.395] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:52.395] <TB3>     INFO: Test took 1464ms.
[16:32:52.397] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:52.904] <TB3>     INFO: Expecting 2560 events.
[16:32:53.862] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:53.862] <TB3>     INFO: Test took 1465ms.
[16:32:53.864] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:54.371] <TB3>     INFO: Expecting 2560 events.
[16:32:55.329] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:55.329] <TB3>     INFO: Test took 1465ms.
[16:32:55.331] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:55.838] <TB3>     INFO: Expecting 2560 events.
[16:32:56.796] <TB3>     INFO: 2560 events read in total (243ms).
[16:32:56.796] <TB3>     INFO: Test took 1465ms.
[16:32:56.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:57.305] <TB3>     INFO: Expecting 2560 events.
[16:32:58.262] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:58.262] <TB3>     INFO: Test took 1464ms.
[16:32:58.264] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:32:58.771] <TB3>     INFO: Expecting 2560 events.
[16:32:59.728] <TB3>     INFO: 2560 events read in total (242ms).
[16:32:59.729] <TB3>     INFO: Test took 1465ms.
[16:32:59.731] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:00.238] <TB3>     INFO: Expecting 2560 events.
[16:33:01.195] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:01.195] <TB3>     INFO: Test took 1464ms.
[16:33:01.197] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:01.704] <TB3>     INFO: Expecting 2560 events.
[16:33:02.661] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:02.662] <TB3>     INFO: Test took 1465ms.
[16:33:02.664] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:03.171] <TB3>     INFO: Expecting 2560 events.
[16:33:04.128] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:04.129] <TB3>     INFO: Test took 1466ms.
[16:33:04.131] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:04.637] <TB3>     INFO: Expecting 2560 events.
[16:33:05.595] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:05.595] <TB3>     INFO: Test took 1464ms.
[16:33:05.597] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:06.104] <TB3>     INFO: Expecting 2560 events.
[16:33:07.062] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:07.062] <TB3>     INFO: Test took 1465ms.
[16:33:07.064] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:07.571] <TB3>     INFO: Expecting 2560 events.
[16:33:08.528] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:08.529] <TB3>     INFO: Test took 1465ms.
[16:33:08.531] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:09.038] <TB3>     INFO: Expecting 2560 events.
[16:33:09.995] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:09.995] <TB3>     INFO: Test took 1465ms.
[16:33:09.997] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:10.504] <TB3>     INFO: Expecting 2560 events.
[16:33:11.461] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:11.462] <TB3>     INFO: Test took 1465ms.
[16:33:11.464] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:11.971] <TB3>     INFO: Expecting 2560 events.
[16:33:12.928] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:12.929] <TB3>     INFO: Test took 1465ms.
[16:33:12.931] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:13.438] <TB3>     INFO: Expecting 2560 events.
[16:33:14.395] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:14.396] <TB3>     INFO: Test took 1466ms.
[16:33:14.398] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:14.905] <TB3>     INFO: Expecting 2560 events.
[16:33:15.862] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:15.863] <TB3>     INFO: Test took 1465ms.
[16:33:15.865] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:16.372] <TB3>     INFO: Expecting 2560 events.
[16:33:17.329] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:17.330] <TB3>     INFO: Test took 1466ms.
[16:33:17.332] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:17.839] <TB3>     INFO: Expecting 2560 events.
[16:33:18.796] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:18.796] <TB3>     INFO: Test took 1464ms.
[16:33:18.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:19.305] <TB3>     INFO: Expecting 2560 events.
[16:33:20.263] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:20.263] <TB3>     INFO: Test took 1465ms.
[16:33:20.266] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:20.772] <TB3>     INFO: Expecting 2560 events.
[16:33:21.730] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:21.730] <TB3>     INFO: Test took 1465ms.
[16:33:21.732] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:22.239] <TB3>     INFO: Expecting 2560 events.
[16:33:23.197] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:23.198] <TB3>     INFO: Test took 1466ms.
[16:33:23.199] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:23.707] <TB3>     INFO: Expecting 2560 events.
[16:33:24.665] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:24.666] <TB3>     INFO: Test took 1467ms.
[16:33:24.667] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:25.174] <TB3>     INFO: Expecting 2560 events.
[16:33:26.132] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:26.132] <TB3>     INFO: Test took 1465ms.
[16:33:26.134] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:26.641] <TB3>     INFO: Expecting 2560 events.
[16:33:27.599] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:27.599] <TB3>     INFO: Test took 1465ms.
[16:33:27.601] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:28.108] <TB3>     INFO: Expecting 2560 events.
[16:33:29.066] <TB3>     INFO: 2560 events read in total (243ms).
[16:33:29.066] <TB3>     INFO: Test took 1465ms.
[16:33:29.068] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:29.575] <TB3>     INFO: Expecting 2560 events.
[16:33:30.532] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:30.533] <TB3>     INFO: Test took 1465ms.
[16:33:30.535] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:31.042] <TB3>     INFO: Expecting 2560 events.
[16:33:31.999] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:31.999] <TB3>     INFO: Test took 1464ms.
[16:33:31.002] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:32.509] <TB3>     INFO: Expecting 2560 events.
[16:33:33.466] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:33.467] <TB3>     INFO: Test took 1466ms.
[16:33:33.469] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:33:33.976] <TB3>     INFO: Expecting 2560 events.
[16:33:34.933] <TB3>     INFO: 2560 events read in total (242ms).
[16:33:34.934] <TB3>     INFO: Test took 1466ms.
[16:33:35.949] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[16:33:35.950] <TB3>     INFO: PH scale (per ROC):    71  73  76  79  67  84  74  68  78  77  86  77  74  72  71  80
[16:33:35.950] <TB3>     INFO: PH offset (per ROC):  187 173 175 191 189 159 176 194 176 173 163 179 169 178 191 169
[16:33:36.120] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:33:36.123] <TB3>     INFO: ######################################################################
[16:33:36.123] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:33:36.123] <TB3>     INFO: ######################################################################
[16:33:36.123] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:33:36.134] <TB3>     INFO: scanning low vcal = 10
[16:33:36.475] <TB3>     INFO: Expecting 41600 events.
[16:33:40.195] <TB3>     INFO: 41600 events read in total (3005ms).
[16:33:40.196] <TB3>     INFO: Test took 4062ms.
[16:33:40.197] <TB3>     INFO: scanning low vcal = 20
[16:33:40.704] <TB3>     INFO: Expecting 41600 events.
[16:33:44.428] <TB3>     INFO: 41600 events read in total (3009ms).
[16:33:44.428] <TB3>     INFO: Test took 4231ms.
[16:33:44.430] <TB3>     INFO: scanning low vcal = 30
[16:33:44.937] <TB3>     INFO: Expecting 41600 events.
[16:33:48.654] <TB3>     INFO: 41600 events read in total (3002ms).
[16:33:48.654] <TB3>     INFO: Test took 4224ms.
[16:33:48.656] <TB3>     INFO: scanning low vcal = 40
[16:33:49.158] <TB3>     INFO: Expecting 41600 events.
[16:33:53.370] <TB3>     INFO: 41600 events read in total (3497ms).
[16:33:53.371] <TB3>     INFO: Test took 4715ms.
[16:33:53.374] <TB3>     INFO: scanning low vcal = 50
[16:33:53.795] <TB3>     INFO: Expecting 41600 events.
[16:33:58.025] <TB3>     INFO: 41600 events read in total (3516ms).
[16:33:58.026] <TB3>     INFO: Test took 4651ms.
[16:33:58.029] <TB3>     INFO: scanning low vcal = 60
[16:33:58.451] <TB3>     INFO: Expecting 41600 events.
[16:34:02.681] <TB3>     INFO: 41600 events read in total (3515ms).
[16:34:02.681] <TB3>     INFO: Test took 4651ms.
[16:34:02.684] <TB3>     INFO: scanning low vcal = 70
[16:34:03.106] <TB3>     INFO: Expecting 41600 events.
[16:34:07.332] <TB3>     INFO: 41600 events read in total (3511ms).
[16:34:07.333] <TB3>     INFO: Test took 4649ms.
[16:34:07.336] <TB3>     INFO: scanning low vcal = 80
[16:34:07.759] <TB3>     INFO: Expecting 41600 events.
[16:34:11.995] <TB3>     INFO: 41600 events read in total (3521ms).
[16:34:11.996] <TB3>     INFO: Test took 4660ms.
[16:34:11.999] <TB3>     INFO: scanning low vcal = 90
[16:34:12.421] <TB3>     INFO: Expecting 41600 events.
[16:34:16.650] <TB3>     INFO: 41600 events read in total (3514ms).
[16:34:16.650] <TB3>     INFO: Test took 4651ms.
[16:34:16.654] <TB3>     INFO: scanning low vcal = 100
[16:34:17.076] <TB3>     INFO: Expecting 41600 events.
[16:34:21.437] <TB3>     INFO: 41600 events read in total (3646ms).
[16:34:21.438] <TB3>     INFO: Test took 4784ms.
[16:34:21.441] <TB3>     INFO: scanning low vcal = 110
[16:34:21.863] <TB3>     INFO: Expecting 41600 events.
[16:34:26.090] <TB3>     INFO: 41600 events read in total (3512ms).
[16:34:26.091] <TB3>     INFO: Test took 4650ms.
[16:34:26.095] <TB3>     INFO: scanning low vcal = 120
[16:34:26.516] <TB3>     INFO: Expecting 41600 events.
[16:34:30.744] <TB3>     INFO: 41600 events read in total (3513ms).
[16:34:30.745] <TB3>     INFO: Test took 4650ms.
[16:34:30.748] <TB3>     INFO: scanning low vcal = 130
[16:34:31.170] <TB3>     INFO: Expecting 41600 events.
[16:34:35.401] <TB3>     INFO: 41600 events read in total (3516ms).
[16:34:35.402] <TB3>     INFO: Test took 4654ms.
[16:34:35.405] <TB3>     INFO: scanning low vcal = 140
[16:34:35.826] <TB3>     INFO: Expecting 41600 events.
[16:34:40.055] <TB3>     INFO: 41600 events read in total (3514ms).
[16:34:40.055] <TB3>     INFO: Test took 4650ms.
[16:34:40.059] <TB3>     INFO: scanning low vcal = 150
[16:34:40.481] <TB3>     INFO: Expecting 41600 events.
[16:34:44.712] <TB3>     INFO: 41600 events read in total (3516ms).
[16:34:44.713] <TB3>     INFO: Test took 4654ms.
[16:34:44.716] <TB3>     INFO: scanning low vcal = 160
[16:34:45.137] <TB3>     INFO: Expecting 41600 events.
[16:34:49.366] <TB3>     INFO: 41600 events read in total (3514ms).
[16:34:49.367] <TB3>     INFO: Test took 4651ms.
[16:34:49.370] <TB3>     INFO: scanning low vcal = 170
[16:34:49.792] <TB3>     INFO: Expecting 41600 events.
[16:34:54.022] <TB3>     INFO: 41600 events read in total (3515ms).
[16:34:54.023] <TB3>     INFO: Test took 4652ms.
[16:34:54.027] <TB3>     INFO: scanning low vcal = 180
[16:34:54.448] <TB3>     INFO: Expecting 41600 events.
[16:34:58.679] <TB3>     INFO: 41600 events read in total (3516ms).
[16:34:58.680] <TB3>     INFO: Test took 4653ms.
[16:34:58.683] <TB3>     INFO: scanning low vcal = 190
[16:34:59.104] <TB3>     INFO: Expecting 41600 events.
[16:35:03.333] <TB3>     INFO: 41600 events read in total (3514ms).
[16:35:03.334] <TB3>     INFO: Test took 4651ms.
[16:35:03.337] <TB3>     INFO: scanning low vcal = 200
[16:35:03.758] <TB3>     INFO: Expecting 41600 events.
[16:35:07.989] <TB3>     INFO: 41600 events read in total (3516ms).
[16:35:07.989] <TB3>     INFO: Test took 4652ms.
[16:35:07.993] <TB3>     INFO: scanning low vcal = 210
[16:35:08.415] <TB3>     INFO: Expecting 41600 events.
[16:35:12.645] <TB3>     INFO: 41600 events read in total (3515ms).
[16:35:12.645] <TB3>     INFO: Test took 4652ms.
[16:35:12.649] <TB3>     INFO: scanning low vcal = 220
[16:35:13.070] <TB3>     INFO: Expecting 41600 events.
[16:35:17.298] <TB3>     INFO: 41600 events read in total (3513ms).
[16:35:17.299] <TB3>     INFO: Test took 4650ms.
[16:35:17.302] <TB3>     INFO: scanning low vcal = 230
[16:35:17.724] <TB3>     INFO: Expecting 41600 events.
[16:35:21.954] <TB3>     INFO: 41600 events read in total (3515ms).
[16:35:21.955] <TB3>     INFO: Test took 4653ms.
[16:35:21.958] <TB3>     INFO: scanning low vcal = 240
[16:35:22.380] <TB3>     INFO: Expecting 41600 events.
[16:35:26.608] <TB3>     INFO: 41600 events read in total (3513ms).
[16:35:26.609] <TB3>     INFO: Test took 4651ms.
[16:35:26.612] <TB3>     INFO: scanning low vcal = 250
[16:35:27.035] <TB3>     INFO: Expecting 41600 events.
[16:35:31.264] <TB3>     INFO: 41600 events read in total (3513ms).
[16:35:31.265] <TB3>     INFO: Test took 4653ms.
[16:35:31.269] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:35:31.690] <TB3>     INFO: Expecting 41600 events.
[16:35:35.920] <TB3>     INFO: 41600 events read in total (3515ms).
[16:35:35.920] <TB3>     INFO: Test took 4651ms.
[16:35:35.923] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:35:36.345] <TB3>     INFO: Expecting 41600 events.
[16:35:40.575] <TB3>     INFO: 41600 events read in total (3515ms).
[16:35:40.576] <TB3>     INFO: Test took 4653ms.
[16:35:40.579] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:35:40.001] <TB3>     INFO: Expecting 41600 events.
[16:35:45.232] <TB3>     INFO: 41600 events read in total (3515ms).
[16:35:45.232] <TB3>     INFO: Test took 4653ms.
[16:35:45.235] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:35:45.657] <TB3>     INFO: Expecting 41600 events.
[16:35:49.886] <TB3>     INFO: 41600 events read in total (3514ms).
[16:35:49.887] <TB3>     INFO: Test took 4652ms.
[16:35:49.890] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:35:50.312] <TB3>     INFO: Expecting 41600 events.
[16:35:54.543] <TB3>     INFO: 41600 events read in total (3516ms).
[16:35:54.544] <TB3>     INFO: Test took 4654ms.
[16:35:55.084] <TB3>     INFO: PixTestGainPedestal::measure() done 
[16:35:55.086] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:35:55.087] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:35:55.087] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:35:55.087] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:35:55.087] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:35:55.087] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:35:55.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:35:55.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:35:55.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:35:55.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:35:55.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:35:55.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:35:55.088] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:35:55.089] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:35:55.089] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:35:55.089] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:36:32.864] <TB3>     INFO: PixTestGainPedestal::fit() done
[16:36:32.865] <TB3>     INFO: non-linearity mean:  0.957 0.963 0.960 0.960 0.956 0.952 0.968 0.959 0.965 0.957 0.956 0.958 0.960 0.957 0.962 0.961
[16:36:32.865] <TB3>     INFO: non-linearity RMS:   0.008 0.007 0.006 0.006 0.006 0.006 0.004 0.007 0.004 0.005 0.006 0.005 0.006 0.007 0.005 0.005
[16:36:32.865] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:36:32.887] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:36:32.909] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:36:32.931] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:36:32.954] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:36:32.976] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:36:32.998] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:36:33.021] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:36:33.043] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:36:33.065] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:36:33.087] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:36:33.110] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:36:33.132] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:36:33.154] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:36:33.177] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:36:33.199] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-8-39_FPIXTest-17C-Nebraska-160919-1439-150V_2016-09-19_14h39m_1474313993//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:36:33.222] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[16:36:33.222] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:36:33.229] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:36:33.229] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:36:33.251] <TB3>     INFO: ######################################################################
[16:36:33.251] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:36:33.251] <TB3>     INFO: ######################################################################
[16:36:33.253] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:36:33.263] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:36:33.263] <TB3>     INFO:     run 1 of 1
[16:36:33.263] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:33.605] <TB3>     INFO: Expecting 3120000 events.
[16:37:21.375] <TB3>     INFO: 1255425 events read in total (47055ms).
[16:38:08.468] <TB3>     INFO: 2509310 events read in total (94148ms).
[16:38:31.498] <TB3>     INFO: 3120000 events read in total (117178ms).
[16:38:31.541] <TB3>     INFO: Test took 118279ms.
[16:38:31.619] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:38:31.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:38:33.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:38:34.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:38:36.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:38:37.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:38:39.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:38:40.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:38:42.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:38:43.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:38:44.960] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:38:46.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:38:47.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:38:49.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:38:50.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:38:52.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:38:53.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:38:55.181] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386727936
[16:38:55.300] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:38:55.300] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8129, RMS = 2.16571
[16:38:55.300] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[16:38:55.303] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:38:55.303] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4522, RMS = 2.64818
[16:38:55.303] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:38:55.304] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:38:55.304] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0739, RMS = 1.66412
[16:38:55.304] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[16:38:55.304] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:38:55.304] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4277, RMS = 2.08025
[16:38:55.304] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[16:38:55.305] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:38:55.305] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0812, RMS = 1.02846
[16:38:55.305] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:38:55.305] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:38:55.305] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9897, RMS = 1.07968
[16:38:55.305] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:38:55.306] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:38:55.306] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4395, RMS = 2.12801
[16:38:55.306] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:38:55.306] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:38:55.306] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8438, RMS = 2.21594
[16:38:55.306] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[16:38:55.307] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:38:55.307] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2353, RMS = 1.43672
[16:38:55.307] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:38:55.307] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:38:55.307] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1507, RMS = 1.456
[16:38:55.308] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:38:55.309] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:38:55.309] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0587, RMS = 1.45843
[16:38:55.309] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:38:55.309] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:38:55.309] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1782, RMS = 1.68658
[16:38:55.309] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:38:55.310] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:38:55.310] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3278, RMS = 2.04506
[16:38:55.310] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:38:55.310] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:38:55.310] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.2568, RMS = 2.21436
[16:38:55.310] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[16:38:55.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:38:55.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4042, RMS = 1.59327
[16:38:55.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:38:55.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:38:55.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2102, RMS = 1.94007
[16:38:55.311] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:38:55.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:38:55.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 97.0799, RMS = 1.50862
[16:38:55.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 105
[16:38:55.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:38:55.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 97.2484, RMS = 1.7469
[16:38:55.312] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 106
[16:38:55.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:38:55.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.748, RMS = 1.57935
[16:38:55.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:38:55.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:38:55.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0665, RMS = 2.42251
[16:38:55.313] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:38:55.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:38:55.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.6504, RMS = 1.64043
[16:38:55.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[16:38:55.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:38:55.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2943, RMS = 2.21556
[16:38:55.314] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:38:55.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:38:55.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0136, RMS = 1.67648
[16:38:55.315] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:38:55.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:38:55.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1928, RMS = 1.54469
[16:38:55.316] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:38:55.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:38:55.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3796, RMS = 2.00821
[16:38:55.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:38:55.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:38:55.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.0489, RMS = 2.30827
[16:38:55.317] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[16:38:55.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:38:55.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 96.543, RMS = 1.37129
[16:38:55.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 104
[16:38:55.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:38:55.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 95.2159, RMS = 1.43577
[16:38:55.318] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[16:38:55.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:38:55.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6496, RMS = 1.74093
[16:38:55.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[16:38:55.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:38:55.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.4351, RMS = 1.7296
[16:38:55.319] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:38:55.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:38:55.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9838, RMS = 1.78809
[16:38:55.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[16:38:55.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:38:55.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6009, RMS = 1.96417
[16:38:55.320] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[16:38:55.323] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[16:38:55.323] <TB3>     INFO: number of dead bumps (per ROC):     6   29   10    0    0    0    0    0    1    1    0    1    0    0    0    0
[16:38:55.323] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:38:55.783] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:38:55.783] <TB3>     INFO: enter test to run
[16:38:55.794] <TB3>     INFO:   test:  no parameter change
[16:38:55.795] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[16:38:55.796] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 464.7mA
[16:38:55.796] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[16:38:55.796] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:38:56.661] <TB3>    QUIET: Connection to board 24 closed.
[16:38:56.672] <TB3>     INFO: pXar: this is the end, my friend
[16:38:56.672] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
