

================================================================
== Vivado HLS Report for 'indexGeneration'
================================================================
* Date:           Thu Jan  9 23:44:26 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        solution
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.32|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    4|  6252501|    4|  6252501|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    3|  6252500| 3 ~ 2501 |          -|          -| 1 ~ 2500 |    no    |
        | + Loop 1.1  |    1|     2499|         1|          -|          -| 1 ~ 2499 |    no    |
        +-------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    193|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|      98|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      98|    244|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Vi_idx_V_data_V_1_din      |     +    |      0|  0|  27|          27|           1|
    |Vi_idx_V_data_V_2_din      |     +    |      0|  0|  27|          27|           2|
    |Vi_idx_V_data_V_3_din      |     +    |      0|  0|  27|          27|           2|
    |block_V_fu_197_p2          |     +    |      0|  0|  12|          12|           1|
    |rowOffset_V_1_fu_249_p2    |     +    |      0|  0|  27|          27|           3|
    |Vi_idx_V_data_V_01_status  |    and   |      0|  0|   1|           1|           1|
    |Vj_idx_V_data_V_01_status  |    and   |      0|  0|   1|           1|           1|
    |tmp_12_i_i_fu_162_p2       |   icmp   |      0|  0|  10|          28|          28|
    |tmp_18_i_i_fu_192_p2       |   icmp   |      0|  0|   9|          27|          27|
    |ap_condition_117           |    or    |      0|  0|   1|           1|           1|
    |tmp_data_1_V_2_fu_216_p2   |    or    |      0|  0|  17|          14|           1|
    |tmp_data_2_V_2_fu_227_p2   |    or    |      0|  0|  17|          14|           2|
    |tmp_data_3_V_2_fu_238_p2   |    or    |      0|  0|  17|          14|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 193|         220|          72|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |Vi_idx_V_data_V_0_blk_n          |   1|          2|    1|          2|
    |Vi_idx_V_data_V_1_blk_n          |   1|          2|    1|          2|
    |Vi_idx_V_data_V_2_blk_n          |   1|          2|    1|          2|
    |Vi_idx_V_data_V_3_blk_n          |   1|          2|    1|          2|
    |Vj_idx_V_data_V_0_blk_n          |   1|          2|    1|          2|
    |Vj_idx_V_data_V_1_blk_n          |   1|          2|    1|          2|
    |Vj_idx_V_data_V_2_blk_n          |   1|          2|    1|          2|
    |Vj_idx_V_data_V_3_blk_n          |   1|          2|    1|          2|
    |ap_NS_fsm                        |   1|          4|    1|          4|
    |p_3_i_i_reg_143                  |  12|          2|   12|         24|
    |simConfig_BLOCK_NUMBERS_V_blk_n  |   1|          2|    1|          2|
    |simConfig_rowBegin_V_blk_n       |   1|          2|    1|          2|
    |simConfig_rowEnd_V_blk_n         |   1|          2|    1|          2|
    |tmp_data_0_V_reg_132             |  27|          2|   27|         54|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  51|         30|   51|        104|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |p_3_i_i_reg_143               |  12|   0|   12|          0|
    |simConfig_BLOCK_NUMB_reg_255  |  27|   0|   27|          0|
    |tmp_cast_i_i_reg_265          |  28|   0|   28|          0|
    |tmp_data_0_V_reg_132          |  27|   0|   27|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  98|   0|   98|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_done                            | out |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |      indexGeneration      | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |      indexGeneration      | return value |
|simConfig_rowBegin_V_dout          |  in |   27|   ap_fifo  |    simConfig_rowBegin_V   |    pointer   |
|simConfig_rowBegin_V_empty_n       |  in |    1|   ap_fifo  |    simConfig_rowBegin_V   |    pointer   |
|simConfig_rowBegin_V_read          | out |    1|   ap_fifo  |    simConfig_rowBegin_V   |    pointer   |
|simConfig_rowEnd_V_dout            |  in |   27|   ap_fifo  |     simConfig_rowEnd_V    |    pointer   |
|simConfig_rowEnd_V_empty_n         |  in |    1|   ap_fifo  |     simConfig_rowEnd_V    |    pointer   |
|simConfig_rowEnd_V_read            | out |    1|   ap_fifo  |     simConfig_rowEnd_V    |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout     |  in |   27|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n  |  in |    1|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read     | out |    1|   ap_fifo  | simConfig_BLOCK_NUMBERS_V |    pointer   |
|Vi_idx_V_data_V_0_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_0_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_0_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_0     |    pointer   |
|Vi_idx_V_data_V_1_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_1_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_1_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_1     |    pointer   |
|Vi_idx_V_data_V_2_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_2_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_2_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_2     |    pointer   |
|Vi_idx_V_data_V_3_din              | out |   27|   ap_fifo  |     Vi_idx_V_data_V_3     |    pointer   |
|Vi_idx_V_data_V_3_full_n           |  in |    1|   ap_fifo  |     Vi_idx_V_data_V_3     |    pointer   |
|Vi_idx_V_data_V_3_write            | out |    1|   ap_fifo  |     Vi_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_0_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_0_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_0_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_0     |    pointer   |
|Vj_idx_V_data_V_1_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_1_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_1_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_1     |    pointer   |
|Vj_idx_V_data_V_2_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_2_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_2_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_2     |    pointer   |
|Vj_idx_V_data_V_3_din              | out |   27|   ap_fifo  |     Vj_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_3_full_n           |  in |    1|   ap_fifo  |     Vj_idx_V_data_V_3     |    pointer   |
|Vj_idx_V_data_V_3_write            | out |    1|   ap_fifo  |     Vj_idx_V_data_V_3     |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_12_i_i)
3 --> 
	3  / (tmp_18_i_i)
	2  / (!tmp_18_i_i)
* FSM state operations: 

 <State 1>: 4.57ns
ST_1: StgValue_4 (12)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_5 (13)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_6 (14)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_7 (15)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (16)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (17)  [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (18)  [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (19)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (20)  [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_BLOCK_NUMBERS_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_13 (21)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowEnd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_14 (22)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i27* %simConfig_rowBegin_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: simConfig_rowEnd_V_r (23)  [1/1] 3.00ns
entry:11  %simConfig_rowEnd_V_r = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowEnd_V)

ST_1: simConfig_BLOCK_NUMB (24)  [1/1] 3.00ns
entry:12  %simConfig_BLOCK_NUMB = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_BLOCK_NUMBERS_V)

ST_1: StgValue_17 (25)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_18 (26)  [1/1] 0.00ns
entry:14  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_19 (27)  [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_20 (28)  [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_21 (29)  [1/1] 0.00ns
entry:17  call void (...)* @_ssdm_op_SpecInterface(i27* @Vj_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_22 (30)  [1/1] 0.00ns
entry:18  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_23 (31)  [1/1] 0.00ns
entry:19  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_24 (32)  [1/1] 0.00ns
entry:20  call void (...)* @_ssdm_op_SpecInterface(i27* @Vi_idx_V_data_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: rowOffset_V (33)  [1/1] 3.00ns  loc: modules/V_read/V_read.cpp:6
entry:21  %rowOffset_V = call i27 @_ssdm_op_Read.ap_fifo.i27P(i27* %simConfig_rowBegin_V)

ST_1: tmp_cast_i_i (34)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:6
entry:22  %tmp_cast_i_i = sext i27 %simConfig_rowEnd_V_r to i28

ST_1: StgValue_27 (35)  [1/1] 1.57ns  loc: modules/V_read/V_read.cpp:6
entry:23  br label %0


 <State 2>: 5.32ns
ST_2: tmp_data_0_V (37)  [1/1] 0.00ns
:0  %tmp_data_0_V = phi i27 [ %rowOffset_V, %entry ], [ %rowOffset_V_1, %3 ]

ST_2: tmp_cast_i_i_19 (38)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:6
:1  %tmp_cast_i_i_19 = zext i27 %tmp_data_0_V to i28

ST_2: tmp_12_i_i (39)  [1/1] 2.44ns  loc: modules/V_read/V_read.cpp:6
:2  %tmp_12_i_i = icmp slt i28 %tmp_cast_i_i_19, %tmp_cast_i_i

ST_2: StgValue_31 (40)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:6
:3  br i1 %tmp_12_i_i, label %1, label %.exit

ST_2: tmp_1_i_i (42)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:7
:0  %tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_2: StgValue_33 (43)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:8
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 2500, i32 1250, [1 x i8]* @p_str466) nounwind

ST_2: tmp_data_1_V (44)  [1/1] 2.32ns  loc: modules/V_read/V_read.cpp:11
:2  %tmp_data_1_V = add i27 %tmp_data_0_V, 1

ST_2: tmp_data_2_V (45)  [1/1] 2.32ns  loc: modules/V_read/V_read.cpp:12
:3  %tmp_data_2_V = add i27 %tmp_data_0_V, 2

ST_2: tmp_data_3_V (46)  [1/1] 2.32ns  loc: modules/V_read/V_read.cpp:13
:4  %tmp_data_3_V = add i27 %tmp_data_0_V, 3

ST_2: StgValue_37 (47)  [1/1] 3.00ns  loc: modules/V_read/V_read.cpp:14
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vi_idx_V_data_V_0, i27* @Vi_idx_V_data_V_1, i27* @Vi_idx_V_data_V_2, i27* @Vi_idx_V_data_V_3, i27 %tmp_data_0_V, i27 %tmp_data_1_V, i27 %tmp_data_2_V, i27 %tmp_data_3_V)

ST_2: StgValue_38 (48)  [1/1] 1.57ns  loc: modules/V_read/V_read.cpp:16
:6  br label %.preheader.i.i

ST_2: StgValue_39 (72)  [1/1] 0.00ns
.exit:0  ret void


 <State 3>: 3.00ns
ST_3: p_3_i_i (50)  [1/1] 0.00ns
.preheader.i.i:0  %p_3_i_i = phi i12 [ %block_V, %2 ], [ 0, %1 ]

ST_3: p_3_cast_i_i (51)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:17
.preheader.i.i:1  %p_3_cast_i_i = zext i12 %p_3_i_i to i27

ST_3: tmp_18_i_i (52)  [1/1] 2.44ns  loc: modules/V_read/V_read.cpp:17
.preheader.i.i:2  %tmp_18_i_i = icmp slt i27 %p_3_cast_i_i, %simConfig_BLOCK_NUMB

ST_3: StgValue_43 (53)  [1/1] 0.00ns
.preheader.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2499, i64 1250)

ST_3: block_V (54)  [1/1] 1.84ns  loc: modules/V_read/V_read.cpp:17
.preheader.i.i:4  %block_V = add i12 %p_3_i_i, 1

ST_3: StgValue_45 (55)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:17
.preheader.i.i:5  br i1 %tmp_18_i_i, label %2, label %3

ST_3: column_V (57)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:19
:0  %column_V = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_3_i_i, i2 0)

ST_3: tmp_data_0_V_3 (58)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:19
:1  %tmp_data_0_V_3 = zext i14 %column_V to i27

ST_3: tmp_data_1_V_2 (59)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:22
:2  %tmp_data_1_V_2 = or i14 %column_V, 1

ST_3: tmp_data_1_V_3 (60)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:22
:3  %tmp_data_1_V_3 = zext i14 %tmp_data_1_V_2 to i27

ST_3: tmp_data_2_V_2 (61)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:23
:4  %tmp_data_2_V_2 = or i14 %column_V, 2

ST_3: tmp_data_2_V_3 (62)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:23
:5  %tmp_data_2_V_3 = zext i14 %tmp_data_2_V_2 to i27

ST_3: tmp_data_3_V_2 (63)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:24
:6  %tmp_data_3_V_2 = or i14 %column_V, 3

ST_3: tmp_data_3_V_3 (64)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:24
:7  %tmp_data_3_V_3 = zext i14 %tmp_data_3_V_2 to i27

ST_3: StgValue_54 (65)  [1/1] 3.00ns  loc: modules/V_read/V_read.cpp:25
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P(i27* @Vj_idx_V_data_V_0, i27* @Vj_idx_V_data_V_1, i27* @Vj_idx_V_data_V_2, i27* @Vj_idx_V_data_V_3, i27 %tmp_data_0_V_3, i27 %tmp_data_1_V_3, i27 %tmp_data_2_V_3, i27 %tmp_data_3_V_3)

ST_3: StgValue_55 (66)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:17
:9  br label %.preheader.i.i

ST_3: empty (68)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:27
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_1_i_i)

ST_3: rowOffset_V_1 (69)  [1/1] 2.32ns  loc: modules/V_read/V_read.cpp:7
:1  %rowOffset_V_1 = add i27 %tmp_data_0_V, 4

ST_3: StgValue_58 (70)  [1/1] 0.00ns  loc: modules/V_read/V_read.cpp:7
:2  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ simConfig_rowBegin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_rowEnd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ simConfig_BLOCK_NUMBERS_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vi_idx_V_data_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ Vj_idx_V_data_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4           (specinterface    ) [ 0000]
StgValue_5           (specinterface    ) [ 0000]
StgValue_6           (specinterface    ) [ 0000]
StgValue_7           (specinterface    ) [ 0000]
StgValue_8           (specinterface    ) [ 0000]
StgValue_9           (specinterface    ) [ 0000]
StgValue_10          (specinterface    ) [ 0000]
StgValue_11          (specinterface    ) [ 0000]
StgValue_12          (specinterface    ) [ 0000]
StgValue_13          (specinterface    ) [ 0000]
StgValue_14          (specinterface    ) [ 0000]
simConfig_rowEnd_V_r (read             ) [ 0000]
simConfig_BLOCK_NUMB (read             ) [ 0011]
StgValue_17          (specinterface    ) [ 0000]
StgValue_18          (specinterface    ) [ 0000]
StgValue_19          (specinterface    ) [ 0000]
StgValue_20          (specinterface    ) [ 0000]
StgValue_21          (specinterface    ) [ 0000]
StgValue_22          (specinterface    ) [ 0000]
StgValue_23          (specinterface    ) [ 0000]
StgValue_24          (specinterface    ) [ 0000]
rowOffset_V          (read             ) [ 0111]
tmp_cast_i_i         (sext             ) [ 0011]
StgValue_27          (br               ) [ 0111]
tmp_data_0_V         (phi              ) [ 0011]
tmp_cast_i_i_19      (zext             ) [ 0000]
tmp_12_i_i           (icmp             ) [ 0011]
StgValue_31          (br               ) [ 0000]
tmp_1_i_i            (specregionbegin  ) [ 0001]
StgValue_33          (speclooptripcount) [ 0000]
tmp_data_1_V         (add              ) [ 0000]
tmp_data_2_V         (add              ) [ 0000]
tmp_data_3_V         (add              ) [ 0000]
StgValue_37          (write            ) [ 0000]
StgValue_38          (br               ) [ 0011]
StgValue_39          (ret              ) [ 0000]
p_3_i_i              (phi              ) [ 0001]
p_3_cast_i_i         (zext             ) [ 0000]
tmp_18_i_i           (icmp             ) [ 0011]
StgValue_43          (speclooptripcount) [ 0000]
block_V              (add              ) [ 0011]
StgValue_45          (br               ) [ 0000]
column_V             (bitconcatenate   ) [ 0000]
tmp_data_0_V_3       (zext             ) [ 0000]
tmp_data_1_V_2       (or               ) [ 0000]
tmp_data_1_V_3       (zext             ) [ 0000]
tmp_data_2_V_2       (or               ) [ 0000]
tmp_data_2_V_3       (zext             ) [ 0000]
tmp_data_3_V_2       (or               ) [ 0000]
tmp_data_3_V_3       (zext             ) [ 0000]
StgValue_54          (write            ) [ 0000]
StgValue_55          (br               ) [ 0011]
empty                (specregionend    ) [ 0000]
rowOffset_V_1        (add              ) [ 0111]
StgValue_58          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="simConfig_rowBegin_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowBegin_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="simConfig_rowEnd_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_rowEnd_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="simConfig_BLOCK_NUMBERS_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simConfig_BLOCK_NUMBERS_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Vi_idx_V_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Vi_idx_V_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Vi_idx_V_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Vi_idx_V_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vi_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Vj_idx_V_data_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Vj_idx_V_data_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Vj_idx_V_data_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Vj_idx_V_data_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Vj_idx_V_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i27P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str466"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i27P.i27P.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="simConfig_rowEnd_V_r_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="27" slack="0"/>
<pin id="84" dir="0" index="1" bw="27" slack="0"/>
<pin id="85" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_rowEnd_V_r/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="simConfig_BLOCK_NUMB_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="27" slack="0"/>
<pin id="90" dir="0" index="1" bw="27" slack="0"/>
<pin id="91" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="simConfig_BLOCK_NUMB/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="rowOffset_V_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="27" slack="0"/>
<pin id="96" dir="0" index="1" bw="27" slack="0"/>
<pin id="97" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowOffset_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_37_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="27" slack="0"/>
<pin id="103" dir="0" index="2" bw="27" slack="0"/>
<pin id="104" dir="0" index="3" bw="27" slack="0"/>
<pin id="105" dir="0" index="4" bw="27" slack="0"/>
<pin id="106" dir="0" index="5" bw="27" slack="0"/>
<pin id="107" dir="0" index="6" bw="27" slack="0"/>
<pin id="108" dir="0" index="7" bw="27" slack="0"/>
<pin id="109" dir="0" index="8" bw="27" slack="0"/>
<pin id="110" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_54_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="27" slack="0"/>
<pin id="119" dir="0" index="2" bw="27" slack="0"/>
<pin id="120" dir="0" index="3" bw="27" slack="0"/>
<pin id="121" dir="0" index="4" bw="27" slack="0"/>
<pin id="122" dir="0" index="5" bw="14" slack="0"/>
<pin id="123" dir="0" index="6" bw="14" slack="0"/>
<pin id="124" dir="0" index="7" bw="14" slack="0"/>
<pin id="125" dir="0" index="8" bw="14" slack="0"/>
<pin id="126" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="tmp_data_0_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="27" slack="1"/>
<pin id="134" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_data_0_V_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="27" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="27" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_3_i_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="1"/>
<pin id="145" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_3_i_i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_3_i_i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3_i_i/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_cast_i_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="27" slack="0"/>
<pin id="156" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i_i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_cast_i_i_19_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="27" slack="0"/>
<pin id="160" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i_i_19/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_12_i_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="27" slack="0"/>
<pin id="164" dir="0" index="1" bw="27" slack="1"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i_i/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_data_1_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="27" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_data_2_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="27" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_data_3_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="27" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_3_cast_i_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_3_cast_i_i/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_18_i_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="27" slack="0"/>
<pin id="194" dir="0" index="1" bw="27" slack="2"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i_i/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="block_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="12" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="block_V/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="column_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="14" slack="0"/>
<pin id="205" dir="0" index="1" bw="12" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="column_V/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_data_0_V_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="0"/>
<pin id="213" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_0_V_3/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_data_1_V_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="0"/>
<pin id="218" dir="0" index="1" bw="14" slack="0"/>
<pin id="219" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_data_1_V_2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_data_1_V_3_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_1_V_3/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_data_2_V_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="0"/>
<pin id="229" dir="0" index="1" bw="14" slack="0"/>
<pin id="230" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_data_2_V_2/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_data_2_V_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="14" slack="0"/>
<pin id="235" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_2_V_3/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_data_3_V_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="14" slack="0"/>
<pin id="240" dir="0" index="1" bw="14" slack="0"/>
<pin id="241" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_data_3_V_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_data_3_V_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_3_V_3/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="rowOffset_V_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="27" slack="1"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowOffset_V_1/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="simConfig_BLOCK_NUMB_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="27" slack="2"/>
<pin id="257" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="simConfig_BLOCK_NUMB "/>
</bind>
</comp>

<comp id="260" class="1005" name="rowOffset_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="27" slack="1"/>
<pin id="262" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="rowOffset_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_cast_i_i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="28" slack="1"/>
<pin id="267" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_i_i "/>
</bind>
</comp>

<comp id="276" class="1005" name="block_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="block_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="rowOffset_V_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="27" slack="1"/>
<pin id="283" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="rowOffset_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="141"><net_src comp="135" pin="4"/><net_sink comp="100" pin=5"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="82" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="135" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="135" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="2"/><net_sink comp="100" pin=6"/></net>

<net id="178"><net_src comp="135" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="174" pin="2"/><net_sink comp="100" pin=7"/></net>

<net id="185"><net_src comp="135" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="2"/><net_sink comp="100" pin=8"/></net>

<net id="191"><net_src comp="147" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="147" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="147" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="220"><net_src comp="203" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="72" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="231"><net_src comp="203" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="242"><net_src comp="203" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="76" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="253"><net_src comp="132" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="88" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="263"><net_src comp="94" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="268"><net_src comp="154" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="279"><net_src comp="197" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="284"><net_src comp="249" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="135" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Vi_idx_V_data_V_0 | {2 }
	Port: Vi_idx_V_data_V_1 | {2 }
	Port: Vi_idx_V_data_V_2 | {2 }
	Port: Vi_idx_V_data_V_3 | {2 }
	Port: Vj_idx_V_data_V_0 | {3 }
	Port: Vj_idx_V_data_V_1 | {3 }
	Port: Vj_idx_V_data_V_2 | {3 }
	Port: Vj_idx_V_data_V_3 | {3 }
 - Input state : 
	Port: indexGeneration : simConfig_rowBegin_V | {1 }
	Port: indexGeneration : simConfig_rowEnd_V | {1 }
	Port: indexGeneration : simConfig_BLOCK_NUMBERS_V | {1 }
	Port: indexGeneration : Vi_idx_V_data_V_0 | {}
	Port: indexGeneration : Vi_idx_V_data_V_1 | {}
	Port: indexGeneration : Vi_idx_V_data_V_2 | {}
	Port: indexGeneration : Vi_idx_V_data_V_3 | {}
	Port: indexGeneration : Vj_idx_V_data_V_0 | {}
	Port: indexGeneration : Vj_idx_V_data_V_1 | {}
	Port: indexGeneration : Vj_idx_V_data_V_2 | {}
	Port: indexGeneration : Vj_idx_V_data_V_3 | {}
  - Chain level:
	State 1
	State 2
		tmp_cast_i_i_19 : 1
		tmp_12_i_i : 2
		StgValue_31 : 3
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		StgValue_37 : 2
	State 3
		p_3_cast_i_i : 1
		tmp_18_i_i : 2
		block_V : 1
		StgValue_45 : 3
		column_V : 1
		tmp_data_0_V_3 : 2
		tmp_data_1_V_2 : 2
		tmp_data_1_V_3 : 2
		tmp_data_2_V_2 : 2
		tmp_data_2_V_3 : 2
		tmp_data_3_V_2 : 2
		tmp_data_3_V_3 : 2
		StgValue_54 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       tmp_data_1_V_fu_167       |    0    |    27   |
|          |       tmp_data_2_V_fu_174       |    0    |    27   |
|    add   |       tmp_data_3_V_fu_181       |    0    |    27   |
|          |          block_V_fu_197         |    0    |    12   |
|          |       rowOffset_V_1_fu_249      |    0    |    27   |
|----------|---------------------------------|---------|---------|
|   icmp   |        tmp_12_i_i_fu_162        |    0    |    9    |
|          |        tmp_18_i_i_fu_192        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|          | simConfig_rowEnd_V_r_read_fu_82 |    0    |    0    |
|   read   | simConfig_BLOCK_NUMB_read_fu_88 |    0    |    0    |
|          |      rowOffset_V_read_fu_94     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     StgValue_37_write_fu_100    |    0    |    0    |
|          |     StgValue_54_write_fu_116    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |       tmp_cast_i_i_fu_154       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      tmp_cast_i_i_19_fu_158     |    0    |    0    |
|          |       p_3_cast_i_i_fu_188       |    0    |    0    |
|   zext   |      tmp_data_0_V_3_fu_211      |    0    |    0    |
|          |      tmp_data_1_V_3_fu_222      |    0    |    0    |
|          |      tmp_data_2_V_3_fu_233      |    0    |    0    |
|          |      tmp_data_3_V_3_fu_244      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|         column_V_fu_203         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |      tmp_data_1_V_2_fu_216      |    0    |    0    |
|    or    |      tmp_data_2_V_2_fu_227      |    0    |    0    |
|          |      tmp_data_3_V_2_fu_238      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   138   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       block_V_reg_276      |   12   |
|       p_3_i_i_reg_143      |   12   |
|    rowOffset_V_1_reg_281   |   27   |
|     rowOffset_V_reg_260    |   27   |
|simConfig_BLOCK_NUMB_reg_255|   27   |
|    tmp_cast_i_i_reg_265    |   28   |
|    tmp_data_0_V_reg_132    |   27   |
+----------------------------+--------+
|            Total           |   160  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   138  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |   138  |
+-----------+--------+--------+
