#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7ffff7a84120 .scope module, "tb_ecpri" "tb_ecpri" 2 5;
 .timescale -6 -9;
P_0x7ffff7abef30 .param/l "ADDR_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x7ffff7abef70 .param/l "DATA_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
v0x7ffff7ae5f70_0 .net *"_s1", 0 0, L_0x7ffff7aea730;  1 drivers
o0x7f848d131ff8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ffff7ae6050_0 name=_s2
v0x7ffff7ae6130_0 .net "addr_ecpri_rx_2_eth_ram", 15 0, v0x7ffff7a97690_0;  1 drivers
v0x7ffff7ae6250_0 .net "addr_ecpri_rx_2_ram_cpri_payload", 15 0, v0x7ffff7a46a40_0;  1 drivers
v0x7ffff7ae6360_0 .net "addr_ecpri_rx_2_ram_eth_packet_hdr", 15 0, v0x7ffff7a98920_0;  1 drivers
v0x7ffff7ae6470_0 .net "addr_ecpri_tx_2_ram_cpri_packet", 15 0, v0x7ffff7adeb60_0;  1 drivers
v0x7ffff7ae6560_0 .net "addr_ecpri_tx_2_ram_cpri_payload", 15 0, v0x7ffff7adea80_0;  1 drivers
v0x7ffff7ae6670_0 .net "addr_ecpri_tx_2_ram_eth_packet_hdr", 15 0, v0x7ffff7adec40_0;  1 drivers
v0x7ffff7ae6730_0 .var "addr_ram_cpri_packet", 15 0;
v0x7ffff7ae67d0_0 .var "addr_to_eth_ram", 15 0;
v0x7ffff7ae6870_0 .var "clk", 0 0;
v0x7ffff7ae6910_0 .net "cpr_pkt_rdy_flg", 0 0, v0x7ffff7adee00_0;  1 drivers
v0x7ffff7ae69b0_0 .var "cs_0", 0 0;
v0x7ffff7ae6a50_0 .var "cs_1", 0 0;
v0x7ffff7ae6af0_0 .net "data_ecpri_rx_2_eth_ram", 7 0, L_0x7ffff7ae98b0;  1 drivers
RS_0x7f848d130138 .resolv tri, v0x7ffff7adc590_0, L_0x7ffff7ae9b10;
v0x7ffff7ae6b90_0 .net8 "data_ecpri_rx_2_ram_cpri_payload", 7 0, RS_0x7f848d130138;  2 drivers
v0x7ffff7ae6c80_0 .net "data_ecpri_rx_2_ram_eth_packet_hdr", 7 0, v0x7ffff7ac1110_0;  1 drivers
RS_0x7f848d130ac8 .resolv tri, v0x7ffff7adefd0_0, L_0x7ffff7aea1e0;
v0x7ffff7ae6e50_0 .net8 "data_ecpri_tx_2_ram_cpri_packet", 7 0, RS_0x7f848d130ac8;  2 drivers
v0x7ffff7ae6f40_0 .net "data_ecpri_tx_2_ram_cpri_payload", 7 0, L_0x7ffff7ae9e40;  1 drivers
v0x7ffff7ae7050_0 .net "data_ecpri_tx_2_ram_eth_packet_hdr", 7 0, v0x7ffff7adf0b0_0;  1 drivers
v0x7ffff7ae7110_0 .net "data_ram_cpri_packet", 7 0, L_0x7ffff7aea5c0;  1 drivers
RS_0x7f848d131cc8 .resolv tri, L_0x7ffff7ae95f0, L_0x7ffff7aea7d0;
v0x7ffff7ae71b0_0 .net8 "data_to_eth_ram", 7 0, RS_0x7f848d131cc8;  2 drivers
v0x7ffff7ae7250_0 .var/i "eof", 31 0;
v0x7ffff7ae7310_0 .var "err_str", 1800 1;
v0x7ffff7ae73f0_0 .var/i "errorno", 31 0;
v0x7ffff7ae74d0_0 .var/i "fd", 31 0;
v0x7ffff7ae75b0_0 .var/i "fdw", 31 0;
v0x7ffff7ae7690_0 .var "i", 31 0;
v0x7ffff7ae7770_0 .var "inp_data_fifo", 7 0;
v0x7ffff7ae7860_0 .var "j", 31 0;
v0x7ffff7ae7920_0 .net "oe_ecpri_rx_2_eth_ram", 0 0, v0x7ffff7add290_0;  1 drivers
v0x7ffff7ae7a10_0 .net "oe_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7ffff7add350_0;  1 drivers
v0x7ffff7ae7b00_0 .net "oe_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7ffff7add1d0_0;  1 drivers
v0x7ffff7ae7db0_0 .net "oe_ecpri_tx_2_ram_cpri_packet", 0 0, v0x7ffff7adfbf0_0;  1 drivers
v0x7ffff7ae7ea0_0 .net "oe_ecpri_tx_2_ram_cpri_payload", 0 0, v0x7ffff7adfb30_0;  1 drivers
v0x7ffff7ae7f90_0 .net "oe_ecpri_tx_2_ram_eth_packet_hdr", 0 0, v0x7ffff7adfcb0_0;  1 drivers
v0x7ffff7ae8030_0 .var "oe_ram_cpri_packet", 0 0;
v0x7ffff7ae80d0_0 .var "oe_to_eth_ram", 0 0;
v0x7ffff7ae8170_0 .var "payload_len", 31 0;
v0x7ffff7ae8210 .array "pcap_file_hdr_flat", 5 0, 31 0;
v0x7ffff7ae82b0_0 .var/i "pcap_file_hdr_len", 31 0;
v0x7ffff7ae8370_0 .var/i "pcap_payload_offset", 31 0;
v0x7ffff7ae8450 .array "pcap_pkt_hdr_flat", 3 0, 31 0;
v0x7ffff7ae8510_0 .var/i "pcap_pkt_hdr_len", 31 0;
v0x7ffff7ae85f0_0 .var "recv_pkt", 0 0;
v0x7ffff7ae86e0_0 .var "reset", 0 0;
v0x7ffff7ae87d0_0 .net "resp_payload_len", 7 0, v0x7ffff7add670_0;  1 drivers
v0x7ffff7ae88e0_0 .var/i "return_value", 31 0;
v0x7ffff7ae89c0_0 .net "send_read_resp", 0 0, v0x7ffff7add750_0;  1 drivers
v0x7ffff7ae8ab0_0 .net "send_write_resp", 0 0, v0x7ffff7add810_0;  1 drivers
v0x7ffff7ae8ba0_0 .var "tb_data", 7 0;
v0x7ffff7ae8c80_0 .var "temp", 31 0;
v0x7ffff7ae8d60 .array "temp_mem", 1499 0, 7 0;
v0x7ffff7ae8e20_0 .net "we_ecpri_rx_2_eth_ram", 0 0, v0x7ffff7adda70_0;  1 drivers
v0x7ffff7ae8f10_0 .net "we_ecpri_rx_2_ram_cpri_payload", 0 0, v0x7ffff7addb30_0;  1 drivers
v0x7ffff7ae9000_0 .net "we_ecpri_rx_2_ram_eth_packet_hdr", 0 0, v0x7ffff7add9b0_0;  1 drivers
v0x7ffff7ae90a0_0 .net "we_ecpri_tx_2_ram_cpri_packet", 0 0, v0x7ffff7ae0290_0;  1 drivers
v0x7ffff7ae9190_0 .net "we_ecpri_tx_2_ram_cpri_payload", 0 0, v0x7ffff7ae01f0_0;  1 drivers
v0x7ffff7ae9280_0 .net "we_ecpri_tx_2_ram_eth_packet_hdr", 0 0, v0x7ffff7ae0330_0;  1 drivers
v0x7ffff7ae9320_0 .var "we_ram_cpri_packet", 0 0;
v0x7ffff7ae93c0_0 .var "we_to_eth_ram", 0 0;
L_0x7ffff7aea730 .reduce/nor v0x7ffff7ae80d0_0;
L_0x7ffff7aea7d0 .functor MUXZ 8, o0x7f848d131ff8, v0x7ffff7ae8ba0_0, L_0x7ffff7aea730, C4<>;
S_0x7ffff7ab4590 .scope module, "dut_ecpri_rx" "ecpri_rx" 2 93, 3 10 0, S_0x7ffff7a84120;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 1 "send_write_resp"
    .port_info 1 /OUTPUT 1 "send_read_resp"
    .port_info 2 /OUTPUT 8 "resp_payload_len"
    .port_info 3 /OUTPUT 16 "addr_0"
    .port_info 4 /OUTPUT 8 "data_0"
    .port_info 5 /OUTPUT 1 "we_0"
    .port_info 6 /OUTPUT 1 "oe_0"
    .port_info 7 /OUTPUT 16 "addr_1"
    .port_info 8 /INPUT 8 "data_1"
    .port_info 9 /OUTPUT 1 "we_1"
    .port_info 10 /OUTPUT 1 "oe_1"
    .port_info 11 /OUTPUT 16 "addr_2"
    .port_info 12 /OUTPUT 8 "data_2"
    .port_info 13 /OUTPUT 1 "we_2"
    .port_info 14 /OUTPUT 1 "oe_2"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 8 "inp_data_fifo"
    .port_info 17 /INPUT 1 "recv_pkt"
    .port_info 18 /INPUT 1 "reset"
P_0x7ffff7ac2790 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000010000>;
P_0x7ffff7ac27d0 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000001000>;
P_0x7ffff7ac2810 .param/l "cpri_remote_memory" 0 3 84, +C4<00000000000000000000000000000101>;
P_0x7ffff7ac2850 .param/l "cpri_type" 0 3 83, +C4<00000000000000000000000000000100>;
P_0x7ffff7ac2890 .param/l "eth_hdr_len" 0 3 71, +C4<00000000000000000000000000001110>;
P_0x7ffff7ac28d0 .param/l "eth_hdr_offset" 0 3 70, +C4<00000000000000000000000000000000>;
P_0x7ffff7ac2910 .param/l "find_cpri_hdr" 0 3 80, +C4<00000000000000000000000000000001>;
P_0x7ffff7ac2950 .param/l "ip_hdr_len" 0 3 73, +C4<00000000000000000000000000010100>;
P_0x7ffff7ac2990 .param/l "ip_hdr_offset" 0 3 72, +C4<00000000000000000000000000001110>;
P_0x7ffff7ac29d0 .param/l "raise_rx_resp" 0 3 86, +C4<00000000000000000000000000001001>;
P_0x7ffff7ac2a10 .param/l "raise_tx_resp" 0 3 90, +C4<00000000000000000000000000001110>;
P_0x7ffff7ac2a50 .param/l "read_cpri_hdr" 0 3 81, +C4<00000000000000000000000000000010>;
P_0x7ffff7ac2a90 .param/l "read_cpri_remote_mem_hdr" 0 3 82, +C4<00000000000000000000000000000011>;
P_0x7ffff7ac2ad0 .param/l "read_payload" 0 3 85, +C4<00000000000000000000000000001000>;
P_0x7ffff7ac2b10 .param/l "reset_rx" 0 3 79, +C4<00000000000000000000000000000000>;
P_0x7ffff7ac2b50 .param/l "udp_hdr_len" 0 3 75, +C4<00000000000000000000000000001000>;
P_0x7ffff7ac2b90 .param/l "udp_hdr_start" 0 3 74, +C4<00000000000000000000000000100010>;
P_0x7ffff7ac2bd0 .param/l "vlan_offset" 0 3 76, +C4<00000000000000000000000000000000>;
P_0x7ffff7ac2c10 .param/l "write_id" 0 3 87, +C4<00000000000000000000000000001010>;
P_0x7ffff7ac2c50 .param/l "write_mem" 0 3 88, +C4<00000000000000000000000000001011>;
P_0x7ffff7ac2c90 .param/l "write_to_mem" 0 3 89, +C4<00000000000000000000000000001101>;
v0x7ffff7a98920_0 .var "addr_0", 15 0;
v0x7ffff7a97690_0 .var "addr_1", 15 0;
v0x7ffff7a46a40_0 .var "addr_2", 15 0;
v0x7ffff7a2c6d0_0 .net "clk", 0 0, v0x7ffff7ae6870_0;  1 drivers
v0x7ffff7ac1110_0 .var "data_0", 7 0;
v0x7ffff7ac11b0_0 .net "data_1", 7 0, L_0x7ffff7ae98b0;  alias, 1 drivers
v0x7ffff7adc590_0 .var "data_2", 7 0;
v0x7ffff7adc670_0 .var "g_hdr_offset", 7 0;
v0x7ffff7adc750_0 .var "g_msg_type", 7 0;
v0x7ffff7adc830_0 .var "g_payload_len", 15 0;
v0x7ffff7adc910_0 .var "g_ver", 7 0;
v0x7ffff7adc9f0_0 .var "inp_d", 7 0;
v0x7ffff7adcad0_0 .net "inp_data_fifo", 7 0, v0x7ffff7ae7770_0;  1 drivers
v0x7ffff7adcbb0_0 .var "l_rm_acc_id", 7 0;
v0x7ffff7adcc90_0 .var "l_rm_addr", 47 0;
v0x7ffff7adcd70_0 .var "l_rm_ele_id", 15 0;
v0x7ffff7adce50_0 .var "l_rm_len", 15 0;
v0x7ffff7adcf30_0 .var "l_rm_mem_hdr_offset", 7 0;
v0x7ffff7add010_0 .var "l_rm_rw_req_resp", 7 0;
v0x7ffff7add0f0_0 .var "next_state", 7 0;
v0x7ffff7add1d0_0 .var "oe_0", 0 0;
v0x7ffff7add290_0 .var "oe_1", 0 0;
v0x7ffff7add350_0 .var "oe_2", 0 0;
v0x7ffff7add410_0 .var "prev_d", 7 0;
v0x7ffff7add4f0_0 .net "recv_pkt", 0 0, v0x7ffff7ae85f0_0;  1 drivers
v0x7ffff7add5b0_0 .net "reset", 0 0, v0x7ffff7ae86e0_0;  1 drivers
v0x7ffff7add670_0 .var "resp_payload_len", 7 0;
v0x7ffff7add750_0 .var "send_read_resp", 0 0;
v0x7ffff7add810_0 .var "send_write_resp", 0 0;
v0x7ffff7add8d0_0 .var "state", 7 0;
v0x7ffff7add9b0_0 .var "we_0", 0 0;
v0x7ffff7adda70_0 .var "we_1", 0 0;
v0x7ffff7addb30_0 .var "we_2", 0 0;
E_0x7ffff7a2ebe0 .event posedge, v0x7ffff7a2c6d0_0;
E_0x7ffff7a2f6c0 .event posedge, v0x7ffff7add8d0_0;
E_0x7ffff7ac04d0 .event posedge, v0x7ffff7add5b0_0, v0x7ffff7a2c6d0_0;
S_0x7ffff7addef0 .scope module, "dut_ecpri_tx" "ecpri_tx" 2 133, 4 10 0, S_0x7ffff7a84120;
 .timescale -6 -9;
    .port_info 0 /OUTPUT 1 "cpri_pkt_rdy_flg"
    .port_info 1 /OUTPUT 16 "addr_0"
    .port_info 2 /INPUT 8 "data_0"
    .port_info 3 /OUTPUT 1 "we_0"
    .port_info 4 /OUTPUT 1 "oe_0"
    .port_info 5 /OUTPUT 16 "addr_1"
    .port_info 6 /OUTPUT 8 "data_1"
    .port_info 7 /OUTPUT 1 "we_1"
    .port_info 8 /OUTPUT 1 "oe_1"
    .port_info 9 /OUTPUT 16 "addr_2"
    .port_info 10 /OUTPUT 8 "data_2"
    .port_info 11 /OUTPUT 1 "we_2"
    .port_info 12 /OUTPUT 1 "oe_2"
    .port_info 13 /INPUT 1 "send_write_resp"
    .port_info 14 /INPUT 1 "send_read_resp"
    .port_info 15 /INPUT 1 "clk"
    .port_info 16 /INPUT 8 "resp_payload_len"
    .port_info 17 /INPUT 1 "reset"
    .port_info 18 /INPUT 1 "recv_pkt"
P_0x7ffff7ade090 .param/l "ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0x7ffff7ade0d0 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x7ffff7ade110 .param/l "cpri_pkt_rdy" 0 4 76, +C4<00000000000000000000000000000111>;
P_0x7ffff7ade150 .param/l "g_hdr_len" 0 4 80, +C4<00000000000000000000000000000100>;
P_0x7ffff7ade190 .param/l "g_hdr_offset" 0 4 79, +C4<00000000000000000000000000000000>;
P_0x7ffff7ade1d0 .param/l "l_hdr_len" 0 4 82, +C4<00000000000000000000000000001100>;
P_0x7ffff7ade210 .param/l "l_hdr_offset" 0 4 81, +C4<00000000000000000000000000000100>;
P_0x7ffff7ade250 .param/l "read_payload" 0 4 74, +C4<00000000000000000000000000000100>;
P_0x7ffff7ade290 .param/l "reset_tx" 0 4 71, +C4<00000000000000000000000000000001>;
P_0x7ffff7ade2d0 .param/l "write_cpri_hdr" 0 4 72, +C4<00000000000000000000000000000010>;
P_0x7ffff7ade310 .param/l "write_cpri_remote_mem_hdr" 0 4 73, +C4<00000000000000000000000000000011>;
P_0x7ffff7ade350 .param/l "write_to_mem" 0 4 75, +C4<00000000000000000000000000000110>;
v0x7ffff7adea80_0 .var "addr_0", 15 0;
v0x7ffff7adeb60_0 .var "addr_1", 15 0;
v0x7ffff7adec40_0 .var "addr_2", 15 0;
v0x7ffff7aded30_0 .net "clk", 0 0, v0x7ffff7ae6870_0;  alias, 1 drivers
v0x7ffff7adee00_0 .var "cpri_pkt_rdy_flg", 0 0;
v0x7ffff7adeef0_0 .net "data_0", 7 0, L_0x7ffff7ae9e40;  alias, 1 drivers
v0x7ffff7adefd0_0 .var "data_1", 7 0;
v0x7ffff7adf0b0_0 .var "data_2", 7 0;
v0x7ffff7adf190_0 .var "g_hdr_addr", 7 0;
v0x7ffff7adf270_0 .var "g_msg_type", 7 0;
v0x7ffff7adf350_0 .var "g_payload_len", 15 0;
v0x7ffff7adf430_0 .var "g_ver", 7 0;
v0x7ffff7adf510_0 .var "l_rm_acc_id", 7 0;
v0x7ffff7adf5f0_0 .var "l_rm_addr", 47 0;
v0x7ffff7adf6d0_0 .var "l_rm_ele_id", 15 0;
v0x7ffff7adf7b0_0 .var "l_rm_len", 15 0;
v0x7ffff7adf890_0 .var "l_rm_mem_hdr_addr", 7 0;
v0x7ffff7adf970_0 .var "l_rm_rw_req_resp", 7 0;
v0x7ffff7adfa50_0 .var "next_state", 7 0;
v0x7ffff7adfb30_0 .var "oe_0", 0 0;
v0x7ffff7adfbf0_0 .var "oe_1", 0 0;
v0x7ffff7adfcb0_0 .var "oe_2", 0 0;
v0x7ffff7adfd70_0 .net "recv_pkt", 0 0, v0x7ffff7ae85f0_0;  alias, 1 drivers
v0x7ffff7adfe10_0 .net "reset", 0 0, v0x7ffff7ae86e0_0;  alias, 1 drivers
v0x7ffff7adfee0_0 .net "resp_payload_len", 7 0, v0x7ffff7add670_0;  alias, 1 drivers
v0x7ffff7adffb0_0 .net "send_read_resp", 0 0, v0x7ffff7add750_0;  alias, 1 drivers
v0x7ffff7ae0080_0 .net "send_write_resp", 0 0, v0x7ffff7add810_0;  alias, 1 drivers
v0x7ffff7ae0150_0 .var "state", 7 0;
v0x7ffff7ae01f0_0 .var "we_0", 0 0;
v0x7ffff7ae0290_0 .var "we_1", 0 0;
v0x7ffff7ae0330_0 .var "we_2", 0 0;
S_0x7ffff7ae06f0 .scope module, "ram_cpri_packet" "ram_dp_sr_sw" 2 118, 5 10 0, S_0x7ffff7a84120;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7ffff7a9c590 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7ffff7a9c5d0 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7ffff7a9c610 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7ffff7ae9f60 .functor AND 1, v0x7ffff7ae69b0_0, v0x7ffff7adfbf0_0, C4<1>, C4<1>;
L_0x7ffff7aea0a0 .functor AND 1, L_0x7ffff7ae9f60, L_0x7ffff7ae9fd0, C4<1>, C4<1>;
L_0x7ffff7aea2d0 .functor AND 1, v0x7ffff7ae6a50_0, v0x7ffff7ae8030_0, C4<1>, C4<1>;
L_0x7ffff7aea480 .functor AND 1, L_0x7ffff7aea2d0, L_0x7ffff7aea390, C4<1>, C4<1>;
v0x7ffff7aa4e60_0 .net *"_s0", 0 0, L_0x7ffff7ae9f60;  1 drivers
v0x7ffff7ae0fe0_0 .net *"_s10", 0 0, L_0x7ffff7aea2d0;  1 drivers
v0x7ffff7ae10a0_0 .net *"_s13", 0 0, L_0x7ffff7aea390;  1 drivers
v0x7ffff7ae1170_0 .net *"_s14", 0 0, L_0x7ffff7aea480;  1 drivers
o0x7f848d1312d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ffff7ae1230_0 name=_s16
v0x7ffff7ae1360_0 .net *"_s3", 0 0, L_0x7ffff7ae9fd0;  1 drivers
v0x7ffff7ae1420_0 .net *"_s4", 0 0, L_0x7ffff7aea0a0;  1 drivers
o0x7f848d131368 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ffff7ae14e0_0 name=_s6
v0x7ffff7ae15c0_0 .net "address_0", 15 0, v0x7ffff7adeb60_0;  alias, 1 drivers
v0x7ffff7ae1680_0 .net "address_1", 15 0, v0x7ffff7ae6730_0;  1 drivers
v0x7ffff7ae1740_0 .net "clk", 0 0, v0x7ffff7ae6870_0;  alias, 1 drivers
v0x7ffff7ae17e0_0 .net "cs_0", 0 0, v0x7ffff7ae69b0_0;  1 drivers
v0x7ffff7ae18a0_0 .net "cs_1", 0 0, v0x7ffff7ae6a50_0;  1 drivers
v0x7ffff7ae1960_0 .net8 "data_0", 7 0, RS_0x7f848d130ac8;  alias, 2 drivers
v0x7ffff7ae1a20_0 .var "data_0_out", 7 0;
v0x7ffff7ae1ae0_0 .net "data_1", 7 0, L_0x7ffff7aea5c0;  alias, 1 drivers
v0x7ffff7ae1bc0_0 .var "data_1_out", 7 0;
v0x7ffff7ae1db0 .array "mem", 255 0, 7 0;
v0x7ffff7ae1e70_0 .net "oe_0", 0 0, v0x7ffff7adfbf0_0;  alias, 1 drivers
v0x7ffff7ae1f40_0 .net "oe_1", 0 0, v0x7ffff7ae8030_0;  1 drivers
v0x7ffff7ae1fe0_0 .net "we_0", 0 0, v0x7ffff7ae0290_0;  alias, 1 drivers
v0x7ffff7ae20b0_0 .net "we_1", 0 0, v0x7ffff7ae9320_0;  1 drivers
L_0x7ffff7ae9fd0 .reduce/nor v0x7ffff7ae0290_0;
L_0x7ffff7aea1e0 .functor MUXZ 8, o0x7f848d131368, v0x7ffff7ae1a20_0, L_0x7ffff7aea0a0, C4<>;
L_0x7ffff7aea390 .reduce/nor v0x7ffff7ae9320_0;
L_0x7ffff7aea5c0 .functor MUXZ 8, o0x7f848d1312d8, v0x7ffff7ae1bc0_0, L_0x7ffff7aea480, C4<>;
S_0x7ffff7ae0a20 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7ffff7ae06f0;
 .timescale -6 -9;
S_0x7ffff7ae0bf0 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7ffff7ae06f0;
 .timescale -6 -9;
S_0x7ffff7ae0de0 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7ffff7ae06f0;
 .timescale -6 -9;
S_0x7ffff7ae22b0 .scope module, "ram_cpri_payload" "ram_dp_sr_sw" 2 103, 5 10 0, S_0x7ffff7a84120;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7ffff7ae2480 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7ffff7ae24c0 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7ffff7ae2500 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7ffff7a338d0 .functor AND 1, v0x7ffff7ae69b0_0, v0x7ffff7add350_0, C4<1>, C4<1>;
L_0x7ffff7ac08f0 .functor AND 1, L_0x7ffff7a338d0, L_0x7ffff7ae99d0, C4<1>, C4<1>;
L_0x7ffff7ac0960 .functor AND 1, v0x7ffff7ae6a50_0, v0x7ffff7adfb30_0, C4<1>, C4<1>;
L_0x7ffff7ae9cd0 .functor AND 1, L_0x7ffff7ac0960, L_0x7ffff7ae9c00, C4<1>, C4<1>;
v0x7ffff7ae2dc0_0 .net *"_s0", 0 0, L_0x7ffff7a338d0;  1 drivers
v0x7ffff7ae2e60_0 .net *"_s10", 0 0, L_0x7ffff7ac0960;  1 drivers
v0x7ffff7ae2f20_0 .net *"_s13", 0 0, L_0x7ffff7ae9c00;  1 drivers
v0x7ffff7ae2ff0_0 .net *"_s14", 0 0, L_0x7ffff7ae9cd0;  1 drivers
o0x7f848d1317e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ffff7ae30b0_0 name=_s16
v0x7ffff7ae31e0_0 .net *"_s3", 0 0, L_0x7ffff7ae99d0;  1 drivers
v0x7ffff7ae32a0_0 .net *"_s4", 0 0, L_0x7ffff7ac08f0;  1 drivers
o0x7f848d131878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ffff7ae3360_0 name=_s6
v0x7ffff7ae3440_0 .net "address_0", 15 0, v0x7ffff7a46a40_0;  alias, 1 drivers
v0x7ffff7ae3500_0 .net "address_1", 15 0, v0x7ffff7adea80_0;  alias, 1 drivers
v0x7ffff7ae35d0_0 .net "clk", 0 0, v0x7ffff7ae6870_0;  alias, 1 drivers
v0x7ffff7ae3670_0 .net "cs_0", 0 0, v0x7ffff7ae69b0_0;  alias, 1 drivers
v0x7ffff7ae3740_0 .net "cs_1", 0 0, v0x7ffff7ae6a50_0;  alias, 1 drivers
v0x7ffff7ae3810_0 .net8 "data_0", 7 0, RS_0x7f848d130138;  alias, 2 drivers
v0x7ffff7ae38e0_0 .var "data_0_out", 7 0;
v0x7ffff7ae3980_0 .net "data_1", 7 0, L_0x7ffff7ae9e40;  alias, 1 drivers
v0x7ffff7ae3a50_0 .var "data_1_out", 7 0;
v0x7ffff7ae3c20 .array "mem", 255 0, 7 0;
v0x7ffff7ae3ce0_0 .net "oe_0", 0 0, v0x7ffff7add350_0;  alias, 1 drivers
v0x7ffff7ae3db0_0 .net "oe_1", 0 0, v0x7ffff7adfb30_0;  alias, 1 drivers
v0x7ffff7ae3e80_0 .net "we_0", 0 0, v0x7ffff7addb30_0;  alias, 1 drivers
v0x7ffff7ae3f50_0 .net "we_1", 0 0, v0x7ffff7ae01f0_0;  alias, 1 drivers
L_0x7ffff7ae99d0 .reduce/nor v0x7ffff7addb30_0;
L_0x7ffff7ae9b10 .functor MUXZ 8, o0x7f848d131878, v0x7ffff7ae38e0_0, L_0x7ffff7ac08f0, C4<>;
L_0x7ffff7ae9c00 .reduce/nor v0x7ffff7ae01f0_0;
L_0x7ffff7ae9e40 .functor MUXZ 8, o0x7f848d1317e8, v0x7ffff7ae3a50_0, L_0x7ffff7ae9cd0, C4<>;
S_0x7ffff7ae27e0 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7ffff7ae22b0;
 .timescale -6 -9;
S_0x7ffff7ae29d0 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7ffff7ae22b0;
 .timescale -6 -9;
S_0x7ffff7ae2bc0 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7ffff7ae22b0;
 .timescale -6 -9;
S_0x7ffff7ae4100 .scope module, "ram_recv_eth_packet" "ram_dp_sr_sw" 2 78, 5 10 0, S_0x7ffff7a84120;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 16 "address_0"
    .port_info 2 /INOUT 8 "data_0"
    .port_info 3 /INPUT 1 "cs_0"
    .port_info 4 /INPUT 1 "we_0"
    .port_info 5 /INPUT 1 "oe_0"
    .port_info 6 /INPUT 16 "address_1"
    .port_info 7 /INOUT 8 "data_1"
    .port_info 8 /INPUT 1 "cs_1"
    .port_info 9 /INPUT 1 "we_1"
    .port_info 10 /INPUT 1 "oe_1"
P_0x7ffff7ae42d0 .param/l "ADDR_WIDTH" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x7ffff7ae4310 .param/l "DATA_0_WIDTH" 0 5 24, +C4<00000000000000000000000000001000>;
P_0x7ffff7ae4350 .param/l "RAM_DEPTH" 0 5 26, +C4<00000000000000000000000100000000>;
L_0x7ffff7a32b00 .functor AND 1, v0x7ffff7ae69b0_0, v0x7ffff7ae80d0_0, C4<1>, C4<1>;
L_0x7ffff7a32d40 .functor AND 1, L_0x7ffff7a32b00, L_0x7ffff7ae9460, C4<1>, C4<1>;
L_0x7ffff7a336b0 .functor AND 1, v0x7ffff7ae6a50_0, v0x7ffff7add290_0, C4<1>, C4<1>;
L_0x7ffff7a337c0 .functor AND 1, L_0x7ffff7a336b0, L_0x7ffff7ae97c0, C4<1>, C4<1>;
v0x7ffff7ae4be0_0 .net *"_s0", 0 0, L_0x7ffff7a32b00;  1 drivers
v0x7ffff7ae4c80_0 .net *"_s10", 0 0, L_0x7ffff7a336b0;  1 drivers
v0x7ffff7ae4d40_0 .net *"_s13", 0 0, L_0x7ffff7ae97c0;  1 drivers
v0x7ffff7ae4e10_0 .net *"_s14", 0 0, L_0x7ffff7a337c0;  1 drivers
o0x7f848d131bd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ffff7ae4ed0_0 name=_s16
v0x7ffff7ae5000_0 .net *"_s3", 0 0, L_0x7ffff7ae9460;  1 drivers
v0x7ffff7ae50c0_0 .net *"_s4", 0 0, L_0x7ffff7a32d40;  1 drivers
o0x7f848d131c68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7ffff7ae5180_0 name=_s6
v0x7ffff7ae5260_0 .net "address_0", 15 0, v0x7ffff7ae67d0_0;  1 drivers
v0x7ffff7ae5340_0 .net "address_1", 15 0, v0x7ffff7a97690_0;  alias, 1 drivers
v0x7ffff7ae5400_0 .net "clk", 0 0, v0x7ffff7ae6870_0;  alias, 1 drivers
v0x7ffff7ae5530_0 .net "cs_0", 0 0, v0x7ffff7ae69b0_0;  alias, 1 drivers
v0x7ffff7ae55d0_0 .net "cs_1", 0 0, v0x7ffff7ae6a50_0;  alias, 1 drivers
v0x7ffff7ae5670_0 .net8 "data_0", 7 0, RS_0x7f848d131cc8;  alias, 2 drivers
v0x7ffff7ae5730_0 .var "data_0_out", 7 0;
v0x7ffff7ae5810_0 .net "data_1", 7 0, L_0x7ffff7ae98b0;  alias, 1 drivers
v0x7ffff7ae58d0_0 .var "data_1_out", 7 0;
v0x7ffff7ae5aa0 .array "mem", 255 0, 7 0;
v0x7ffff7ae5b60_0 .net "oe_0", 0 0, v0x7ffff7ae80d0_0;  1 drivers
v0x7ffff7ae5c20_0 .net "oe_1", 0 0, v0x7ffff7add290_0;  alias, 1 drivers
v0x7ffff7ae5cc0_0 .net "we_0", 0 0, v0x7ffff7ae93c0_0;  1 drivers
v0x7ffff7ae5d60_0 .net "we_1", 0 0, v0x7ffff7adda70_0;  alias, 1 drivers
L_0x7ffff7ae9460 .reduce/nor v0x7ffff7ae93c0_0;
L_0x7ffff7ae95f0 .functor MUXZ 8, o0x7f848d131c68, v0x7ffff7ae5730_0, L_0x7ffff7a32d40, C4<>;
L_0x7ffff7ae97c0 .reduce/nor v0x7ffff7adda70_0;
L_0x7ffff7ae98b0 .functor MUXZ 8, o0x7f848d131bd8, v0x7ffff7ae58d0_0, L_0x7ffff7a337c0, C4<>;
S_0x7ffff7ae4600 .scope begin, "MEM_READ_0" "MEM_READ_0" 5 67, 5 67 0, S_0x7ffff7ae4100;
 .timescale -6 -9;
S_0x7ffff7ae47f0 .scope begin, "MEM_READ_1" "MEM_READ_1" 5 83, 5 83 0, S_0x7ffff7ae4100;
 .timescale -6 -9;
S_0x7ffff7ae49e0 .scope begin, "MEM_WRITE" "MEM_WRITE" 5 52, 5 52 0, S_0x7ffff7ae4100;
 .timescale -6 -9;
    .scope S_0x7ffff7ae4100;
T_0 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_1, S_0x7ffff7ae49e0;
    %jmp t_0;
    .scope S_0x7ffff7ae49e0;
t_1 ;
    %load/vec4 v0x7ffff7ae5530_0;
    %load/vec4 v0x7ffff7ae5cc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7ffff7ae5670_0;
    %ix/getv 3, v0x7ffff7ae5260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff7ae5aa0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff7ae55d0_0;
    %load/vec4 v0x7ffff7ae5d60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ffff7ae5810_0;
    %ix/getv 3, v0x7ffff7ae5340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff7ae5aa0, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x7ffff7ae4100;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff7ae4100;
T_1 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_3, S_0x7ffff7ae4600;
    %jmp t_2;
    .scope S_0x7ffff7ae4600;
t_3 ;
    %load/vec4 v0x7ffff7ae5530_0;
    %load/vec4 v0x7ffff7ae5cc0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffff7ae5b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v0x7ffff7ae5260_0;
    %load/vec4a v0x7ffff7ae5aa0, 4;
    %assign/vec4 v0x7ffff7ae5730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7ae5730_0, 0;
T_1.1 ;
    %end;
    .scope S_0x7ffff7ae4100;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffff7ae4100;
T_2 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_5, S_0x7ffff7ae47f0;
    %jmp t_4;
    .scope S_0x7ffff7ae47f0;
t_5 ;
    %load/vec4 v0x7ffff7ae55d0_0;
    %load/vec4 v0x7ffff7ae5d60_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffff7ae5c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/getv 4, v0x7ffff7ae5340_0;
    %load/vec4a v0x7ffff7ae5aa0, 4;
    %assign/vec4 v0x7ffff7ae58d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7ae58d0_0, 0;
T_2.1 ;
    %end;
    .scope S_0x7ffff7ae4100;
t_4 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ffff7ab4590;
T_3 ;
    %wait E_0x7ffff7ac04d0;
    %load/vec4 v0x7ffff7add5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7add8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7add670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7a98920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7ac1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add1d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7a97690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7adda70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add290_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7a46a40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adc590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7addb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adc670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adc910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adc750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adc830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adcbb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7add010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adcd70_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7ffff7adcc90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adce50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7ffff7add4f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
T_3.2 ;
    %load/vec4 v0x7ffff7add0f0_0;
    %assign/vec4 v0x7ffff7add8d0_0, 0;
    %load/vec4 v0x7ffff7a97690_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffff7a97690_0, 0;
    %load/vec4 v0x7ffff7ac11b0_0;
    %assign/vec4 v0x7ffff7add410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7add290_0, 0;
    %load/vec4 v0x7ffff7a98920_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffff7a98920_0, 0;
    %load/vec4 v0x7ffff7ac11b0_0;
    %assign/vec4 v0x7ffff7ac1110_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ffff7ab4590;
T_4 ;
    %wait E_0x7ffff7a2f6c0;
    %load/vec4 v0x7ffff7add8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7add9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add1d0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %jmp T_4.6;
T_4.3 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7addb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7add350_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ffff7ab4590;
T_5 ;
    %wait E_0x7ffff7a2ebe0;
    %load/vec4 v0x7ffff7add0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x7ffff7add4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
T_5.10 ;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x7ffff7add410_0;
    %pad/u 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %pad/u 16;
    %or;
    %cmpi/e 44798, 0, 16;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
T_5.12 ;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x7ffff7adc670_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %assign/vec4 v0x7ffff7adc910_0, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x7ffff7adc670_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %assign/vec4 v0x7ffff7adc750_0, 0;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x7ffff7adc670_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ffff7adc830_0, 4, 5;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7ffff7adc670_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ffff7adc830_0, 4, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adcf30_0, 0;
T_5.20 ;
T_5.19 ;
T_5.17 ;
T_5.15 ;
    %load/vec4 v0x7ffff7adc670_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffff7adc670_0, 0;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x7ffff7adc750_0;
    %cmpi/ne 4, 0, 8;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %assign/vec4 v0x7ffff7adcbb0_0, 0;
T_5.24 ;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %assign/vec4 v0x7ffff7add010_0, 0;
T_5.26 ;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/e 3, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v0x7ffff7adcd70_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7ffff7adcd70_0, 0;
T_5.28 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/u 10, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.30, 8;
    %load/vec4 v0x7ffff7adcc90_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %pad/u 48;
    %or;
    %assign/vec4 v0x7ffff7adcc90_0, 0;
T_5.30 ;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_5.32, 4;
    %load/vec4 v0x7ffff7adce50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7ffff7ac11b0_0;
    %pad/u 16;
    %or;
    %assign/vec4 v0x7ffff7adce50_0, 0;
T_5.32 ;
    %load/vec4 v0x7ffff7adcf30_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_5.34, 4;
    %load/vec4 v0x7ffff7add010_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_5.36, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %jmp T_5.37;
T_5.36 ;
    %pushi/vec4 13, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7a46a40_0, 0;
T_5.37 ;
T_5.34 ;
    %load/vec4 v0x7ffff7adcf30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffff7adcf30_0, 0;
T_5.23 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x7ffff7adce50_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ffff7add670_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7add750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ffff7adce50_0;
    %cmp/u;
    %jmp/0xz  T_5.38, 5;
    %load/vec4 v0x7ffff7adce50_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7ffff7adce50_0, 0;
    %load/vec4 v0x7ffff7a46a40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffff7a46a40_0, 0;
    %load/vec4 v0x7ffff7ac11b0_0;
    %assign/vec4 v0x7ffff7adc590_0, 0;
T_5.38 ;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7add810_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7add0f0_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ffff7ae22b0;
T_6 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_7, S_0x7ffff7ae2bc0;
    %jmp t_6;
    .scope S_0x7ffff7ae2bc0;
t_7 ;
    %load/vec4 v0x7ffff7ae3670_0;
    %load/vec4 v0x7ffff7ae3e80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7ffff7ae3810_0;
    %ix/getv 3, v0x7ffff7ae3440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff7ae3c20, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ffff7ae3740_0;
    %load/vec4 v0x7ffff7ae3f50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7ffff7ae3980_0;
    %ix/getv 3, v0x7ffff7ae3500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff7ae3c20, 0, 4;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_0x7ffff7ae22b0;
t_6 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ffff7ae22b0;
T_7 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_9, S_0x7ffff7ae27e0;
    %jmp t_8;
    .scope S_0x7ffff7ae27e0;
t_9 ;
    %load/vec4 v0x7ffff7ae3670_0;
    %load/vec4 v0x7ffff7ae3e80_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffff7ae3ce0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x7ffff7ae3440_0;
    %load/vec4a v0x7ffff7ae3c20, 4;
    %assign/vec4 v0x7ffff7ae38e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7ae38e0_0, 0;
T_7.1 ;
    %end;
    .scope S_0x7ffff7ae22b0;
t_8 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ffff7ae22b0;
T_8 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_11, S_0x7ffff7ae29d0;
    %jmp t_10;
    .scope S_0x7ffff7ae29d0;
t_11 ;
    %load/vec4 v0x7ffff7ae3740_0;
    %load/vec4 v0x7ffff7ae3f50_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffff7ae3db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x7ffff7ae3500_0;
    %load/vec4a v0x7ffff7ae3c20, 4;
    %assign/vec4 v0x7ffff7ae3a50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7ae3a50_0, 0;
T_8.1 ;
    %end;
    .scope S_0x7ffff7ae22b0;
t_10 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7ffff7ae06f0;
T_9 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_13, S_0x7ffff7ae0de0;
    %jmp t_12;
    .scope S_0x7ffff7ae0de0;
t_13 ;
    %load/vec4 v0x7ffff7ae17e0_0;
    %load/vec4 v0x7ffff7ae1fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7ffff7ae1960_0;
    %ix/getv 3, v0x7ffff7ae15c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff7ae1db0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7ffff7ae18a0_0;
    %load/vec4 v0x7ffff7ae20b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7ffff7ae1ae0_0;
    %ix/getv 3, v0x7ffff7ae1680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ffff7ae1db0, 0, 4;
T_9.2 ;
T_9.1 ;
    %end;
    .scope S_0x7ffff7ae06f0;
t_12 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ffff7ae06f0;
T_10 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_15, S_0x7ffff7ae0a20;
    %jmp t_14;
    .scope S_0x7ffff7ae0a20;
t_15 ;
    %load/vec4 v0x7ffff7ae17e0_0;
    %load/vec4 v0x7ffff7ae1fe0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffff7ae1e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x7ffff7ae15c0_0;
    %load/vec4a v0x7ffff7ae1db0, 4;
    %assign/vec4 v0x7ffff7ae1a20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7ae1a20_0, 0;
T_10.1 ;
    %end;
    .scope S_0x7ffff7ae06f0;
t_14 %join;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ffff7ae06f0;
T_11 ;
    %wait E_0x7ffff7a2ebe0;
    %fork t_17, S_0x7ffff7ae0bf0;
    %jmp t_16;
    .scope S_0x7ffff7ae0bf0;
t_17 ;
    %load/vec4 v0x7ffff7ae18a0_0;
    %load/vec4 v0x7ffff7ae20b0_0;
    %nor/r;
    %and;
    %load/vec4 v0x7ffff7ae1f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x7ffff7ae1680_0;
    %load/vec4a v0x7ffff7ae1db0, 4;
    %assign/vec4 v0x7ffff7ae1bc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7ae1bc0_0, 0;
T_11.1 ;
    %end;
    .scope S_0x7ffff7ae06f0;
t_16 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7ffff7addef0;
T_12 ;
    %wait E_0x7ffff7ac04d0;
    %load/vec4 v0x7ffff7adfe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ffff7ae0150_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7ae01f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7adfb30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adeb60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7ae0290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7adfbf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adec40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adf0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7ae0330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7adfcb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adf190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adf430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adf270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adf350_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adf510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adf970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adf6d0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x7ffff7adf5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adf7b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ffff7ae0080_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffff7adffb0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7ffff7adfa50_0;
    %assign/vec4 v0x7ffff7ae0150_0, 0;
    %load/vec4 v0x7ffff7adeb60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffff7adeb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7ae0290_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ffff7addef0;
T_13 ;
    %wait E_0x7ffff7a2ebe0;
    %load/vec4 v0x7ffff7adfa50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v0x7ffff7ae0080_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffff7adffb0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
    %load/vec4 v0x7ffff7adfee0_0;
    %pad/u 16;
    %addi 4, 0, 16;
    %assign/vec4 v0x7ffff7adf350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7adfb30_0, 0;
T_13.8 ;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v0x7ffff7adf190_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0x7ffff7adf190_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v0x7ffff7adf190_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0x7ffff7adf350_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0x7ffff7adf190_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_13.16, 4;
    %load/vec4 v0x7ffff7adf350_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffff7adf890_0, 0;
    %load/vec4 v0x7ffff7adfee0_0;
    %pad/u 16;
    %assign/vec4 v0x7ffff7adf7b0_0, 0;
T_13.16 ;
T_13.15 ;
T_13.13 ;
T_13.11 ;
    %load/vec4 v0x7ffff7adf190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffff7adf190_0, 0;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_13.18, 4;
    %load/vec4 v0x7ffff7adf510_0;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
T_13.18 ;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_13.20, 4;
    %load/vec4 v0x7ffff7ae0080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.22, 4;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
T_13.22 ;
    %load/vec4 v0x7ffff7adffb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.24, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
    %jmp T_13.25;
T_13.24 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
T_13.25 ;
T_13.20 ;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_13.26, 4;
    %load/vec4 v0x7ffff7adf6d0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
T_13.26 ;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_13.28, 4;
    %load/vec4 v0x7ffff7adf6d0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
T_13.28 ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x7ffff7adf890_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/u 10, 0, 8;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.30, 8;
    %load/vec4 v0x7ffff7adf5f0_0;
    %parti/s 8, 40, 7;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
T_13.30 ;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/e 10, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_13.32, 4;
    %load/vec4 v0x7ffff7adf7b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
T_13.32 ;
    %load/vec4 v0x7ffff7adf890_0;
    %cmpi/e 11, 0, 8;
    %jmp/0xz  T_13.34, 4;
    %load/vec4 v0x7ffff7adffb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.36, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffff7adea80_0, 0;
    %jmp T_13.37;
T_13.36 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
T_13.37 ;
T_13.34 ;
    %load/vec4 v0x7ffff7adf890_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7ffff7adf890_0, 0;
    %jmp T_13.7;
T_13.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ffff7adf7b0_0;
    %cmp/u;
    %jmp/0xz  T_13.38, 5;
    %load/vec4 v0x7ffff7adf7b0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7ffff7adf7b0_0, 0;
    %load/vec4 v0x7ffff7adeb60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffff7adeb60_0, 0;
    %load/vec4 v0x7ffff7adea80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7ffff7adea80_0, 0;
    %load/vec4 v0x7ffff7adeef0_0;
    %assign/vec4 v0x7ffff7adefd0_0, 0;
    %jmp T_13.39;
T_13.38 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
T_13.39 ;
    %jmp T_13.7;
T_13.4 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7ffff7adfa50_0, 0;
    %jmp T_13.7;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7adee00_0, 0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ffff7a84120;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff7ae6870_0, 0, 1;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v0x7ffff7ae6870_0;
    %inv;
    %store/vec4 v0x7ffff7ae6870_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x7ffff7a84120;
T_15 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff7ae86e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ffff7ae67d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff7ae93c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff7ae7690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff7ae7860_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 2 210 "$display", " tb: state 0" {0 0 0};
    %vpi_func 2 211 "$fopen" 32, "../gen_pcap/remote_memory_access.pcap", "rb" {0 0 0};
    %store/vec4 v0x7ffff7ae74d0_0, 0, 32;
    %load/vec4 v0x7ffff7ae74d0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call/w 2 213 "$display", " tb: pcap file was opened" {0 0 0};
    %vpi_func 2 214 "$fopen" 32, "cp_ecpri.pcap", "wb" {0 0 0};
    %store/vec4 v0x7ffff7ae75b0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %vpi_func 2 216 "$ferror" 32, v0x7ffff7ae74d0_0, v0x7ffff7ae7310_0 {0 0 0};
    %store/vec4 v0x7ffff7ae73f0_0, 0, 32;
    %vpi_call/w 2 217 "$display", " tb: pcap file could not be opened %s", v0x7ffff7ae7310_0 {0 0 0};
    %vpi_call/w 2 218 "$finish" {0 0 0};
T_15.1 ;
    %vpi_func 2 220 "$fread" 32, v0x7ffff7ae8d60, v0x7ffff7ae74d0_0 {0 0 0};
    %store/vec4 v0x7ffff7ae7250_0, 0, 32;
    %vpi_call/w 2 221 "$fclose", v0x7ffff7ae74d0_0 {0 0 0};
    %vpi_call/w 2 222 "$display", " tb: File closed" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 2 225 "$display", " tb: state 1" {0 0 0};
    %pushi/vec4 192, 0, 32;
    %store/vec4 v0x7ffff7ae82b0_0, 0, 32;
    %pushi/vec4 128, 0, 32;
    %store/vec4 v0x7ffff7ae8510_0, 0, 32;
    %load/vec4 v0x7ffff7ae82b0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 2 228 "$display", "Size of pcap global header = %d %d", v0x7ffff7ae82b0_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7ffff7ae8510_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %vpi_call/w 2 229 "$display", "Size of per packet header = %d %d", v0x7ffff7ae8510_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x7ffff7ae82b0_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %load/vec4 v0x7ffff7ae8510_0;
    %pushi/vec4 8, 0, 32;
    %div/s;
    %add;
    %store/vec4 v0x7ffff7ae8370_0, 0, 32;
    %vpi_call/w 2 232 "$display", "tb: payload offet = %d", v0x7ffff7ae8370_0 {0 0 0};
    %vpi_func 2 234 "$fopen" 32, "../gen_pcap/ecpri.pcap", "rb" {0 0 0};
    %store/vec4 v0x7ffff7ae74d0_0, 0, 32;
    %vpi_func 2 235 "$fread" 32, v0x7ffff7ae8210, v0x7ffff7ae74d0_0 {0 0 0};
    %store/vec4 v0x7ffff7ae88e0_0, 0, 32;
    %vpi_call/w 2 236 "$display", " tb: file hdr bits len =%d", v0x7ffff7ae88e0_0 {0 0 0};
    %vpi_func 2 238 "$fread" 32, v0x7ffff7ae8450, v0x7ffff7ae74d0_0 {0 0 0};
    %store/vec4 v0x7ffff7ae88e0_0, 0, 32;
    %vpi_call/w 2 239 "$display", " tb: pkt hdr bits len =%d", v0x7ffff7ae88e0_0 {0 0 0};
    %vpi_call/w 2 241 "$fclose", v0x7ffff7ae74d0_0 {0 0 0};
    %vpi_call/w 2 243 "$display", " tb: magic =%h", &A<v0x7ffff7ae8210, 0> {0 0 0};
    %vpi_call/w 2 244 "$display", " tb: snaplen =%h", &A<v0x7ffff7ae8210, 4> {0 0 0};
    %vpi_call/w 2 245 "$display", " tb: linktype =%h", &A<v0x7ffff7ae8210, 5> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ffff7ae8450, 4;
    %store/vec4 v0x7ffff7ae8c80_0, 0, 32;
    %load/vec4 v0x7ffff7ae8c80_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x7ffff7ae8170_0, 0, 32;
    %load/vec4 v0x7ffff7ae8370_0;
    %load/vec4 v0x7ffff7ae8170_0;
    %add;
    %store/vec4 v0x7ffff7ae8c80_0, 0, 32;
    %vpi_call/w 2 252 "$display", " tb: pcap_payload_len = %h", v0x7ffff7ae8170_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 2 255 "$display", " tb: state 2" {0 0 0};
    %load/vec4 v0x7ffff7ae8370_0;
    %store/vec4 v0x7ffff7ae7690_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x7ffff7ae7690_0;
    %load/vec4 v0x7ffff7ae8c80_0;
    %cmp/u;
    %jmp/0xz T_15.3, 5;
    %wait E_0x7ffff7a2ebe0;
    %load/vec4 v0x7ffff7ae7860_0;
    %pad/u 16;
    %store/vec4 v0x7ffff7ae67d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff7ae93c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff7ae69b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff7ae80d0_0, 0, 1;
    %ix/getv 4, v0x7ffff7ae7690_0;
    %load/vec4a v0x7ffff7ae8d60, 4;
    %store/vec4 v0x7ffff7ae8ba0_0, 0, 8;
    %load/vec4 v0x7ffff7ae7860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff7ae7860_0, 0, 32;
    %load/vec4 v0x7ffff7ae7690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff7ae7690_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %delay 100000, 0;
    %vpi_call/w 2 276 "$display", " tb: state 4" {0 0 0};
    %wait E_0x7ffff7a2ebe0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff7ae86e0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 2 280 "$display", " tb: state 5" {0 0 0};
    %wait E_0x7ffff7a2ebe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff7ae86e0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 2 284 "$display", " tb: state 6" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff7ae7690_0, 0, 32;
T_15.4 ;
    %load/vec4 v0x7ffff7ae7690_0;
    %load/vec4 v0x7ffff7ae8170_0;
    %cmp/u;
    %jmp/0xz T_15.5, 5;
    %wait E_0x7ffff7a2ebe0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7ae85f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ffff7ae6a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7ae69b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffff7ae80d0_0, 0;
    %load/vec4 v0x7ffff7ae7690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff7ae7690_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %vpi_call/w 2 289 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7ffff7a84120;
T_16 ;
    %vpi_call/w 2 294 "$dumpfile", "ecpri.vcd" {0 0 0};
    %vpi_call/w 2 296 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff7a84120 {0 0 0};
    %vpi_call/w 2 297 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff7ae4100 {0 0 0};
    %vpi_call/w 2 298 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff7ab4590 {0 0 0};
    %vpi_call/w 2 299 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffff7ae22b0 {0 0 0};
    %vpi_call/w 2 301 "$monitor", "data_1 = %h address_1 = %h data_1_out = %h", v0x7ffff7ae5810_0, v0x7ffff7ae5340_0, v0x7ffff7ae58d0_0 {0 0 0};
    %vpi_call/w 2 302 "$monitor", "we_1 = %h oe_1 = %h addr_1 = %h data_1 = %h inp_d = %h state = %d nextstate =%d", v0x7ffff7adda70_0, v0x7ffff7add290_0, v0x7ffff7a97690_0, v0x7ffff7ac11b0_0, v0x7ffff7adc9f0_0, v0x7ffff7add8d0_0, v0x7ffff7add0f0_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ecpri_tb.v";
    "ecpri_rx.v";
    "ecpri_tx.v";
    "ram_dual_port.v";
