0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/mini_testbench.sv,1728214762,systemVerilog,,,,mini_testbench,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/reg_file.sv,1728212066,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_2_1.sv,,reg_file,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/control.sv,1728200168,systemVerilog,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/cpu.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/cpu_to_io.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/hex_driver.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/instantiate_ram.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/load_reg.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/memory.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/slc3.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/sync.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/test_memory.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.srcs/sim_1/new/testbench.sv,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/load_reg.sv,,control,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/cpu.sv,1728200484,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/cpu_to_io.sv,1707849538,systemVerilog,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/mini_testbench.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/reg_file.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/hex_driver.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/instantiate_ram.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/memory.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_2_1.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_bus.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/nzp_reg.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/processor_top.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/sext.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/slc3.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/sync.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/test_memory.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.srcs/sim_1/new/testbench.sv;C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.srcs/sources_1/new/alu.sv,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/hex_driver.sv,,$unit_cpu_to_io_sv_163086933;cpu_to_io,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/hex_driver.sv,1706613854,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/types.sv,,hex_driver,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/instantiate_ram.sv,1707849518,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/memory.sv,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/load_reg.sv,1707616724,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_4_1.sv,,load_reg,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/memory.sv,1707960666,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/slc3.sv,,memory,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_2_1.sv,1728209016,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.srcs/sources_1/new/alu.sv,,mux_2_1,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_4_1.sv,1727950911,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/cpu.sv,,mux_4_1,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_bus.sv,1727951096,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/reg_file.sv,,mux_bus,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/nzp_reg.sv,1728212506,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/sext.sv,,nzp_reg,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/processor_top.sv,1708131678,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/test_memory.sv,,processor_top,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/sext.sv,1728214448,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.srcs/sim_1/new/testbench.sv,,sext,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/slc3.sv,1708131200,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/sync.sv,1706859330,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/processor_top.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/test_memory.sv,1707846526,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/mux_bus.sv,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/types.sv,1727947870,systemVerilog,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/cpu_to_io.sv,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/instantiate_ram.sv,,SLC3_TYPES,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1727910614,verilog,,,,blk_mem_gen_0,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.srcs/sim_1/new/testbench.sv,1728195961,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/mini_testbench.sv,,processor_top_testbench,,uvm,,,,,,
C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab_5_1/lab_5_1.srcs/sources_1/new/alu.sv,1728210072,systemVerilog,,C:/Users/Shane/Documents/Classes/ECE_385/Lab_5/lab5_provided_fa24/srcs/nzp_reg.sv,,alu,,uvm,,,,,,
