<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Memory_Stage/TB_MemoryStage_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="tb_memorystage" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="15" />
   <wvobject fp_name="/tb_memorystage/me_data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">me_data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">me_data_in[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">me_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">me_address[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_clk</obj_property>
      <obj_property name="ObjectShortName">me_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_rst</obj_property>
      <obj_property name="ObjectShortName">me_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_enable</obj_property>
      <obj_property name="ObjectShortName">me_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_rd_wr" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_rd_wr</obj_property>
      <obj_property name="ObjectShortName">me_rd_wr</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_data_from_mem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">me_data_from_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">me_data_from_mem[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_data_to_mem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">me_data_to_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">me_data_to_mem[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_address_to_mem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">me_address_to_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">me_address_to_mem[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_rst_to_mem" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_rst_to_mem</obj_property>
      <obj_property name="ObjectShortName">me_rst_to_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_enable_to_mem" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_enable_to_mem</obj_property>
      <obj_property name="ObjectShortName">me_enable_to_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_rd_wr_to_mem" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_rd_wr_to_mem</obj_property>
      <obj_property name="ObjectShortName">me_rd_wr_to_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_data_rd_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">me_data_rd_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">me_data_rd_out[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_data_wr_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">me_data_wr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">me_data_wr_out[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_memorystage/me_rd_wr_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">me_rd_wr_out</obj_property>
      <obj_property name="ObjectShortName">me_rd_wr_out</obj_property>
   </wvobject>
</wave_config>
