Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Aug 29 21:53:42 2016
| Host         : avalon running 64-bit Ubuntu 16.04 LTS
| Command      : report_control_sets -verbose -file starter_control_sets_placed.rpt
| Design       : starter
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------------+------------------+----------------+
|  COUNTER/out[0]    | sig_en_IBUF   | TIMER/sig_start1_out   |                1 |              1 |
|  COUNTER/out[0]    | sig_en_IBUF   | TIMER/sig_end0_out     |                1 |              1 |
|  COUNTER/out[0]    |               |                        |                1 |              3 |
|  COUNTER/out[0]    | sig_en_IBUF   | TIMER/count[5]_i_1_n_0 |                1 |              5 |
|  clk_src_IBUF_BUFG |               |                        |                8 |             32 |
+--------------------+---------------+------------------------+------------------+----------------+


