{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765180933821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765180933826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 16:02:13 2025 " "Processing started: Mon Dec 08 16:02:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765180933826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765180933826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IRIS_PRJ_V1 -c IRIS_PRJ_V1 " "Command: quartus_sta IRIS_PRJ_V1 -c IRIS_PRJ_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765180933827 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765180933885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765180934319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765180934320 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1765180934350 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1765180934350 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1765180935373 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1765180935373 ""}
{ "Info" "ISTA_SDC_FOUND" "../../SDC/IRIS_TIMING_V1.sdc " "Reading SDC File: '../../SDC/IRIS_TIMING_V1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765180935509 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765180935510 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1765180935518 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.sdc " "Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/cpu_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765180935522 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/github/adamshiau_fpga/intel_ip/iris/prj/iris_prj_v1/db/ip/cpu/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1765180935546 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCZ\[19\] i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCZ\[19\] is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180935715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180935715 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN3\[23\] i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN3\[23\] is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180935715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180935715 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_3\[7\] i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_3\[7\] is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180935715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180935715 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180935715 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180935715 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180935716 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180935716 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180935716 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180935716 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|clk_2x"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765180935962 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1765180935968 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1765180935988 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765180936417 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765180936417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.951 " "Worst-case setup slack is -0.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.951             -11.128 CLOCK_DAC  " "   -0.951             -11.128 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 CPU_CLK  " "    0.994               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 CLOCK_ADC  " "    1.425               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.031               0.000 altera_reserved_tck  " "   46.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180936419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CPU_CLK  " "    0.360               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 CLOCK_DAC  " "    0.414               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 altera_reserved_tck  " "    0.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 CLOCK_ADC  " "    0.461               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180936518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.541 " "Worst-case recovery slack is 5.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.541               0.000 CPU_CLK  " "    5.541               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.186               0.000 altera_reserved_tck  " "   48.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180936533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.197 " "Worst-case removal slack is 1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197               0.000 altera_reserved_tck  " "    1.197               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 CPU_CLK  " "    2.768               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180936547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.706 " "Worst-case minimum pulse width slack is 4.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.706               0.000 CLOCK_DAC  " "    4.706               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.708               0.000 CPU_CLK  " "    4.708               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.713               0.000 CLOCK_ADC  " "    4.713               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.794               0.000 CLOCK_100M  " "    4.794               0.000 CLOCK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.561               0.000 altera_reserved_tck  " "   49.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180936555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180936555 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.046 ns " "Worst Case Available Settling Time: 17.046 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180937078 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765180937078 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1765180937087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765180937146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765180939342 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCZ\[19\] i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCZ\[19\] is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180940259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180940259 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN3\[23\] i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN3\[23\] is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180940259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180940259 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_3\[7\] i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_3\[7\] is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180940259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180940259 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180940259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180940259 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180940259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180940259 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180940259 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180940259 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|clk_2x"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765180940285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.474 " "Worst-case setup slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 CLOCK_DAC  " "    0.474               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.965               0.000 CPU_CLK  " "    1.965               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.548               0.000 CLOCK_ADC  " "    2.548               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.631               0.000 altera_reserved_tck  " "   46.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180940564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CLOCK_DAC  " "    0.342               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 CPU_CLK  " "    0.342               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 altera_reserved_tck  " "    0.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_ADC  " "    0.403               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180940656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.086 " "Worst-case recovery slack is 6.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.086               0.000 CPU_CLK  " "    6.086               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.588               0.000 altera_reserved_tck  " "   48.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180940674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.061 " "Worst-case removal slack is 1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.061               0.000 altera_reserved_tck  " "    1.061               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.378               0.000 CPU_CLK  " "    2.378               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180940694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.678 " "Worst-case minimum pulse width slack is 4.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.678               0.000 CLOCK_DAC  " "    4.678               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.680               0.000 CPU_CLK  " "    4.680               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.681               0.000 CLOCK_ADC  " "    4.681               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.785               0.000 CLOCK_100M  " "    4.785               0.000 CLOCK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.457               0.000 altera_reserved_tck  " "   49.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180940709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180940709 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.401 ns " "Worst Case Available Settling Time: 17.401 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180941231 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765180941231 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1765180941243 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCZ\[19\] i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|o_ACCZ\[19\] is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180941782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180941782 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN3\[23\] i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|o_AIN3\[23\] is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180941782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180941782 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_3\[7\] i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|o_rd_data_3\[7\] is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180941782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180941782 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Node: i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x " "Register i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|w_en2 is being clocked by i2c_controller_pullup_ADXL357:inst_i2c_adxl357\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180941782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180941782 "|IRIS1_TOP_V1|i2c_controller_pullup_ADXL357:inst_i2c_adxl357|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Node: i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x " "Register i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|w_en2 is being clocked by i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180941782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180941782 "|IRIS1_TOP_V1|i2c_controller_pullup_ADS122C04_SE_V2:inst_i2c_ADS122C04_temp|clk_2x"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Node: i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x " "Register i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|w_en2 is being clocked by i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom\|clk_2x" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1765180941782 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1765180941782 "|IRIS1_TOP_V1|i2c_controller_pullup_eeprom_V2:inst_i2c_eeprom|clk_2x"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765180941809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.192 " "Worst-case setup slack is 5.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180941907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180941907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.192               0.000 CLOCK_DAC  " "    5.192               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180941907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.594               0.000 CPU_CLK  " "    5.594               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180941907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.030               0.000 CLOCK_ADC  " "    6.030               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180941907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.510               0.000 altera_reserved_tck  " "   48.510               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180941907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180941907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 CPU_CLK  " "    0.141               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_DAC  " "    0.177               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 CLOCK_ADC  " "    0.194               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180942007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.814 " "Worst-case recovery slack is 7.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.814               0.000 CPU_CLK  " "    7.814               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180942040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.544 " "Worst-case removal slack is 0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 altera_reserved_tck  " "    0.544               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.353               0.000 CPU_CLK  " "    1.353               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180942065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.427 " "Worst-case minimum pulse width slack is 4.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.427               0.000 CLOCK_100M  " "    4.427               0.000 CLOCK_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.741               0.000 CLOCK_DAC  " "    4.741               0.000 CLOCK_DAC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.742               0.000 CPU_CLK  " "    4.742               0.000 CPU_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.782               0.000 CLOCK_ADC  " "    4.782               0.000 CLOCK_ADC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.304               0.000 altera_reserved_tck  " "   49.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765180942079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765180942079 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.125" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.642 ns " "Worst Case Available Settling Time: 18.642 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1765180942617 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765180942617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765180943044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765180943047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765180943310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 16:02:23 2025 " "Processing ended: Mon Dec 08 16:02:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765180943310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765180943310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765180943310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765180943310 ""}
