[options]
mode bmc
depth 48
wait on

[engines]
smtbmc

[script]
read_ilang top.il
prep


[file top.il]
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.delayer"
module \delayer
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 1 output 0 \ui__done
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 1 \ui__done$next
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 1 output 1 \ui__inactive
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 1 \ui__inactive$next
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 12 input 2 \ui__load
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire width 1 input 3 \rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire width 1 input 4 \clk
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire width 1 \_ui__done
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire width 1 \_ui__done$next
  process $group_0
    assign \ui__done$next \ui__done
    assign \ui__done$next \_ui__done
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ui__done$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire width 1 \_ui__inactive
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire width 1 \_ui__inactive$next
  process $group_1
    assign \ui__inactive$next \ui__inactive
    assign \ui__inactive$next \_ui__inactive
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ui__inactive$next 1'0
    end
  end
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire width 12 \_ui__load
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire width 12 \_ui__load$next
  process $group_2
    assign \_ui__load$next \_ui__load
    assign \_ui__load$next \ui__load
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \_ui__load$next 12'000000000000
    end
  end
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:142"
  wire width 12 \countdown
  attribute \src "test7_formal_verification_timer_restructured.py:142"
  wire width 12 \countdown$next
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  wire width 13 $1
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  wire width 13 $2
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A \countdown
    connect \B 1'1
    connect \Y $2
  end
  attribute \src "test7_formal_verification_timer_restructured.py:142"
  wire width 13 $4
  attribute \src "test7_formal_verification_timer_restructured.py:142"
  cell $pos $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A \countdown
    connect \Y $4
  end
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  wire width 13 $6
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  wire width 1 $7
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  cell $gt $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \B 1'0
    connect \Y $7
  end
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  cell $mux $9
    parameter \WIDTH 13
    connect \A $4
    connect \B $2
    connect \S $7
    connect \Y $6
  end
  connect $1 $6
  attribute \src "test7_formal_verification_timer_restructured.py:152"
  wire width 1 $10
  attribute \src "test7_formal_verification_timer_restructured.py:152"
  cell $ne $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ui__load
    connect \B 1'0
    connect \Y $10
  end
  process $group_3
    assign \countdown$next \countdown
    assign \countdown$next $1 [11:0]
    attribute \src "test7_formal_verification_timer_restructured.py:152"
    switch { $10 }
      attribute \src "test7_formal_verification_timer_restructured.py:152"
      case 1'1
        assign \countdown$next \_ui__load
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \countdown$next 12'000000000000
    end
  end
  attribute \src "test7_formal_verification_timer_restructured.py:147"
  wire width 1 $12
  attribute \src "test7_formal_verification_timer_restructured.py:147"
  cell $eq $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \B 1'1
    connect \Y $12
  end
  process $group_4
    assign \_ui__done$next \_ui__done
    assign \_ui__done$next $12
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \_ui__done$next 1'0
    end
  end
  attribute \src "test7_formal_verification_timer_restructured.py:148"
  wire width 1 $14
  attribute \src "test7_formal_verification_timer_restructured.py:148"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \B 1'0
    connect \Y $14
  end
  process $group_5
    assign \_ui__inactive$next \_ui__inactive
    assign \_ui__inactive$next $14
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \_ui__inactive$next 1'0
    end
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ui__done$next
    connect \Q \ui__done
  end
  cell $dff $17
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ui__inactive$next
    connect \Q \ui__inactive
  end
  cell $dff $18
    parameter \CLK_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \_ui__load$next
    connect \Q \_ui__load
  end
  cell $dff $19
    parameter \CLK_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \countdown$next
    connect \Q \countdown
  end
  cell $dff $20
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_ui__done$next
    connect \Q \_ui__done
  end
  cell $dff $21
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_ui__inactive$next
    connect \Q \_ui__inactive
  end
end
attribute \generator "Amaranth"
attribute \top 1
attribute \amaranth.hierarchy "top"
module \top
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 input 0 \_ui__tb_fanin_flags__in_start
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 input 1 \_ui__tb_fanin_flags__in_done
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 input 2 \ui__tb_fanout_flags__trigger
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 12 input 3 \ui__load
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire width 1 input 4 \rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire width 1 input 5 \clk
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 1 \delayer_ui__done
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 1 \delayer_ui__inactive
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 12 \delayer_ui__load
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 12 \delayer_ui__load$next
  cell \delayer \delayer
    connect \ui__done \delayer_ui__done
    connect \ui__inactive \delayer_ui__inactive
    connect \ui__load \delayer_ui__load
    connect \rst \rst
    connect \clk \clk
  end
  attribute \src "test7_formal_verification_timer_restructured.py:236"
  wire width 1 \init
  cell $initstate \U$$0
    connect \Y \init
  end
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__tb_fanin_flags__in_start
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__tb_fanin_flags__in_start$next
  process $group_0
    assign \ui__tb_fanin_flags__in_start$next \ui__tb_fanin_flags__in_start
    assign \ui__tb_fanin_flags__in_start$next \_ui__tb_fanin_flags__in_start
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ui__tb_fanin_flags__in_start$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__tb_fanin_flags__in_done
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__tb_fanin_flags__in_done$next
  process $group_1
    assign \ui__tb_fanin_flags__in_done$next \ui__tb_fanin_flags__in_done
    assign \ui__tb_fanin_flags__in_done$next \_ui__tb_fanin_flags__in_done
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ui__tb_fanin_flags__in_done$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 \_ui__tb_fanout_flags__trigger
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 \_ui__tb_fanout_flags__trigger$next
  process $group_2
    assign \_ui__tb_fanout_flags__trigger$next \_ui__tb_fanout_flags__trigger
    assign \_ui__tb_fanout_flags__trigger$next \ui__tb_fanout_flags__trigger
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \_ui__tb_fanout_flags__trigger$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__done
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__done$next
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 \_ui__done
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 \_ui__done$next
  process $group_3
    assign \ui__done$next \ui__done
    assign \ui__done$next \_ui__done
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ui__done$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__inactive
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 1 \ui__inactive$next
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 \_ui__inactive
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 1 \_ui__inactive$next
  process $group_4
    assign \ui__inactive$next \ui__inactive
    assign \ui__inactive$next \_ui__inactive
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ui__inactive$next 1'0
    end
  end
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 12 \_ui__load
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 12 \_ui__load$next
  attribute \init 2'00
  attribute \src "test7_formal_verification_timer_restructured.py:106"
  wire width 2 \delay_fsm_state
  attribute \src "test7_formal_verification_timer_restructured.py:106"
  wire width 2 \delay_fsm_state$next
  process $group_5
    assign \_ui__load$next \_ui__load
    assign \_ui__load$next \ui__load
    attribute \src "test7_formal_verification_timer_restructured.py:106"
    switch \delay_fsm_state
      attribute \src "test7_formal_verification_timer_restructured.py:107"
      attribute \amaranth.decoding "INIT/0"
      case 2'00
        assign \_ui__load$next 12'000000010000
      attribute \src "test7_formal_verification_timer_restructured.py:110"
      attribute \amaranth.decoding "LOADED/1"
      case 2'01
        assign \_ui__load$next 12'000000000000
      attribute \src "test7_formal_verification_timer_restructured.py:113"
      attribute \amaranth.decoding "DONE/2"
      case 2'10
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \_ui__load$next 12'000000000000
    end
  end
  process $group_6
    assign \_ui__done$next \_ui__done
    assign \_ui__done$next \delayer_ui__done
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \_ui__done$next 1'0
    end
  end
  process $group_7
    assign \_ui__inactive$next \_ui__inactive
    assign \_ui__inactive$next \delayer_ui__inactive
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \_ui__inactive$next 1'0
    end
  end
  process $group_8
    assign \delayer_ui__load$next \delayer_ui__load
    assign \delayer_ui__load$next \_ui__load
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \delayer_ui__load$next 12'000000000000
    end
  end
  process $group_9
    assign \delay_fsm_state$next \delay_fsm_state
    attribute \src "test7_formal_verification_timer_restructured.py:106"
    switch \delay_fsm_state
      attribute \src "test7_formal_verification_timer_restructured.py:107"
      attribute \amaranth.decoding "INIT/0"
      case 2'00
        assign \delay_fsm_state$next 2'01
      attribute \src "test7_formal_verification_timer_restructured.py:110"
      attribute \amaranth.decoding "LOADED/1"
      case 2'01
        assign \delay_fsm_state$next 2'10
      attribute \src "test7_formal_verification_timer_restructured.py:113"
      attribute \amaranth.decoding "DONE/2"
      case 2'10
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \delay_fsm_state$next 2'00
    end
  end
  attribute \src "test7_formal_verification_timer_restructured.py:231"
  wire width 1 \timer_done
  process $group_10
    assign \timer_done 1'0
    assign \timer_done \_ui__done
  end
  attribute \src "test7_formal_verification_timer_restructured.py:232"
  wire width 1 \timer_ought_to_finish
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:236"
  wire width 1 $sample$init$sync$24
  attribute \src "test7_formal_verification_timer_restructured.py:236"
  wire width 1 $sample$init$sync$24$next
  process $group_11
    assign \timer_ought_to_finish 1'0
    assign \timer_ought_to_finish $sample$init$sync$24
  end
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire width 1 $assert$en
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire width 1 $assert$en$next
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire width 1 $assert$check
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire width 1 $assert$check$next
  attribute \src "test7_formal_verification_timer_restructured.py:240"
  wire width 1 $1
  attribute \src "test7_formal_verification_timer_restructured.py:240"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $1
  end
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire width 1 $3
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \timer_done
    connect \B \timer_ought_to_finish
    connect \Y $3
  end
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  cell $assert $5
    connect \A $assert$check
    connect \EN $assert$en
  end
  process $group_12
    assign $assert$en$next $assert$en
    assign $assert$check$next $assert$check
    attribute \src "test7_formal_verification_timer_restructured.py:240"
    switch { $1 }
      attribute \src "test7_formal_verification_timer_restructured.py:240"
      case 1'1
        assign $assert$check$next $3
        assign $assert$en$next 1'1
    end
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$1$next
  process $group_14
    assign $sample$s$init$sync$1$next $sample$s$init$sync$1
    assign $sample$s$init$sync$1$next \init
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$2$next
  process $group_15
    assign $sample$s$init$sync$2$next $sample$s$init$sync$2
    assign $sample$s$init$sync$2$next $sample$s$init$sync$1
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$3$next
  process $group_16
    assign $sample$s$init$sync$3$next $sample$s$init$sync$3
    assign $sample$s$init$sync$3$next $sample$s$init$sync$2
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$4$next
  process $group_17
    assign $sample$s$init$sync$4$next $sample$s$init$sync$4
    assign $sample$s$init$sync$4$next $sample$s$init$sync$3
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$5$next
  process $group_18
    assign $sample$s$init$sync$5$next $sample$s$init$sync$5
    assign $sample$s$init$sync$5$next $sample$s$init$sync$4
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$6$next
  process $group_19
    assign $sample$s$init$sync$6$next $sample$s$init$sync$6
    assign $sample$s$init$sync$6$next $sample$s$init$sync$5
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$7$next
  process $group_20
    assign $sample$s$init$sync$7$next $sample$s$init$sync$7
    assign $sample$s$init$sync$7$next $sample$s$init$sync$6
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$8$next
  process $group_21
    assign $sample$s$init$sync$8$next $sample$s$init$sync$8
    assign $sample$s$init$sync$8$next $sample$s$init$sync$7
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$9$next
  process $group_22
    assign $sample$s$init$sync$9$next $sample$s$init$sync$9
    assign $sample$s$init$sync$9$next $sample$s$init$sync$8
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$10$next
  process $group_23
    assign $sample$s$init$sync$10$next $sample$s$init$sync$10
    assign $sample$s$init$sync$10$next $sample$s$init$sync$9
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$11$next
  process $group_24
    assign $sample$s$init$sync$11$next $sample$s$init$sync$11
    assign $sample$s$init$sync$11$next $sample$s$init$sync$10
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$12$next
  process $group_25
    assign $sample$s$init$sync$12$next $sample$s$init$sync$12
    assign $sample$s$init$sync$12$next $sample$s$init$sync$11
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$13
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$13$next
  process $group_26
    assign $sample$s$init$sync$13$next $sample$s$init$sync$13
    assign $sample$s$init$sync$13$next $sample$s$init$sync$12
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$14$next
  process $group_27
    assign $sample$s$init$sync$14$next $sample$s$init$sync$14
    assign $sample$s$init$sync$14$next $sample$s$init$sync$13
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$15
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$15$next
  process $group_28
    assign $sample$s$init$sync$15$next $sample$s$init$sync$15
    assign $sample$s$init$sync$15$next $sample$s$init$sync$14
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$16$next
  process $group_29
    assign $sample$s$init$sync$16$next $sample$s$init$sync$16
    assign $sample$s$init$sync$16$next $sample$s$init$sync$15
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$17
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$17$next
  process $group_30
    assign $sample$s$init$sync$17$next $sample$s$init$sync$17
    assign $sample$s$init$sync$17$next $sample$s$init$sync$16
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$18$next
  process $group_31
    assign $sample$s$init$sync$18$next $sample$s$init$sync$18
    assign $sample$s$init$sync$18$next $sample$s$init$sync$17
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$19
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$19$next
  process $group_32
    assign $sample$s$init$sync$19$next $sample$s$init$sync$19
    assign $sample$s$init$sync$19$next $sample$s$init$sync$18
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$20$next
  process $group_33
    assign $sample$s$init$sync$20$next $sample$s$init$sync$20
    assign $sample$s$init$sync$20$next $sample$s$init$sync$19
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$21$next
  process $group_34
    assign $sample$s$init$sync$21$next $sample$s$init$sync$21
    assign $sample$s$init$sync$21$next $sample$s$init$sync$20
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$22$next
  process $group_35
    assign $sample$s$init$sync$22$next $sample$s$init$sync$22
    assign $sample$s$init$sync$22$next $sample$s$init$sync$21
  end
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$23
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 1 $sample$s$init$sync$23$next
  process $group_36
    assign $sample$s$init$sync$23$next $sample$s$init$sync$23
    assign $sample$s$init$sync$23$next $sample$s$init$sync$22
  end
  process $group_37
    assign $sample$init$sync$24$next $sample$init$sync$24
    assign $sample$init$sync$24$next $sample$s$init$sync$23
  end
  cell $dff $6
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$1$next
    connect \Q $sample$s$init$sync$1
  end
  cell $dff $7
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$2$next
    connect \Q $sample$s$init$sync$2
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$3$next
    connect \Q $sample$s$init$sync$3
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$4$next
    connect \Q $sample$s$init$sync$4
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$5$next
    connect \Q $sample$s$init$sync$5
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$6$next
    connect \Q $sample$s$init$sync$6
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$7$next
    connect \Q $sample$s$init$sync$7
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$8$next
    connect \Q $sample$s$init$sync$8
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$9$next
    connect \Q $sample$s$init$sync$9
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$10$next
    connect \Q $sample$s$init$sync$10
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$11$next
    connect \Q $sample$s$init$sync$11
  end
  cell $dff $17
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$12$next
    connect \Q $sample$s$init$sync$12
  end
  cell $dff $18
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$13$next
    connect \Q $sample$s$init$sync$13
  end
  cell $dff $19
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$14$next
    connect \Q $sample$s$init$sync$14
  end
  cell $dff $20
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$15$next
    connect \Q $sample$s$init$sync$15
  end
  cell $dff $21
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$16$next
    connect \Q $sample$s$init$sync$16
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$17$next
    connect \Q $sample$s$init$sync$17
  end
  cell $dff $23
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$18$next
    connect \Q $sample$s$init$sync$18
  end
  cell $dff $24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$19$next
    connect \Q $sample$s$init$sync$19
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$20$next
    connect \Q $sample$s$init$sync$20
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$21$next
    connect \Q $sample$s$init$sync$21
  end
  cell $dff $27
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$22$next
    connect \Q $sample$s$init$sync$22
  end
  cell $dff $28
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$23$next
    connect \Q $sample$s$init$sync$23
  end
  cell $dff $29
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$init$sync$24$next
    connect \Q $sample$init$sync$24
  end
  cell $dff $30
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ui__tb_fanin_flags__in_start$next
    connect \Q \ui__tb_fanin_flags__in_start
  end
  cell $dff $31
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ui__tb_fanin_flags__in_done$next
    connect \Q \ui__tb_fanin_flags__in_done
  end
  cell $dff $32
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_ui__tb_fanout_flags__trigger$next
    connect \Q \_ui__tb_fanout_flags__trigger
  end
  cell $dff $33
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ui__done$next
    connect \Q \ui__done
  end
  cell $dff $34
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ui__inactive$next
    connect \Q \ui__inactive
  end
  cell $dff $35
    parameter \CLK_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \_ui__load$next
    connect \Q \_ui__load
  end
  cell $dff $36
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_ui__done$next
    connect \Q \_ui__done
  end
  cell $dff $37
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_ui__inactive$next
    connect \Q \_ui__inactive
  end
  cell $dff $38
    parameter \CLK_POLARITY 1
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \delayer_ui__load$next
    connect \Q \delayer_ui__load
  end
  cell $dff $39
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \delay_fsm_state$next
    connect \Q \delay_fsm_state
  end
  cell $dff $40
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $assert$en$next
    connect \Q $assert$en
  end
  cell $dff $41
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $assert$check$next
    connect \Q $assert$check
  end
end

