================================================================================ 
Commit: 630464194806a1adfa0978d0176e4cc6ffa21196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:20:47 2022 +0530 
-------------------------------------------------------------------------------- 
Updated doxygen

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 1107cd080975a045fa5286ee02e42861977f6473 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Updating BIOS Label to 3023_00

Hsd-es-id: N/A
Original commit date: Wed Jan 5 14:29:57 2022 +0530
Change-Id: I0a293fcd53d417bbf428cc64d32cf095a8d42c98
Original commit hash: 060b061f7972b021ae5667e03a03f170b1475436

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1edb2f1247ed2e476d6414c5c5c3a92b9ed67fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:26 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Updated the comment with proper info.

Corrected the comment from "// 0.75V@Bypass-0.75V@Bypass-1.05V@Internal"
to "// 0.78V@Bypass-0.78V@Bypass-1.05V@Internal".

Hsd-es-id: 16015486466
Original commit date: Tue Jan 4 16:57:44 2022 +0530
Change-Id: Ib63b185c0838a246c7afe69e8964c91e68906022
Original commit hash: 3baf8270aebd46b97335d1a807a17f807adb6690

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: a4456c21f9cb83e30048b2499782dd7cf26fc5a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL-S Cx

Updated the Ucode 0x0000001a of Cx

Hsd-es-id: N/A
Original commit date: Tue Jan 4 18:22:24 2022 +0800
Change-Id: Ibe07744b3f87ba61bc61a8808831a35b92ed880f
Original commit hash: b4c15dad974ad457f63424d7c53e64bb756609d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b484e386bbcc9ed7910b0c13c29f31f514aceccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000315

Hsd-es-id: N/A
Original commit date: Mon Jan 3 17:14:30 2022 +0530
Change-Id: I7ff63b936f27523c3c17316445cbae60cd47788d
Original commit hash: 6d1b669360e9c4d457ed515e26094048772612ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 041137d0cf7da2f5019a7e537ac3b1f5a91aa128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:18 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1046

Hsd-es-id: N/A
Original commit date: Mon Jan 3 15:23:25 2022 +0530
Change-Id: I33819c903a7080e39a0aaa3d83b0e27e4406517d
Original commit hash: d6be041eec801ee06d42914491f704deb607d8ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 92e1110143265d109180b14ae061910662f1ea5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add ADL-P and RPL-P to USB Secure (AKA VTIO) Biometric FRs

Hsd-es-id: 16015477884
Original commit date: Mon Dec 27 18:19:37 2021 +0530
Change-Id: I8bf877afb86f662e2d5368a1dee4356ab967cad2
Original commit hash: 19244e192646791da3073cbd5e65f9f8c9d3fac9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXhci.asl

================================================================================ 
Commit: 584f25068e43fb26ff7c1719b9c8168971e02ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:12 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][GPIO] ADL-P GPIOs for DMIC Pin Mux need to be updated

Change : Corrected typo mistake.
         1. Renamed GPIO_VER2_LP_MUXING_DMIC0_CLKB_GPP_R5 -> GPIO_VER2_LP_MUXING_DMIC0_DATA_GPP_R5
         2. Renamed GPIO_VER2_LP_MUXING_DMIC1_CLKB_GPP_R7 -> GPIO_VER2_LP_MUXING_DMIC1_DATA_GPP_R7

Hsd-es-id: 15010510057
Original commit date: Wed Dec 29 15:33:51 2021 +0530
Change-Id: I8ce8e1e77c9a52157a58866778135defd18b4f39
Original commit hash: 7a920f51322e9494b21a04e93fc528186e7968ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: ebf009c1ed0a84b7b161162830c50da4a86089c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:10 2022 +0530 
-------------------------------------------------------------------------------- 
Alderlake S and P HG not available via DXDIAG - Part2

Hsd-es-id: 14015766862
Original commit date: Thu Dec 30 00:28:45 2021 +0530
Change-Id: I402b342702b5053aa683552e078968d3af031c20
Original commit hash: 56317783918574ed892140de3b47af670f288551

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: ec5efec4917a0c3c45703e339dd2af4d77ff78f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000415

Hsd-es-id: N/A
Original commit date: Wed Dec 29 14:40:29 2021 +0530
Change-Id: Ic16f736d0c6e39a13ab7227a1a3325310e364990
Original commit hash: 9b19751d56de35ee7d4d5d295c176846ba350a54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 564af86cd98e63700b2236d3b6c62725897492cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:05 2022 +0530 
-------------------------------------------------------------------------------- 
Alderlake S and P HG not available via DXDIAG

Hsd-es-id: 14015766862
Original commit date: Sun Dec 12 14:08:04 2021 +0530
Change-Id: I96e981a1e3cd29bbd9a049e69c1eea59361582d1
Original commit hash: 86f130b933c77f307222ac14c8f76e70ebf0f814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: fe0455b9b2cd0ef84ebf1114802589e965169fce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] PCIe RP should be disabled for Non-TBT and Fixed DP connections of Type-C

Disable iTBT PCIE RP and DMA by default for non-TBT PCIE Ports.
Also Enable both "AuxOriOverrideSupport" and "AuxOriOverride" for
 boards which have Aux Ori Override support in Board by Default.
Enable only "AuxOriOverrideSupport" for board which can support
 Aux Ori Override after some board rework, not by default configuration.

Hsd-es-id: 15010409925
Original commit date: Mon Dec 27 11:58:07 2021 +0530
Change-Id: I62059adc4edb361e54c60cbde295e999c4c56908
Original commit hash: a81d782cbf55a09c084dceb6edd5b5d75c6c2cef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5f3320833f9f1d5eea979d56a93f2b6d71015ade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:17:00 2022 +0530 
-------------------------------------------------------------------------------- 
CpuPowerManagement: _PSS may be wrongly produced in SKU that supports ConfigTdp

Patch Configure tdp after initializing FVID Table

Hsd-es-id: 15010489684
Original commit date: Wed Dec 8 17:01:41 2021 +0800
Change-Id: If5f863ab391a0a49fe4ed89d60cc964f7889b1eb
Original commit hash: 140e262727e306ad600dffedfbf3445d1ef5fee8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: 095c96432552da9ccfa1e01bdcef99221da206e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PHAT Revision value incorrect

Modify PHAT ACPI table Revision value to 1

Hsd-es-id: 15010472220
Original commit date: Wed Dec 22 18:50:32 2021 +0800
Change-Id: I55208b2a6e5e6ae2f6b99116de891be4421e82f3
Original commit hash: aa1f5be42432cb1d2b366450b7ba40c9e5790e9f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: 4205b4ff86740800bfb57968059011ec42bb083b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Usb4CM implementation should not use runtime allocations for boot services code

All the drivers that use the CmUtilsLib library are DXE_DRIVER type, and only active in BootServices phase.
Replace the AllocateRuntimeZeroPool() to AllocateZeroPool(), so that memory is allocated from BootServices pool.

Hsd-es-id: 14015712988
Original commit date: Thu Dec 23 14:49:50 2021 +0800
Change-Id: I8176697ac7d62ea255bc5d4c8206f3b3d3a3ae64
Original commit hash: aef9e0efbf179060593edfa579545b5321232298

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.c

================================================================================ 
Commit: d1d2290a8210a21cd31c59324efc15ab9af3c63d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC] Removed unused code intend to override VR default settings when OC enabled

Hsd-es-id: 22014392686
Original commit date: Tue Dec 21 20:10:18 2021 -0800
Change-Id: I4a162d9da115a5d923cc8825406cfcdcf45cfd7a
Original commit hash: c741f6b90c35ed688bc83d87a02ea04eac724360

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 4872d2f364b762a0b9e0a6f92ff66b45c49fb5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M] Retimer capsule update using BIOS policy to check CM mode

Hsd-es-id: 15010457136
Original commit date: Mon Dec 20 16:23:57 2021 +0800
Change-Id: Ica10f4092dcc44510ede7aae3986c989cab17231
Original commit hash: 02fa051cd4f3a8e5805a51a798b01e5895164a31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf

================================================================================ 
Commit: afbb40b3d3121acb65ce35c37a5a3694271baf84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000314

Hsd-es-id: N/A
Original commit date: Mon Dec 20 16:44:57 2021 +0530
Change-Id: Ibcf472419371aec8a1afc80ddc6835822e8c64e0
Original commit hash: 90ef631d30aa1bc442ad4697405afc99256eeef7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ad32e2ea6e46a86d07c8cba490bb5dcfb908232f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:45 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig

Configured to measure the FSP UPD region in one record (PCR1) and
measure the FSP code without UPD in another record (PCR0).

Hsd-es-id: 22014300072, 22014300082
Original commit date: Fri Dec 17 15:57:57 2021 -0800
Change-Id: Icf60de4a1a863ffb70162ef818292e5cb0884d7b
Original commit hash: fc6297aced6bf55b049ca0bd5e9419555baaa288

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 5807343e67485531bb772d9bc6100f590a91bf49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] CPU frequency keep low after AC unplug then plug if disable Intel speed shift on QDF:QYY8

After a power status change notification, always return the maximum performance state P0 for available performance range in P0 - Pn.

Hsd-es-id: 16015392113
Original commit date: Fri Dec 17 16:02:27 2021 +0800
Change-Id: I8efa3b752657016603be9595130f65426bca6565
Original commit hash: 02541a0f0678af5b6048fa1a23d2cd5ceaec7aac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.asl

================================================================================ 
Commit: f47799b959d3e06cfe4e1ee213e02bb10a731c23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:40 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Coding fix in AcpiPlatform.c and SecureMemoryMapConfiguration.c

1. In AcpiPlatform.c, "MpContext->StatusFlag | PROCESSOR_ENABLED_BIT" is always true regardless of the values of its operands.
It should be "MpContext->StatusFlag & PROCESSOR_ENABLED_BIT".
2. In SecureMemoryMapConfiguration.c, GetIgdMsacOffset() returns register which length is 32 bits, so we should use PciSegmentRead32 (McD2BaseAddress + GetIgdMsacOffset())
,so that AND operation with (BIT20|BIT19|BIT18|BIT17|BIT16)in the following line can get expected result.
3. In PchSmbus.c, we should pass structure size instead pointer size to Length arg in ZeroMem()
4. In SaLateInitSmm.c, Dereferencing "SaConfigHob", which may be known as "NULL", add NULL pointer check function to detect

Hsd-es-id: 1509697465
Original commit date: Mon Dec 6 10:55:32 2021 +0800
Change-Id: I9970bfef86bebbd3429ab946e0bca3fa29218d8c
Original commit hash: 48584aa8841ce9e081ffceb1fcd9300c9bf3822b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: b3df21f2e02bbb96fcad801c589f71857949d3a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:37 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Dual MR DDR5 board can't boot up after flashing debug rom

Added terminator in GPIO Table.

Hsd-es-id: 15010445128
Original commit date: Fri Dec 17 17:58:04 2021 +0530
Change-Id: Iedb07d35189ff915178dca0d5450686f3f9dd40e
Original commit hash: 93edcac4d5997db74f7761cf334c1bebc1d60e15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h

================================================================================ 
Commit: 6439979f82b4481d98005d48e3a40221eede4264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:34 2022 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BIOS to modify flow to add support for devices not supporting CLK power management to achieve S0ix

Hsd-es-id: 22014271800
Original commit date: Thu Dec 2 03:43:55 2021 +0530
Change-Id: Ib2fefe00c64bba04703ef5d7fe25c3d71c4da46a
Original commit hash: 4dc4553f62ab70d66a8f9ee8237b0e787cb766d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: cead695b513d39b32ae7989116782413501799e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLSBGA 881] Enable EnergyEfficientTurbo by default

Hsd-es-id: 15010438994
Original commit date: Thu Dec 16 20:20:02 2021 +0800
Change-Id: Ie1066c2f6be528d1a9c28bfcc9e476d40b80a032
Original commit hash: 38f3e310cc268f7de6caf6338c1d8bca49641e46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 34dab33af8f719664e06d6f6099bf3a6223a3ca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P DDR5] BIOS Power meter Support For DDR5 SKU

corrected switch case, not to deviate from the expected flow.

Hsd-es-id: 16015322071
Original commit date: Thu Dec 16 15:11:13 2021 +0530
Change-Id: I1fb91f998cf5f170749f4b3587abe7f811023c52
Original commit hash: 21f740902ad346d5dc25a029a22b96d6e20dd50b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: d0290ffd69e4c61d63985216c5f825e89a1e2709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:23 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: ME CapsuleUpdate fail with eHAP mode

EnforceEDebugMode policy is not set after applying ME Capsule.
MeBiosPayloadHob is not available on eHAP platform. Therefore BIOS cannot identify ME SKU/FW type and uses default ME ESRT GUID.
Need to apply ME FMP capsule with default GUID on eHAP mode and detect the GUID to set EnforceEDebugMode accordingly.

Hsd-es-id: 18017649222
Original commit date: Thu Oct 14 11:23:31 2021 +0800
Change-Id: If11347bea995694e06a43ae05a2a2e3af83fdb04
Original commit hash: e6083549088228bae508c7284c482e6fefab6ffb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1114302683137fca9a2a64fe7a452baaf326d5e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:21 2022 +0530 
-------------------------------------------------------------------------------- 
Missing FspNvsHob2 when adopting FSP 2.3.

To create FspNvsHob2 and point to the data region of FspNvsHob so either one can be used by boot loader

Hsd-es-id: 15010346067
Original commit date: Fri Dec 3 17:42:11 2021 +0800
Change-Id: I77d4afed88bebc3734e5e10db1bd76dde8abe723
Original commit hash: e81617debeb5982d6d9124bab7bfad596c39c6cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf

================================================================================ 
Commit: ee2e00092ff266c9f4ecc1e0c8bc5d0523083354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:18 2022 +0530 
-------------------------------------------------------------------------------- 
ME/Setup: System got HeciSendwAck ERROR message:  ERROR: C2:V3008F05 I0 55E76644-78A5-4A82-A900-7126A5798892

Issue: The original design is to use a small buffer to retrieve SVN entry number and then locate enough buffer to retrieve all the SVN information.
       But this causes there are two error message logged in report status log.
Solution: Use the maximum number of SVN usage to allocate buffer to prevent BUFFER_TOO_SMALL.

Original commit date: Fri Dec 10 10:32:52 2021 +0800
Change-Id: I013050bf97e6fdb67fd719eb7dff6f12efd8475e
Original commit hash: 49298f3adc58044bb6d506dcd461b3692610d7fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: 6da324ce87aa27268629768f1eb06e9c647b4a1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS][R1] link training fail after S5 cycle

[Description]
1. Fixing ECAM RCR was not applied properly to TCSS xHCI caused BIOS WA
   for setting PEM_EN was malfunction

Hsd-es-id: 15010396781
Original commit date: Mon Dec 13 14:41:10 2021 +0800
Change-Id: I1acb87a051ac976915dbdc2b93dc95846500258f
Original commit hash: f5d30f711ee3e0cc4ed0940416979ebbfc483d6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 145ba253a2d4d2ce1464891fb4e71e80f035e042 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P DDR5] BIOS Power meter Support For DDR5 SKU

updated power meter device rail and sense resistor values for DDR5 RVP Board specific changes.

Hsd-es-id: 16015322071
Original commit date: Tue Nov 23 23:10:31 2021 +0530
Change-Id: I1e7f3e7a3140cf1d64a4d974d8d289f19696bca2
Original commit hash: 299587cd4ec4db984ef7b48c735215d40ac2b821

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: f0dea1142e705b397fa693e960d5ae1107ddd492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:10 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix reversed logic in FDO reporting function

SpiIsFlashDescriptorOverrideEnabled has reversed logic when reporting
whether jumper is set on platform or not. The logic behind the
register is that 0b means that Flash Descriptor Override is enabled and
1b means that it's disabled.

Original commit date: Tue Nov 30 12:14:58 2021 +0100
Change-Id: I4890ecd8d867a3e2303f861b8e189b694dac39e3
Original commit hash: e99c77eb351556bbcef4711e1214bc7db0503be3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c

================================================================================ 
Commit: a68dbf5544e98f3ea8f67371faf07d323cb254b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 11 16:16:07 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Define XDAT ASL method for PCH xDCI

XDAT method used by PCH xDCI which reports whether there's xDCI
connection couples xDCI directly to EC which for PCH is the agent
programming SPR register. Thanks to moving this function from C1S xDCI
scope to BoardPkg xDCI scope we can decouple that hard dependency on LPC
and EC design.

Hsd-es-id: 14015523481
Original commit date: Wed Dec 1 12:19:26 2021 +0100
Change-Id: I456fda309a91536402519b2602f80e1d63639257
Original commit hash: af2245ea1593da1fa352c9e2b7883abfc109c475

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
