[connectivity]
sp=blur4_1_opt_d32_accel_1.blur4_1_update_0_sm18_027_write_pipe0:DDR[0]
sp=blur4_1_opt_d32_accel_1.input_update_0_sm16_023_read_pipe0:DDR[1]
