// Seed: 2505652535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6 = -1'd0;
endmodule
module module_1 #(
    parameter id_3 = 32'd43
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  logic [id_3 : -1] id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_1,
      id_7
  );
  assign modCall_1.id_6 = 0;
endmodule
