{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721141504553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721141504558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 22:51:44 2024 " "Processing started: Tue Jul 16 22:51:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721141504558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141504558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off color_recognize_menu -c color_recognize_menu " "Command: quartus_map --read_settings_files=on --write_settings_files=off color_recognize_menu -c color_recognize_menu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141504559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721141504914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721141504914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/wifi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/wifi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 wifi_config " "Found entity 1: wifi_config" {  } { { "../../rtl/rtl_menu/wifi_config.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/wifi_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../rtl/rtl_menu/uart_tx.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../rtl/rtl_menu/uart_rx.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK_END ack_end esp8266_ctrl.v(18) " "Verilog HDL Declaration information at esp8266_ctrl.v(18): object \"ACK_END\" differs only in case from object \"ack_end\" in the same scope" {  } { { "../../rtl/rtl_menu/esp8266_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/esp8266_ctrl.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721141513603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/esp8266_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/esp8266_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 esp8266_ctrl " "Found entity 1: esp8266_ctrl" {  } { { "../../rtl/rtl_menu/esp8266_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/esp8266_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_select.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_select " "Found entity 1: ws2812_select" {  } { { "../../rtl/rtl_menu/ws2812_select.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513606 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_find.v(47) " "Verilog HDL Expression warning at ws2812_find.v(47): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721141513608 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_find.v(55) " "Verilog HDL Expression warning at ws2812_find.v(55): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721141513608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_find.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_find.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_find " "Found entity 1: ws2812_find" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513609 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_draw.v(33) " "Verilog HDL Expression warning at ws2812_draw.v(33): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721141513611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_draw.v(41) " "Verilog HDL Expression warning at ws2812_draw.v(41): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721141513611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_draw.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_draw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_draw " "Found entity 1: ws2812_draw" {  } { { "../../rtl/rtl_menu/ws2812_draw.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_draw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513611 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_data_cfg_ctrl.v(50) " "Verilog HDL Expression warning at ws2812_data_cfg_ctrl.v(50): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721141513613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 ws2812_data_cfg_ctrl.v(58) " "Verilog HDL Expression warning at ws2812_data_cfg_ctrl.v(58): truncated literal to match 6 bits" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1721141513613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_data_cfg_ctrl " "Found entity 1: ws2812_data_cfg_ctrl" {  } { { "../../rtl/rtl_menu/ws2812_data_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_data_cfg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/rgb_hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/rgb_hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_hsv " "Found entity 1: rgb_hsv" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HSVComparator.v(26) " "Verilog HDL information at HSVComparator.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721141513618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/hsvcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/hsvcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 HSVComparator " "Found entity 1: HSVComparator" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/beep_jingles.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/beep_jingles.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_jingles " "Found entity 1: beep_jingles" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/beep_bgm.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/beep_bgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_bgm " "Found entity 1: beep_bgm" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../rtl/rtl_menu/counter.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_top " "Found entity 1: ws2812_top" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/ws2812_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(21) " "Verilog HDL Declaration information at i2c_ctrl.v(21): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721141513633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_ADDR reg_addr i2c_ctrl.v(23) " "Verilog HDL Declaration information at i2c_ctrl.v(23): object \"REG_ADDR\" differs only in case from object \"reg_addr\" in the same scope" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721141513633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/fsm_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/fsm_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_KEY " "Found entity 1: FSM_KEY" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/color_recognize.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/color_recognize.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_recognize " "Found entity 1: color_recognize" {  } { { "../../rtl/rtl_menu/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/cls381_top_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_top_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_top_multi " "Found entity 1: cls381_top_multi" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/fpga/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/fpga/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cls381_cfg_ctrl " "Found entity 1: cls381_cfg_ctrl" {  } { { "../../rtl/rtl_menu/cls381_cfg_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_cfg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141513641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_g rgb_hsv.v(25) " "Verilog HDL Implicit Net warning at rgb_hsv.v(25): created implicit net for \"r_g\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_b rgb_hsv.v(26) " "Verilog HDL Implicit Net warning at rgb_hsv.v(26): created implicit net for \"r_b\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g_b rgb_hsv.v(27) " "Verilog HDL Implicit Net warning at rgb_hsv.v(27): created implicit net for \"g_b\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513641 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "esp8266_ctrl esp8266_ctrl.v(31) " "Verilog HDL Parameter Declaration warning at esp8266_ctrl.v(31): Parameter Declaration in module \"esp8266_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/esp8266_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/esp8266_ctrl.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721141513642 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "esp8266_ctrl esp8266_ctrl.v(32) " "Verilog HDL Parameter Declaration warning at esp8266_ctrl.v(32): Parameter Declaration in module \"esp8266_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/esp8266_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/esp8266_ctrl.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721141513643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep_jingles beep_Jingles.v(25) " "Verilog HDL Parameter Declaration warning at beep_Jingles.v(25): Parameter Declaration in module \"beep_jingles\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721141513652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "beep_bgm beep_bgm.v(54) " "Verilog HDL Parameter Declaration warning at beep_bgm.v(54): Parameter Declaration in module \"beep_bgm\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721141513653 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_KEY FSM_KEY.v(21) " "Verilog HDL Parameter Declaration warning at FSM_KEY.v(21): Parameter Declaration in module \"FSM_KEY\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1721141513654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "color_recognize " "Elaborating entity \"color_recognize\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721141513698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_top ws2812_top:ws2812_top_inst " "Elaborating entity \"ws2812_top\" for hierarchy \"ws2812_top:ws2812_top_inst\"" {  } { { "../../rtl/rtl_menu/color_recognize.v" "ws2812_top_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513703 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ws2812_start_draw ws2812_top.v(19) " "Verilog HDL warning at ws2812_top.v(19): object ws2812_start_draw used but never assigned" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cfg_num_draw ws2812_top.v(20) " "Verilog HDL warning at ws2812_top.v(20): object cfg_num_draw used but never assigned" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cfg_data_draw ws2812_top.v(21) " "Verilog HDL warning at ws2812_top.v(21): object cfg_data_draw used but never assigned" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_draw ws2812_top.v(37) " "Verilog HDL or VHDL warning at ws2812_top.v(37): object \"key_draw\" assigned a value but never read" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cfg_num_draw 0 ws2812_top.v(20) " "Net \"cfg_num_draw\" at ws2812_top.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cfg_data_draw 0 ws2812_top.v(21) " "Net \"cfg_data_draw\" at ws2812_top.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ws2812_start_draw 0 ws2812_top.v(19) " "Net \"ws2812_start_draw\" at ws2812_top.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pwm ws2812_top.v(12) " "Output port \"pwm\" at ws2812_top.v(12) has no driver" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721141513705 "|color_recognize|ws2812_top:ws2812_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_select ws2812_top:ws2812_top_inst\|ws2812_select:ws2812_cfg_ctrl_select_inst " "Elaborating entity \"ws2812_select\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_select:ws2812_cfg_ctrl_select_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_cfg_ctrl_select_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513706 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_select.v(32) " "Verilog HDL Case Statement information at ws2812_select.v(32): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_select.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_select.v" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721141513711 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_select:ws2812_cfg_ctrl_select_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_ctrl ws2812_top:ws2812_top_inst\|ws2812_ctrl:ws2812_ctrl_inst " "Elaborating entity \"ws2812_ctrl\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_ctrl:ws2812_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ws2812_ctrl.v(112) " "Verilog HDL assignment warning at ws2812_ctrl.v(112): truncated value with size 6 to match size of target (5)" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513713 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 ws2812_ctrl.v(141) " "Verilog HDL assignment warning at ws2812_ctrl.v(141): truncated value with size 6 to match size of target (5)" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513713 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_ctrl.v(85) " "Verilog HDL Case Statement information at ws2812_ctrl.v(85): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_ctrl.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721141513715 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_ctrl:ws2812_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ws2812_top:ws2812_top_inst\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"ws2812_top:ws2812_top_inst\|counter:counter_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "counter_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ws2812_find ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst " "Elaborating entity \"ws2812_find\" for hierarchy \"ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "ws2812_cfg_ctrl_find_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513718 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ws2812_find.v(44) " "Verilog HDL Case Statement information at ws2812_find.v(44): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ws2812_find.v(153) " "Verilog HDL or VHDL warning at the ws2812_find.v(153): index expression is not wide enough to address all of the elements in the array" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 153 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ws2812_find.v(154) " "Verilog HDL or VHDL warning at the ws2812_find.v(154): index expression is not wide enough to address all of the elements in the array" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 154 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ws2812_find.v(155) " "Verilog HDL or VHDL warning at the ws2812_find.v(155): index expression is not wide enough to address all of the elements in the array" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 155 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "point ws2812_find.v(17) " "Output port \"point\" at ws2812_find.v(17) has no driver" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[63\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[63\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[62\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[62\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[61\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[61\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[60\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[60\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[59\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[59\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[58\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[58\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[57\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[57\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[56\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[56\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[55\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[55\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[54\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[54\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[53\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[53\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[52\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[52\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[51\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[51\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[50\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[50\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[49\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[49\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[48\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[48\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[47\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[47\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[46\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[46\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[45\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[45\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[44\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[44\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[43\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[43\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513723 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[42\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[42\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[41\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[41\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[40\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[40\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[39\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[39\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[38\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[38\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[37\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[37\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[36\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[36\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[35\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[35\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[34\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[34\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[33\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[33\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[32\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[32\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[31\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[31\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[30\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[30\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[29\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[29\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[28\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[28\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[27\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[27\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[26\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[26\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[25\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[25\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[24\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[24\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[23\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[23\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[22\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[22\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[21\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[21\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[20\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[20\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[19\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[19\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[18\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[18\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[17\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[17\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[16\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[16\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[15\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[15\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[14\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[14\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[13\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[13\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[12\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[12\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[11\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[11\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[10\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[10\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[9\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[9\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[8\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[8\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[7\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[7\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[6\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[6\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[5\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[5\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[4\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[4\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513724 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[3\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[3\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513725 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[2\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[2\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513725 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[1\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[1\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513725 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_correct\[0\] ws2812_find.v(147) " "Inferred latch for \"is_correct\[0\]\" at ws2812_find.v(147)" {  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513725 "|color_recognize|ws2812_top:ws2812_top_inst|ws2812_find:ws2812_cfg_ctrl_find_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_KEY ws2812_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst " "Elaborating entity \"FSM_KEY\" for hierarchy \"ws2812_top:ws2812_top_inst\|FSM_KEY:FSM_KEY_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "FSM_KEY_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_bgm ws2812_top:ws2812_top_inst\|beep_bgm:beep_bgm_inst " "Elaborating entity \"beep_bgm\" for hierarchy \"ws2812_top:ws2812_top_inst\|beep_bgm:beep_bgm_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "beep_bgm_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep_bgm.v(180) " "Verilog HDL assignment warning at beep_bgm.v(180): truncated value with size 24 to match size of target (8)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(199) " "Verilog HDL assignment warning at beep_bgm.v(199): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(200) " "Verilog HDL assignment warning at beep_bgm.v(200): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(203) " "Verilog HDL assignment warning at beep_bgm.v(203): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(205) " "Verilog HDL assignment warning at beep_bgm.v(205): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(208) " "Verilog HDL assignment warning at beep_bgm.v(208): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(211) " "Verilog HDL assignment warning at beep_bgm.v(211): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(214) " "Verilog HDL assignment warning at beep_bgm.v(214): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(215) " "Verilog HDL assignment warning at beep_bgm.v(215): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(220) " "Verilog HDL assignment warning at beep_bgm.v(220): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(223) " "Verilog HDL assignment warning at beep_bgm.v(223): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(226) " "Verilog HDL assignment warning at beep_bgm.v(226): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(227) " "Verilog HDL assignment warning at beep_bgm.v(227): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(235) " "Verilog HDL assignment warning at beep_bgm.v(235): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(238) " "Verilog HDL assignment warning at beep_bgm.v(238): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513731 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(239) " "Verilog HDL assignment warning at beep_bgm.v(239): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(242) " "Verilog HDL assignment warning at beep_bgm.v(242): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(244) " "Verilog HDL assignment warning at beep_bgm.v(244): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(245) " "Verilog HDL assignment warning at beep_bgm.v(245): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(248) " "Verilog HDL assignment warning at beep_bgm.v(248): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(251) " "Verilog HDL assignment warning at beep_bgm.v(251): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(254) " "Verilog HDL assignment warning at beep_bgm.v(254): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(257) " "Verilog HDL assignment warning at beep_bgm.v(257): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(272) " "Verilog HDL assignment warning at beep_bgm.v(272): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(275) " "Verilog HDL assignment warning at beep_bgm.v(275): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(276) " "Verilog HDL assignment warning at beep_bgm.v(276): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(284) " "Verilog HDL assignment warning at beep_bgm.v(284): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(287) " "Verilog HDL assignment warning at beep_bgm.v(287): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(288) " "Verilog HDL assignment warning at beep_bgm.v(288): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(291) " "Verilog HDL assignment warning at beep_bgm.v(291): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(293) " "Verilog HDL assignment warning at beep_bgm.v(293): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(294) " "Verilog HDL assignment warning at beep_bgm.v(294): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(296) " "Verilog HDL assignment warning at beep_bgm.v(296): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513732 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(299) " "Verilog HDL assignment warning at beep_bgm.v(299): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(302) " "Verilog HDL assignment warning at beep_bgm.v(302): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(305) " "Verilog HDL assignment warning at beep_bgm.v(305): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(320) " "Verilog HDL assignment warning at beep_bgm.v(320): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(323) " "Verilog HDL assignment warning at beep_bgm.v(323): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(324) " "Verilog HDL assignment warning at beep_bgm.v(324): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(332) " "Verilog HDL assignment warning at beep_bgm.v(332): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(333) " "Verilog HDL assignment warning at beep_bgm.v(333): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(335) " "Verilog HDL assignment warning at beep_bgm.v(335): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(336) " "Verilog HDL assignment warning at beep_bgm.v(336): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(339) " "Verilog HDL assignment warning at beep_bgm.v(339): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(341) " "Verilog HDL assignment warning at beep_bgm.v(341): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(342) " "Verilog HDL assignment warning at beep_bgm.v(342): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(345) " "Verilog HDL assignment warning at beep_bgm.v(345): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(348) " "Verilog HDL assignment warning at beep_bgm.v(348): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(351) " "Verilog HDL assignment warning at beep_bgm.v(351): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(366) " "Verilog HDL assignment warning at beep_bgm.v(366): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(369) " "Verilog HDL assignment warning at beep_bgm.v(369): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(371) " "Verilog HDL assignment warning at beep_bgm.v(371): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(378) " "Verilog HDL assignment warning at beep_bgm.v(378): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(381) " "Verilog HDL assignment warning at beep_bgm.v(381): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(383) " "Verilog HDL assignment warning at beep_bgm.v(383): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(386) " "Verilog HDL assignment warning at beep_bgm.v(386): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(387) " "Verilog HDL assignment warning at beep_bgm.v(387): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(389) " "Verilog HDL assignment warning at beep_bgm.v(389): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(390) " "Verilog HDL assignment warning at beep_bgm.v(390): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(393) " "Verilog HDL assignment warning at beep_bgm.v(393): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(396) " "Verilog HDL assignment warning at beep_bgm.v(396): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_bgm.v(399) " "Verilog HDL assignment warning at beep_bgm.v(399): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_bgm.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_bgm.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513733 "|color_recognize|ws2812_top:ws2812_top_inst|beep_bgm:beep_bgm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_jingles ws2812_top:ws2812_top_inst\|beep_jingles:beep_jingles_inst " "Elaborating entity \"beep_jingles\" for hierarchy \"ws2812_top:ws2812_top_inst\|beep_jingles:beep_jingles_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "beep_jingles_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_flag beep_Jingles.v(160) " "Verilog HDL or VHDL warning at beep_Jingles.v(160): object \"update_flag\" assigned a value but never read" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 beep_Jingles.v(147) " "Verilog HDL assignment warning at beep_Jingles.v(147): truncated value with size 24 to match size of target (8)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(180) " "Verilog HDL assignment warning at beep_Jingles.v(180): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(188) " "Verilog HDL assignment warning at beep_Jingles.v(188): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(189) " "Verilog HDL assignment warning at beep_Jingles.v(189): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(196) " "Verilog HDL assignment warning at beep_Jingles.v(196): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(197) " "Verilog HDL assignment warning at beep_Jingles.v(197): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 beep_Jingles.v(207) " "Verilog HDL assignment warning at beep_Jingles.v(207): truncated value with size 32 to match size of target (17)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X beep_Jingles.v(176) " "Verilog HDL Always Construct warning at beep_Jingles.v(176): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] beep_Jingles.v(206) " "Inferred latch for \"X\[0\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] beep_Jingles.v(206) " "Inferred latch for \"X\[1\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] beep_Jingles.v(206) " "Inferred latch for \"X\[2\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] beep_Jingles.v(206) " "Inferred latch for \"X\[3\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] beep_Jingles.v(206) " "Inferred latch for \"X\[4\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] beep_Jingles.v(206) " "Inferred latch for \"X\[5\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] beep_Jingles.v(206) " "Inferred latch for \"X\[6\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] beep_Jingles.v(206) " "Inferred latch for \"X\[7\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[8\] beep_Jingles.v(206) " "Inferred latch for \"X\[8\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[9\] beep_Jingles.v(206) " "Inferred latch for \"X\[9\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[10\] beep_Jingles.v(206) " "Inferred latch for \"X\[10\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[11\] beep_Jingles.v(206) " "Inferred latch for \"X\[11\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[12\] beep_Jingles.v(206) " "Inferred latch for \"X\[12\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[13\] beep_Jingles.v(206) " "Inferred latch for \"X\[13\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[14\] beep_Jingles.v(206) " "Inferred latch for \"X\[14\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[15\] beep_Jingles.v(206) " "Inferred latch for \"X\[15\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513737 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[16\] beep_Jingles.v(206) " "Inferred latch for \"X\[16\]\" at beep_Jingles.v(206)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513738 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "now_select_flag\[0\] beep_Jingles.v(174) " "Inferred latch for \"now_select_flag\[0\]\" at beep_Jingles.v(174)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513738 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "now_select_flag\[1\] beep_Jingles.v(174) " "Inferred latch for \"now_select_flag\[1\]\" at beep_Jingles.v(174)" {  } { { "../../rtl/rtl_menu/beep_Jingles.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/beep_Jingles.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513738 "|color_recognize|ws2812_top:ws2812_top_inst|beep_jingles:beep_jingles_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_hsv ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst " "Elaborating entity \"rgb_hsv\" for hierarchy \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "rgb_hsv_get_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 rgb_hsv.v(114) " "Verilog HDL assignment warning at rgb_hsv.v(114): truncated value with size 14 to match size of target (8)" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513741 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgb_hsv.v(125) " "Verilog HDL Case Statement information at rgb_hsv.v(125): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721141513741 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 rgb_hsv.v(161) " "Verilog HDL assignment warning at rgb_hsv.v(161): truncated value with size 16 to match size of target (8)" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513741 "|color_recognize|ws2812_top:ws2812_top_inst|rgb_hsv:rgb_hsv_get_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HSVComparator ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst " "Elaborating entity \"HSVComparator\" for hierarchy \"ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\"" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "HSVComparator_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 HSVComparator.v(36) " "Verilog HDL assignment warning at HSVComparator.v(36): truncated value with size 32 to match size of target (9)" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721141513745 "|color_recognize|ws2812_top:ws2812_top_inst|HSVComparator:HSVComparator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_top_multi cls381_top_multi:cls381_top_inst " "Elaborating entity \"cls381_top_multi\" for hierarchy \"cls381_top_multi:cls381_top_inst\"" {  } { { "../../rtl/rtl_menu/color_recognize.v" "cls381_top_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "i2c_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513748 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721141513751 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_addr i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"reg_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721141513751 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data i2c_ctrl.v(70) " "Verilog HDL Always Construct warning at i2c_ctrl.v(70): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721141513751 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(520) " "Verilog HDL Case Statement information at i2c_ctrl.v(520): all case item expressions in this case statement are onehot" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 520 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721141513751 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513751 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513751 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] i2c_ctrl.v(70) " "Inferred latch for \"wr_data\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"reg_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(70) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(70)" {  } { { "../../rtl/rtl_menu/i2c_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/i2c_ctrl.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141513752 "|color_recognize|cls381_top_multi:cls381_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cls381_cfg_ctrl cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst " "Elaborating entity \"cls381_cfg_ctrl\" for hierarchy \"cls381_top_multi:cls381_top_inst\|cls381_cfg_ctrl:cls381_cfg_ctrl_inst\"" {  } { { "../../rtl/rtl_menu/cls381_top_multi.v" "cls381_cfg_ctrl_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/cls381_top_multi.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wifi_config wifi_config:wifi_config_temp " "Elaborating entity \"wifi_config\" for hierarchy \"wifi_config:wifi_config_temp\"" {  } { { "../../rtl/rtl_menu/color_recognize.v" "wifi_config_temp" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513756 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_rx wifi_config.v(8) " "Output port \"test_rx\" at wifi_config.v(8) has no driver" {  } { { "../../rtl/rtl_menu/wifi_config.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/wifi_config.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721141513758 "|color_recognize|wifi_config:wifi_config_temp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_tx wifi_config.v(10) " "Output port \"test_tx\" at wifi_config.v(10) has no driver" {  } { { "../../rtl/rtl_menu/wifi_config.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/wifi_config.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1721141513759 "|color_recognize|wifi_config:wifi_config_temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esp8266_ctrl wifi_config:wifi_config_temp\|esp8266_ctrl:esp8266_ctrl " "Elaborating entity \"esp8266_ctrl\" for hierarchy \"wifi_config:wifi_config_temp\|esp8266_ctrl:esp8266_ctrl\"" {  } { { "../../rtl/rtl_menu/wifi_config.v" "esp8266_ctrl" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/wifi_config.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx wifi_config:wifi_config_temp\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"wifi_config:wifi_config_temp\|uart_tx:uart_tx_inst\"" {  } { { "../../rtl/rtl_menu/wifi_config.v" "uart_tx_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/wifi_config.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx wifi_config:wifi_config_temp\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"wifi_config:wifi_config_temp\|uart_rx:uart_rx_inst\"" {  } { { "../../rtl/rtl_menu/wifi_config.v" "uart_rx_inst" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/wifi_config.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141513772 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_get_s\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_get_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_get_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 45 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721141513859 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_get_v\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_get_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_get_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 46 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721141513859 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_set_s\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_set_s\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_set_s\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721141513859 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ws2812_top:ws2812_top_inst\|hsv_set_v\[8\] " "Net \"ws2812_top:ws2812_top_inst\|hsv_set_v\[8\]\" is missing source, defaulting to GND" {  } { { "../../rtl/rtl_menu/ws2812_top.v" "hsv_set_v\[8\]" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_top.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1721141513859 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1721141513859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jb24 " "Found entity 1: altsyncram_jb24" {  } { { "db/altsyncram_jb24.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/altsyncram_jb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141515650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141515650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141515846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141515846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141515931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141515931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0hi " "Found entity 1: cntr_0hi" {  } { { "db/cntr_0hi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_0hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141516048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141516048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141516096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141516096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141516169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141516169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141516258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141516258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141516308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141516308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141516381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141516381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141516430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141516430 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141516838 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721141516935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.16.22:52:00 Progress: Loading sld2ef08be3/alt_sld_fab_wrapper_hw.tcl " "2024.07.16.22:52:00 Progress: Loading sld2ef08be3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141520616 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141523665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141523816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141527735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141527814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141527889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141527983 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141527992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141527993 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1721141528677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2ef08be3/alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141528846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141528846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141528903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141528903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141528905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141528905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141528950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141528950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141529011 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141529011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141529011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/ip/sld2ef08be3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141529063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141529063 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721141532149 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721141532149 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div0" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721141532149 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "Div1" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1721141532149 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1721141532149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141532200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532200 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721141532200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141532430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_set_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532430 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721141532430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "D:/study/FPGA/color_recognize/prj/prj_menu/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721141532521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141532521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\"" {  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141532581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1 " "Instantiated megafunction \"ws2812_top:ws2812_top_inst\|rgb_hsv:rgb_hsv_get_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1721141532581 ""}  } { { "../../rtl/rtl_menu/rgb_hsv.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/rgb_hsv.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1721141532581 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721141533060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[0\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[11\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[12\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[13\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[14\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[15\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[16\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[17\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[18\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[19\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[1\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[20\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533163 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[21\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[22\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[23\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[24\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[25\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[26\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[27\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[28\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[29\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[2\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[30\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[31\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[32\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[33\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[34\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533164 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[35\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[36\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[37\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[38\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[39\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[3\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[40\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[41\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[42\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[43\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[44\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[45\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[46\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533165 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[47\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[48\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[49\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[4\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[50\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[51\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[52\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[53\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[54\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[55\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[56\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[57\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[58\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[59\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[5\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[60\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533166 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[61\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533167 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[62\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533167 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[63\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533167 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[6\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533167 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[7\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533167 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[8\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533167 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[9\] " "Latch ws2812_top:ws2812_top_inst\|ws2812_find:ws2812_cfg_ctrl_find_inst\|is_correct\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\] " "Ports D and ENA on the latch are fed by the same signal ws2812_top:ws2812_top_inst\|HSVComparator:HSVComparator_inst\|similar_flag\[1\]" {  } { { "../../rtl/rtl_menu/HSVComparator.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/HSVComparator.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721141533167 ""}  } { { "../../rtl/rtl_menu/ws2812_find.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/ws2812_find.v" 147 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721141533167 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/rtl_menu/uart_tx.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/uart_tx.v" 13 -1 0 } } { "../../rtl/rtl_menu/esp8266_ctrl.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/esp8266_ctrl.v" 51 -1 0 } } { "../../rtl/rtl_menu/FSM_KEY.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/FSM_KEY.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721141533177 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721141533177 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm GND " "Pin \"pwm\" is stuck at GND" {  } { { "../../rtl/rtl_menu/color_recognize.v" "" { Text "D:/study/FPGA/color_recognize/rtl/rtl_menu/color_recognize.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721141534818 "|color_recognize|pwm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721141534818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141534965 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1721141541114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg " "Generated suppressed messages file D:/study/FPGA/color_recognize/prj/prj_menu/output_files/color_recognize_menu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141541373 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 199 227 0 0 28 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 199 of its 227 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 28 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1721141543817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721141543892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721141543892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5834 " "Implemented 5834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721141544316 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721141544316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1721141544316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5716 " "Implemented 5716 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721141544316 ""} { "Info" "ICUT_CUT_TM_RAMS" "97 " "Implemented 97 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1721141544316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721141544316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 245 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 245 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721141544351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 22:52:24 2024 " "Processing ended: Tue Jul 16 22:52:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721141544351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721141544351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721141544351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721141544351 ""}
