Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 7dfafdb563a94813b3ea68ccf2731668 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_encoder_tb_behav xil_defaultlib.top_encoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port nb_bits [/home/joanna/Programowanie/FPGA/Projekty/tANS/tANS.srcs/sources_1/new/encoder.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbols_counter(MAX=9)
Compiling module xil_defaultlib.nb_bits_calculator
Compiling module xil_defaultlib.mask_creator
Compiling module xil_defaultlib.start_rom
Compiling module xil_defaultlib.address_calculator
Compiling module xil_defaultlib.encoding_rom
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.state_machine
Compiling module xil_defaultlib.preprocessor
Compiling module xil_defaultlib.bits_counter
Compiling module xil_defaultlib.new_bits_evaluator
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.bits_processor
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.top_encoder
Compiling module xil_defaultlib.top_encoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_encoder_tb_behav
