{
    "name": "riscv",
    "folder": "riscv",
    "sim_files": [],
    "files": [
        "core/riscv/riscv_alu.v",
        "core/riscv/riscv_core.v",
        "core/riscv/riscv_csr.v",
        "core/riscv/riscv_csr_regfile.v",
        "core/riscv/riscv_decode.v",
        "core/riscv/riscv_decoder.v",
        "core/riscv/riscv_defs.v",
        "core/riscv/riscv_divider.v",
        "core/riscv/riscv_exec.v",
        "core/riscv/riscv_fetch.v",
        "core/riscv/riscv_issue.v",
        "core/riscv/riscv_lsu.v",
        "core/riscv/riscv_mmu.v",
        "core/riscv/riscv_multiplier.v",
        "core/riscv/riscv_pipe_ctrl.v",
        "core/riscv/riscv_regfile.v",
        "core/riscv/riscv_trace_sim.v",
        "core/riscv/riscv_xilinx_2r1w.v"
    ],
    "include_dirs": [
        "core/riscv/"
    ],
    "repository": "https://github.com/ultraembedded/riscv",
    "top_module": "riscv_top",
    "extra_flags": [],
    "language_version": "2005",
    "march": "rv32i",
    "two_memory": true
}