#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005A2C80 .scope module, "teste" "teste" 2 82;
 .timescale 0 0;
v005DDC10_0 .net "clk", 0 0, v005DDB88_0; 1 drivers
v005DDC68_0 .var "k", 0 0;
RS_005B2394/0/0 .resolv tri, L_005DDD70, L_005DDDC8, L_005DDE20, L_005DDE78;
RS_005B2394/0/4 .resolv tri, L_005DDED0, L_005DDF28, L_005DDF80, L_005DDFD8;
RS_005B2394 .resolv tri, RS_005B2394/0/0, RS_005B2394/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v005DDCC0_0 .net8 "saida", 7 0, RS_005B2394; 8 drivers
v005DDD18_0 .var "t", 0 0;
S_005A31D0 .scope module, "CLK1" "clock" 2 87, 2 10, S_005A2C80;
 .timescale 0 0;
v005DDB88_0 .var "clk", 0 0;
S_005A2D08 .scope module, "RAM1" "ram" 2 88, 2 52, S_005A2C80;
 .timescale 0 0;
L_0059FC98 .functor AND 1, C4<1>, v005DDC68_0, C4<1>, C4<1>;
L_0059FDB0 .functor AND 1, C4<1>, v005DCD18_0, C4<1>, C4<1>;
L_0059FE90 .functor AND 1, C4<1>, v005A5540_0, C4<1>, C4<1>;
L_0059FD78 .functor AND 1, C4<1>, v005A5388_0, C4<1>, C4<1>;
L_005A0018 .functor AND 1, C4<1>, v005A51D0_0, C4<1>, C4<1>;
L_005A00F8 .functor AND 1, C4<1>, v005A5018_0, C4<1>, C4<1>;
L_005A01D8 .functor AND 1, C4<1>, v005A4E60_0, C4<1>, C4<1>;
L_005A02B8 .functor AND 1, C4<1>, v005A4CA8_0, C4<1>, C4<1>;
L_005A0398 .functor AND 1, C4<1>, v005A4AF0_0, C4<1>, C4<1>;
v005DCDC8_0 .net/s *"_s0", 0 0, C4<1>; 1 drivers
v005DCE20_0 .net/s *"_s10", 0 0, C4<1>; 1 drivers
v005DCE78_0 .net *"_s12", 0 0, L_0059FD78; 1 drivers
v005DCED0_0 .net/s *"_s14", 0 0, C4<1>; 1 drivers
v005DCF28_0 .net *"_s16", 0 0, L_005A0018; 1 drivers
v005DCF80_0 .net/s *"_s18", 0 0, C4<1>; 1 drivers
v005DCFD8_0 .net/s *"_s2", 0 0, C4<1>; 1 drivers
v005DD030_0 .net *"_s20", 0 0, L_005A00F8; 1 drivers
v005DD088_0 .net/s *"_s22", 0 0, C4<1>; 1 drivers
v005DD0E0_0 .net *"_s24", 0 0, L_005A01D8; 1 drivers
v005DD138_0 .net/s *"_s26", 0 0, C4<1>; 1 drivers
v005DD190_0 .net *"_s28", 0 0, L_005A02B8; 1 drivers
v005DD1E8_0 .net/s *"_s30", 0 0, C4<1>; 1 drivers
v005DD240_0 .net *"_s32", 0 0, L_005A0398; 1 drivers
v005DD298_0 .net/s *"_s34", 0 0, C4<1>; 1 drivers
v005DD2F0_0 .net *"_s4", 0 0, L_0059FDB0; 1 drivers
v005DD348_0 .net/s *"_s6", 0 0, C4<1>; 1 drivers
v005DD3A0_0 .net *"_s8", 0 0, L_0059FE90; 1 drivers
v005DD3F8_0 .net "clk", 0 0, v005DDC68_0; 1 drivers
v005DD450_0 .net "f1", 0 0, v005DCD18_0; 1 drivers
v005DD4A8_0 .net "f2", 0 0, v005A5540_0; 1 drivers
v005DD500_0 .net "f3", 0 0, v005A5388_0; 1 drivers
v005DD558_0 .net "f4", 0 0, v005A51D0_0; 1 drivers
v005DD5B0_0 .net "f5", 0 0, v005A5018_0; 1 drivers
v005DD608_0 .net "f6", 0 0, v005A4E60_0; 1 drivers
v005DD660_0 .net "f7", 0 0, v005A4CA8_0; 1 drivers
v005DD6B8_0 .net "f8", 0 0, v005A4AF0_0; 1 drivers
v005DD710_0 .var "in0", 0 0;
v005DD768_0 .var "in1", 0 0;
v005DD7C0_0 .var "in2", 0 0;
v005DD818_0 .var "in3", 0 0;
v005DD870_0 .var "in4", 0 0;
v005DD8C8_0 .var "in5", 0 0;
v005DD920_0 .var "in6", 0 0;
v005DD978_0 .var "in7", 0 0;
v005DD9D0_0 .net "j", 0 0, v005DDD18_0; 1 drivers
v005DDA28_0 .alias "k", 0 0, v005DDC10_0;
RS_005B204C/0/0 .resolv tri, v005A4B48_0, v005A4D00_0, v005A4EB8_0, v005A5070_0;
RS_005B204C/0/4 .resolv tri, v005A5228_0, v005A53E0_0, v005A5598_0, v005DCD70_0;
RS_005B204C .resolv tri, RS_005B204C/0/0, RS_005B204C/0/4, C4<z>, C4<z>;
v005DDA80_0 .net8 "nots", 0 0, RS_005B204C; 8 drivers
v005DDAD8_0 .alias "s", 7 0, v005DDCC0_0;
v005DDB30_0 .net "z1", 0 0, L_0059FC98; 1 drivers
L_005DDD70 .part/pv L_0059FDB0, 0, 1, 8;
L_005DDDC8 .part/pv L_0059FE90, 1, 1, 8;
L_005DDE20 .part/pv L_0059FD78, 2, 1, 8;
L_005DDE78 .part/pv L_005A0018, 3, 1, 8;
L_005DDED0 .part/pv L_005A00F8, 4, 1, 8;
L_005DDF28 .part/pv L_005A01D8, 5, 1, 8;
L_005DDF80 .part/pv L_005A02B8, 6, 1, 8;
L_005DDFD8 .part/pv L_005A0398, 7, 1, 8;
S_005A3148 .scope module, "Fl0" "jkff" 2 58, 2 27, S_005A2D08;
 .timescale 0 0;
v005DCC10_0 .alias "clk", 0 0, v005DDB30_0;
v005DCC68_0 .alias "j", 0 0, v005DDC10_0;
v005DCCC0_0 .net "k", 0 0, v005DD710_0; 1 drivers
v005DCD18_0 .var "q", 0 0;
v005DCD70_0 .var "qnot", 0 0;
S_005A30C0 .scope module, "Fl1" "jkff" 2 59, 2 27, S_005A2D08;
 .timescale 0 0;
v005A5438_0 .alias "clk", 0 0, v005DDB30_0;
v005A5490_0 .alias "j", 0 0, v005DDC10_0;
v005A54E8_0 .net "k", 0 0, v005DD768_0; 1 drivers
v005A5540_0 .var "q", 0 0;
v005A5598_0 .var "qnot", 0 0;
S_005A3038 .scope module, "Fl2" "jkff" 2 60, 2 27, S_005A2D08;
 .timescale 0 0;
v005A5280_0 .alias "clk", 0 0, v005DDB30_0;
v005A52D8_0 .alias "j", 0 0, v005DDC10_0;
v005A5330_0 .net "k", 0 0, v005DD7C0_0; 1 drivers
v005A5388_0 .var "q", 0 0;
v005A53E0_0 .var "qnot", 0 0;
S_005A2FB0 .scope module, "Fl3" "jkff" 2 61, 2 27, S_005A2D08;
 .timescale 0 0;
v005A50C8_0 .alias "clk", 0 0, v005DDB30_0;
v005A5120_0 .alias "j", 0 0, v005DDC10_0;
v005A5178_0 .net "k", 0 0, v005DD818_0; 1 drivers
v005A51D0_0 .var "q", 0 0;
v005A5228_0 .var "qnot", 0 0;
S_005A2F28 .scope module, "Fl4" "jkff" 2 62, 2 27, S_005A2D08;
 .timescale 0 0;
v005A4F10_0 .alias "clk", 0 0, v005DDB30_0;
v005A4F68_0 .alias "j", 0 0, v005DDC10_0;
v005A4FC0_0 .net "k", 0 0, v005DD870_0; 1 drivers
v005A5018_0 .var "q", 0 0;
v005A5070_0 .var "qnot", 0 0;
S_005A2EA0 .scope module, "Fl5" "jkff" 2 63, 2 27, S_005A2D08;
 .timescale 0 0;
v005A4D58_0 .alias "clk", 0 0, v005DDB30_0;
v005A4DB0_0 .alias "j", 0 0, v005DDC10_0;
v005A4E08_0 .net "k", 0 0, v005DD8C8_0; 1 drivers
v005A4E60_0 .var "q", 0 0;
v005A4EB8_0 .var "qnot", 0 0;
S_005A2E18 .scope module, "Fl6" "jkff" 2 64, 2 27, S_005A2D08;
 .timescale 0 0;
v005A4BA0_0 .alias "clk", 0 0, v005DDB30_0;
v005A4BF8_0 .alias "j", 0 0, v005DDC10_0;
v005A4C50_0 .net "k", 0 0, v005DD920_0; 1 drivers
v005A4CA8_0 .var "q", 0 0;
v005A4D00_0 .var "qnot", 0 0;
S_005A2D90 .scope module, "Fl7" "jkff" 2 65, 2 27, S_005A2D08;
 .timescale 0 0;
v005A49E8_0 .alias "clk", 0 0, v005DDB30_0;
v005A4A40_0 .alias "j", 0 0, v005DDC10_0;
v005A4A98_0 .net "k", 0 0, v005DD978_0; 1 drivers
v005A4AF0_0 .var "q", 0 0;
v005A4B48_0 .var "qnot", 0 0;
E_0037B5D0 .event posedge, v005A49E8_0;
    .scope S_005A31D0;
T_0 ;
    %set/v v005DDB88_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005A31D0;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005DDB88_0, 1;
    %inv 8, 1;
    %set/v v005DDB88_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005A3148;
T_2 ;
    %wait E_0037B5D0;
    %load/v 8, v005DCC68_0, 1;
    %load/v 9, v005DCCC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DCD18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DCD70_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005DCC68_0, 1;
    %inv 8, 1;
    %load/v 9, v005DCCC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DCD18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DCD70_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005DCC68_0, 1;
    %load/v 9, v005DCCC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005DCD18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DCD18_0, 0, 8;
    %load/v 8, v005DCD70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DCD70_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005A30C0;
T_3 ;
    %wait E_0037B5D0;
    %load/v 8, v005A5490_0, 1;
    %load/v 9, v005A54E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5540_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5598_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005A5490_0, 1;
    %inv 8, 1;
    %load/v 9, v005A54E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5598_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005A5490_0, 1;
    %load/v 9, v005A54E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005A5540_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5540_0, 0, 8;
    %load/v 8, v005A5598_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5598_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005A3038;
T_4 ;
    %wait E_0037B5D0;
    %load/v 8, v005A52D8_0, 1;
    %load/v 9, v005A5330_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5388_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A53E0_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005A52D8_0, 1;
    %inv 8, 1;
    %load/v 9, v005A5330_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5388_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A53E0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005A52D8_0, 1;
    %load/v 9, v005A5330_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v005A5388_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5388_0, 0, 8;
    %load/v 8, v005A53E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A53E0_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005A2FB0;
T_5 ;
    %wait E_0037B5D0;
    %load/v 8, v005A5120_0, 1;
    %load/v 9, v005A5178_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A51D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5228_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005A5120_0, 1;
    %inv 8, 1;
    %load/v 9, v005A5178_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A51D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5228_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005A5120_0, 1;
    %load/v 9, v005A5178_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v005A51D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A51D0_0, 0, 8;
    %load/v 8, v005A5228_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5228_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005A2F28;
T_6 ;
    %wait E_0037B5D0;
    %load/v 8, v005A4F68_0, 1;
    %load/v 9, v005A4FC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5018_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5070_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005A4F68_0, 1;
    %inv 8, 1;
    %load/v 9, v005A4FC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5018_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5070_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005A4F68_0, 1;
    %load/v 9, v005A4FC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005A5018_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5018_0, 0, 8;
    %load/v 8, v005A5070_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A5070_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005A2EA0;
T_7 ;
    %wait E_0037B5D0;
    %load/v 8, v005A4DB0_0, 1;
    %load/v 9, v005A4E08_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4E60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4EB8_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005A4DB0_0, 1;
    %inv 8, 1;
    %load/v 9, v005A4E08_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4E60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4EB8_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005A4DB0_0, 1;
    %load/v 9, v005A4E08_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v005A4E60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4E60_0, 0, 8;
    %load/v 8, v005A4EB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4EB8_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005A2E18;
T_8 ;
    %wait E_0037B5D0;
    %load/v 8, v005A4BF8_0, 1;
    %load/v 9, v005A4C50_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4CA8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4D00_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005A4BF8_0, 1;
    %inv 8, 1;
    %load/v 9, v005A4C50_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4CA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4D00_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005A4BF8_0, 1;
    %load/v 9, v005A4C50_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v005A4CA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4CA8_0, 0, 8;
    %load/v 8, v005A4D00_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4D00_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005A2D90;
T_9 ;
    %wait E_0037B5D0;
    %load/v 8, v005A4A40_0, 1;
    %load/v 9, v005A4A98_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4AF0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4B48_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005A4A40_0, 1;
    %inv 8, 1;
    %load/v 9, v005A4A98_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4AF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4B48_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005A4A40_0, 1;
    %load/v 9, v005A4A98_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v005A4AF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4AF0_0, 0, 8;
    %load/v 8, v005A4B48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A4B48_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_005A2C80;
T_10 ;
    %delay 1, 0;
    %set/v v005DDD18_0, 1, 1;
    %set/v v005DDC68_0, 1, 1;
    %vpi_call 2 92 "$display", "RAM 1X8 ";
    %vpi_call 2 93 "$monitor", "%1b   %8b  %1b   %1b", v005DDC10_0, v005DDCC0_0, v005DDD18_0, v005DDC68_0;
    %delay 24, 0;
    %set/v v005DDD18_0, 1, 1;
    %set/v v005DDC68_0, 0, 1;
    %delay 24, 0;
    %set/v v005DDC68_0, 1, 1;
    %delay 120, 0;
    %vpi_call 2 97 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "F:\Arquitetura de Computadores 1\427413\Arquitetura de Computadores\Guia 10\Exercicio04.v";
