 /**************************************************************************
 *     Copyright (c) 2002-06 Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
  * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jul 10 18:29:52 2001
 * Compiled with:  RDB Utility          1.2
 *                 RDB Parser           2.0
 *                 rdb2macro.pm         1.0
 *                 Perl Interpreter     5.006
 *                 Operating System     MSWin32
 * Spec Versions:  VDEC_N_              1
 *                 XPT_                 1
 *                 PCI_                 1
 *                 PCI_CFG_             1
 *                 AUDIO_               1
 *                 CCD_                 1
 *                 CCE_                 1
 *                 DMA_DESC_            1
 *                 IIC_                 1
 *                 BGE_                 1
 *                 WD_                  1
 *                 VEC_                 1
 *                 ADP_                 051501
 *                 VEC2_                1
 *                 PX3D_                28
 *                 TTD_                 8
 *                 VDEC_                2
 *                 HDE_                 2
 *                 TTE_                 6
 *                 IO_                  1
 *                 MEM_DMA_             1
 * RDB Files:  m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/venom2.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/bge_regs.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/video_disp.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-3d/m-px3d_b/rdb/px3d.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-3d/m-px3d_b/rdb/registers.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-3d/m-px3d_b/rdb/primitives.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-3d/m-px3d_b/rdb/tables.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-cc_dec/venom2/rdb/m-cc_dec.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-cc_enc/venom2/rdb/m-cc_enc.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-ttx_nabts_dec/venom2/rdb/registers.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-ttx_nabts_enc/venom2/rdb/registers.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-vdec/n/venom2/rdb/m-vdec.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-vdec/np/venom2/rdb/vdec.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-vec/np/venom2/rdb/vec.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-video/m-vec/np/venom2/rdb/vec2.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/core/m-data_transport_RB0/rdb/m-data_transport.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/audio.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/pci_regs.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/pci_cfg_regs.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/iic.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/io_block.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/mem_dma.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/m-hd_denc.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/windesc.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/adp.rdb
 *             m:/SanJose_DVTSW_pntruong/Dvtsw/lib/Venom2Lib/dmadesc.rdb
 *
 ***************************************************************************/

#ifndef VENOM2_H__
#define VENOM2_H__

/*
 * Core Specification Version from RDBs.
 */
#define VDEC_N_SPECVERSION               1
#define VDEC_N_SPECVERSION_STR           "1"

#define XPT_SPECVERSION                  1
#define XPT_SPECVERSION_STR              "1"

#define PCI_SPECVERSION                  1
#define PCI_SPECVERSION_STR              "1"

#define PCI_CFG_SPECVERSION              1
#define PCI_CFG_SPECVERSION_STR          "1"

#define AUDIO_SPECVERSION                1
#define AUDIO_SPECVERSION_STR            "1"

#define CCD_SPECVERSION                  1
#define CCD_SPECVERSION_STR              "1"

#define CCE_SPECVERSION                  1
#define CCE_SPECVERSION_STR              "1"

#define DMA_DESC_SPECVERSION             1
#define DMA_DESC_SPECVERSION_STR         "1"

#define IIC_SPECVERSION                  1
#define IIC_SPECVERSION_STR              "1"

#define BGE_SPECVERSION                  1
#define BGE_SPECVERSION_STR              "1"

#define WD_SPECVERSION                   1
#define WD_SPECVERSION_STR               "1"

#define VEC_SPECVERSION                  1
#define VEC_SPECVERSION_STR              "1"

#define ADP_SPECVERSION                  051501
#define ADP_SPECVERSION_STR              "051501"

#define VEC2_SPECVERSION                 1
#define VEC2_SPECVERSION_STR             "1"

#define PX3D_SPECVERSION                 28
#define PX3D_SPECVERSION_STR             "28"

#define TTD_SPECVERSION                  8
#define TTD_SPECVERSION_STR              "8"

#define VDEC_SPECVERSION                 2
#define VDEC_SPECVERSION_STR             "2"

#define HDE_SPECVERSION                  2
#define HDE_SPECVERSION_STR              "2"

#define TTE_SPECVERSION                  6
#define TTE_SPECVERSION_STR              "6"

#define IO_SPECVERSION                   1
#define IO_SPECVERSION_STR               "1"

#define MEM_DMA_SPECVERSION              1
#define MEM_DMA_SPECVERSION_STR          "1"


/**********************************************************************
 *generic GET_FIELD & SET_FIELD
 **********************************************************************/
/*
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)

#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)

#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/**********************************************************************
 *Enum: BOOLEAN
 **********************************************************************/
#define ADP_BOOLEAN_FALSE                               0
#define ADP_BOOLEAN_TRUE                                1

/**********************************************************************
 *Enum: TYPE_MASK
 **********************************************************************/
#define ADP_TYPE_MASK_MASK                              0
#define ADP_TYPE_MASK_NO_MASK                           1

/**********************************************************************
 *Enum: ACTIVE_INACTIVE
 **********************************************************************/
#define AUDIO_ACTIVE_INACTIVE_ACTIVE                    1
#define AUDIO_ACTIVE_INACTIVE_INACTIVE                  0

/**********************************************************************
 *Enum: ENABLE_DISABLE
 **********************************************************************/
#define AUDIO_ENABLE_DISABLE_ENABLE                     1
#define AUDIO_ENABLE_DISABLE_DISABLE                    0

/**********************************************************************
 *Enum: HIGH_LOW
 **********************************************************************/
#define AUDIO_HIGH_LOW_HIGH                             1
#define AUDIO_HIGH_LOW_LOW                              0

/**********************************************************************
 *Enum: SIZE16_8
 **********************************************************************/
#define AUDIO_SIZE16_8_SIZE16                           1
#define AUDIO_SIZE16_8_SIZE8                            0

/**********************************************************************
 *Enum: SRC_RATIO
 **********************************************************************/
#define AUDIO_SRC_RATIO_NO_SRC                          256

/**********************************************************************
 *Enum: STEREO_MONO
 **********************************************************************/
#define AUDIO_STEREO_MONO_STEREO                        1
#define AUDIO_STEREO_MONO_MONO                          0

/**********************************************************************
 *Enum: VOLUME
 **********************************************************************/
#define AUDIO_VOLUME_FULL_VOL                           4096
#define AUDIO_VOLUME_MUTE                               0

/**********************************************************************
 *Enum: ENABLE_DISABLE
 **********************************************************************/
#define BGE_ENABLE_DISABLE_ENABLE                       1
#define BGE_ENABLE_DISABLE_DISABLE                      0

/**********************************************************************
 *Enum: FIELD
 **********************************************************************/
#define BGE_FIELD_TOP                                   1
#define BGE_FIELD_BOTTOM                                0

/**********************************************************************
 *Enum: ACK_NOACK
 **********************************************************************/
#define IIC_ACK_NOACK_ACK                               0
#define IIC_ACK_NOACK_NO_ACK                            1

/**********************************************************************
 *Enum: DTF_SEL
 **********************************************************************/
#define IIC_DTF_SEL_WRITE_ONLY                          0
#define IIC_DTF_SEL_READ_ONLY                           1
#define IIC_DTF_SEL_COMB_RD_WR                          2
#define IIC_DTF_SEL_COMB_WR_RD                          3

/**********************************************************************
 *Enum: ENABLE_DISABLE
 **********************************************************************/
#define IIC_ENABLE_DISABLE_ENABLE                       1
#define IIC_ENABLE_DISABLE_DISABLE                      0

/**********************************************************************
 *Enum: READ_WRITE
 **********************************************************************/
#define IIC_READ_WRITE_READ                             1
#define IIC_READ_WRITE_WRITE                            0

/**********************************************************************
 *Enum: DSACK_STATE
 **********************************************************************/
#define IO_DSACK_STATE_PORT_32BIT                       0
#define IO_DSACK_STATE_PORT_16BIT                       1
#define IO_DSACK_STATE_PORT_8BIT                        2
#define IO_DSACK_STATE_NOT_VALID                        3

/**********************************************************************
 *Enum: ENABLE_DISABLE
 **********************************************************************/
#define IO_ENABLE_DISABLE_ENABLE                        1
#define IO_ENABLE_DISABLE_DISABLE                       0

/**********************************************************************
 *Enum: GPIO_DIRECTION
 **********************************************************************/
#define IO_GPIO_DIRECTION_INPUT                         0
#define IO_GPIO_DIRECTION_OUTPUT                        1

/**********************************************************************
 *Enum: POLARITY
 **********************************************************************/
#define IO_POLARITY_LOW                                 0
#define IO_POLARITY_HIGH                                1

/**********************************************************************
 *Enum: RUN_HALT
 **********************************************************************/
#define IO_RUN_HALT_RUN                                 1
#define IO_RUN_HALT_HALT                                0

/**********************************************************************
 *Enum: TERM_STATE
 **********************************************************************/
#define IO_TERM_STATE_EXT_TERMINATE                     0
#define IO_TERM_STATE_SELF_TERMINATE_1_WS               1
#define IO_TERM_STATE_SELF_TERMINATE_2_WS               2
#define IO_TERM_STATE_SELF_TERMINATE_3_WS               3
#define IO_TERM_STATE_SELF_TERMINATE_4_WS               4
#define IO_TERM_STATE_SELF_TERMINATE_5_WS               5
#define IO_TERM_STATE_SELF_TERMINATE_6_WS               6
#define IO_TERM_STATE_SELF_TERMINATE_7_WS               7
#define IO_TERM_STATE_SELF_TERMINATE_8_WS               8
#define IO_TERM_STATE_SELF_TERMINATE_9_WS               9
#define IO_TERM_STATE_SELF_TERMINATE_10_WS              10
#define IO_TERM_STATE_SELF_TERMINATE_11_WS              11
#define IO_TERM_STATE_SELF_TERMINATE_12_WS              12
#define IO_TERM_STATE_SELF_TERMINATE_13_WS              13
#define IO_TERM_STATE_SELF_TERMINATE_14_WS              14
#define IO_TERM_STATE_SELF_TERMINATE_15_WS              15

/**********************************************************************
 *Enum: ACTIVE_INACTIVE
 **********************************************************************/
#define PCI_ACTIVE_INACTIVE_ACTIVE                      1
#define PCI_ACTIVE_INACTIVE_INACTIVE                    0

/**********************************************************************
 *Enum: ENABLE_DISABLE
 **********************************************************************/
#define PCI_ENABLE_DISABLE_ENABLE                       1
#define PCI_ENABLE_DISABLE_DISABLE                      0

/**********************************************************************
 *Enum: ENDIAN_SWAP
 **********************************************************************/
#define PCI_ENDIAN_SWAP_WORD_ALIGN                      0
#define PCI_ENDIAN_SWAP_HALF_WORD_ALIGN                 1
#define PCI_ENDIAN_SWAP_BYTE_ALIGN                      2

/**********************************************************************
 *Enum: AlphaWrite
 **********************************************************************/
#define PX3D_AlphaWrite_ForceZero                       0
#define PX3D_AlphaWrite_ForceOne                        1
#define PX3D_AlphaWrite_Calculated                      2
#define PX3D_AlphaWrite_reserved0                       3

/**********************************************************************
 *Enum: EndianMode
 **********************************************************************/
#define PX3D_EndianMode_LittleEndian32                  0
#define PX3D_EndianMode_BigEndian                       1
#define PX3D_EndianMode_BigEndian16                     2
#define PX3D_EndianMode_Reserved                        3

/**********************************************************************
 *Enum: GatherMode
 **********************************************************************/
#define PX3D_GatherMode_ContiguousMode                  0
#define PX3D_GatherMode_ScatterGatherMode               1
#define PX3D_GatherMode_TriangleScatterMode             2
#define PX3D_GatherMode_Reserved                        3

/**********************************************************************
 *Enum: Interpolation
 **********************************************************************/
#define PX3D_Interpolation_Perspective                  0
#define PX3D_Interpolation_Linear                       1

/**********************************************************************
 *Enum: FIELD1_V_GO0
 **********************************************************************/
#define VDEC_N_FIELD1_V_GO0_C8                          0
#define VDEC_N_FIELD1_V_GO0_C9                          1
#define VDEC_N_FIELD1_V_GO0_C10                         2
#define VDEC_N_FIELD1_V_GO0_C11                         3
#define VDEC_N_FIELD1_V_GO0_C12                         4
#define VDEC_N_FIELD1_V_GO0_C13                         5
#define VDEC_N_FIELD1_V_GO0_C14                         6
#define VDEC_N_FIELD1_V_GO0_C15                         7
#define VDEC_N_FIELD1_V_GO0_C16                         8
#define VDEC_N_FIELD1_V_GO0_C17                         9
#define VDEC_N_FIELD1_V_GO0_C18                         10
#define VDEC_N_FIELD1_V_GO0_C19                         11
#define VDEC_N_FIELD1_V_GO0_C20                         12
#define VDEC_N_FIELD1_V_GO0_C21                         13
#define VDEC_N_FIELD1_V_GO0_C22                         14
#define VDEC_N_FIELD1_V_GO0_C23                         15

/**********************************************************************
 *Enum: FIELD1_V_GO1
 **********************************************************************/
#define VDEC_N_FIELD1_V_GO1_C524                        0
#define VDEC_N_FIELD1_V_GO1_C525                        1
#define VDEC_N_FIELD1_V_GO1_C0                          2
#define VDEC_N_FIELD1_V_GO1_C1                          3

/**********************************************************************
 *Enum: FIELD2_V_GO0
 **********************************************************************/
#define VDEC_N_FIELD2_V_GO0_C271                        0
#define VDEC_N_FIELD2_V_GO0_C272                        1
#define VDEC_N_FIELD2_V_GO0_C273                        2
#define VDEC_N_FIELD2_V_GO0_C274                        3
#define VDEC_N_FIELD2_V_GO0_C275                        4
#define VDEC_N_FIELD2_V_GO0_C276                        5
#define VDEC_N_FIELD2_V_GO0_C277                        6
#define VDEC_N_FIELD2_V_GO0_C278                        7
#define VDEC_N_FIELD2_V_GO0_C279                        8
#define VDEC_N_FIELD2_V_GO0_C280                        9
#define VDEC_N_FIELD2_V_GO0_C281                        10
#define VDEC_N_FIELD2_V_GO0_C282                        11
#define VDEC_N_FIELD2_V_GO0_C283                        12
#define VDEC_N_FIELD2_V_GO0_C284                        13
#define VDEC_N_FIELD2_V_GO0_C285                        14
#define VDEC_N_FIELD2_V_GO0_C286                        15

/**********************************************************************
 *Enum: FIELD2_V_GO1
 **********************************************************************/
#define VDEC_N_FIELD2_V_GO1_C262                        0
#define VDEC_N_FIELD2_V_GO1_C263                        1
#define VDEC_N_FIELD2_V_GO1_C264                        2
#define VDEC_N_FIELD2_V_GO1_C265                        3

/**********************************************************************
 *Enum: F_FLAG_GO0
 **********************************************************************/
#define VDEC_N_F_FLAG_GO0_C2                            0
#define VDEC_N_F_FLAG_GO0_C3                            1
#define VDEC_N_F_FLAG_GO0_C4                            2
#define VDEC_N_F_FLAG_GO0_C5                            3

/**********************************************************************
 *Enum: F_FLAG_GO1
 **********************************************************************/
#define VDEC_N_F_FLAG_GO1_C264                          0
#define VDEC_N_F_FLAG_GO1_C265                          1
#define VDEC_N_F_FLAG_GO1_C266                          2
#define VDEC_N_F_FLAG_GO1_C267                          3

/**********************************************************************
 *Enum: FIELD1_V_GO0
 **********************************************************************/
#define XPT_FIELD1_V_GO0_C8                             0
#define XPT_FIELD1_V_GO0_C9                             1
#define XPT_FIELD1_V_GO0_C10                            2
#define XPT_FIELD1_V_GO0_C11                            3
#define XPT_FIELD1_V_GO0_C12                            4
#define XPT_FIELD1_V_GO0_C13                            5
#define XPT_FIELD1_V_GO0_C14                            6
#define XPT_FIELD1_V_GO0_C15                            7
#define XPT_FIELD1_V_GO0_C16                            8
#define XPT_FIELD1_V_GO0_C17                            9
#define XPT_FIELD1_V_GO0_C18                            10
#define XPT_FIELD1_V_GO0_C19                            11
#define XPT_FIELD1_V_GO0_C20                            12
#define XPT_FIELD1_V_GO0_C21                            13
#define XPT_FIELD1_V_GO0_C22                            14
#define XPT_FIELD1_V_GO0_C23                            15

/**********************************************************************
 *Enum: FIELD1_V_GO1
 **********************************************************************/
#define XPT_FIELD1_V_GO1_C524                           0
#define XPT_FIELD1_V_GO1_C525                           1
#define XPT_FIELD1_V_GO1_C0                             2
#define XPT_FIELD1_V_GO1_C1                             3

/**********************************************************************
 *Enum: FIELD2_V_GO0
 **********************************************************************/
#define XPT_FIELD2_V_GO0_C271                           0
#define XPT_FIELD2_V_GO0_C272                           1
#define XPT_FIELD2_V_GO0_C273                           2
#define XPT_FIELD2_V_GO0_C274                           3
#define XPT_FIELD2_V_GO0_C275                           4
#define XPT_FIELD2_V_GO0_C276                           5
#define XPT_FIELD2_V_GO0_C277                           6
#define XPT_FIELD2_V_GO0_C278                           7
#define XPT_FIELD2_V_GO0_C279                           8
#define XPT_FIELD2_V_GO0_C280                           9
#define XPT_FIELD2_V_GO0_C281                           10
#define XPT_FIELD2_V_GO0_C282                           11
#define XPT_FIELD2_V_GO0_C283                           12
#define XPT_FIELD2_V_GO0_C284                           13
#define XPT_FIELD2_V_GO0_C285                           14
#define XPT_FIELD2_V_GO0_C286                           15

/**********************************************************************
 *Enum: FIELD2_V_GO1
 **********************************************************************/
#define XPT_FIELD2_V_GO1_C262                           0
#define XPT_FIELD2_V_GO1_C263                           1
#define XPT_FIELD2_V_GO1_C264                           2
#define XPT_FIELD2_V_GO1_C265                           3

/**********************************************************************
 *Enum: F_FLAG_GO0
 **********************************************************************/
#define XPT_F_FLAG_GO0_C2                               0
#define XPT_F_FLAG_GO0_C3                               1
#define XPT_F_FLAG_GO0_C4                               2
#define XPT_F_FLAG_GO0_C5                               3

/**********************************************************************
 *Enum: F_FLAG_GO1
 **********************************************************************/
#define XPT_F_FLAG_GO1_C264                             0
#define XPT_F_FLAG_GO1_C265                             1
#define XPT_F_FLAG_GO1_C266                             2
#define XPT_F_FLAG_GO1_C267                             3

/**********************************************************************
 *VENOM2 -- BGE_Registers
 **********************************************************************/
#define BGE_MEM_BASE                     0x00000000 /* Memory Base Register */
#define BGE_PM_CTRL                      0x00000004 /* Software power management control */
#define BGE_MEM_CTRL                     0x00000008 /* Memory Control Register */
#define BGE_GP_CTRL                      0x0000000C /* General Purpose Control Register */
#define BGE_CPU_CTRL                     0x00000010 /* CPU Control Register */
#define BGE_WD_MEM_START                 0x00000014 /* Window descriptors in memory */
#define BGE_INTR_ENA                     0x00000018 /* Interrupt Enabling Register */
#define BGE_INTR_CLEAR                   0x0000001C /* Interrupt Clear */
#define BGE_INTR_STATUS                  0x0000001C /* Interrupt Status Register */
#define BGE_TIMER_COMP                   0x00000020 /* Timer Compare Register */
#define BGE_TIMER_COUNT                  0x00000024 /* Timer Count Value Register */
#define BGE_TIMER_LOAD                   0x00000024 /* Timer Count Load Value */
#define BGE_MAIL_BOX1                    0x00000028 /* CPU & Paxel's mailbox 1 */
#define BGE_MAIL_BOX2                    0x0000002C /* CPU & Paxel's mailbox 2 */
#define BGE_KEY_MAX                      0x00000030 /* GFX Key Max */
#define BGE_KEY_MIN                      0x00000034 /* GFX Key Min */
#define BGE_VID_SCALE_X                  0x00000038 /* SD_SCALER X Scale Factor */
#define BGE_VID_SCALE_Y                  0x0000003C /* SD_SCALER Y Scale Factor */
#define BGE_CAP_X_SIZE                   0x00000040 /* Capture Horizontal Size */
#define BGE_CAP_Y_SIZE                   0x00000044 /* Capture Verticall Size */
#define BGE_CAP_X_START                  0x00000048 /* Capture Horizontal Screen Start */
#define BGE_CAP_Y_START                  0x0000004C /* Capture Vertical Screen Start */
#define BGE_CAP_MSTART                   0x00000050 /* Capture Top Field Memory Start */
#define BGE_CAP_LINE_CNT                 0x00000054 /* Capture Line Count */
#define BGE_CAP_PITCH                    0x00000058 /* Capture Memory Pitch */
#define BGE_CAP_CTRL                     0x0000005C /* Capture Control */
#define BGE_PT_X_START                   0x00000060 /* HD_CRT Pass Through Horizontal Screen Start */
#define BGE_PT_X_END                     0x00000064 /* HD_CRT Pass Through Horizontal Screen End */
#define BGE_PT_Y_START                   0x00000068 /* HD_CRT Pass Through Vertical Screen Start */
#define BGE_PT_Y_END                     0x0000006C /* HD_CRT Pass Through Vertical Screen End */
#define BGE_VWIN_X_START                 0x00000070 /* HD_CRT Video Window Horizontal Screen Start */
#define BGE_VWIN_X_END                   0x00000074 /* HD_CRT Video Window Horizontal Screen End */
#define BGE_VWIN_Y_START                 0x00000078 /* HD_CRT Video Window Vertical Screen Start */
#define BGE_VWIN_Y_END                   0x0000007C /* HD_CRT Video Window Vertical Screen End */
#define BGE_VWIN_MSTART                  0x00000080 /* First Playback Video Window Top Field Memory Start */
#define BGE_VWIN_PITCH                   0x00000084 /* First Playback Video Window Memory Pitch */
#define BGE_VWIN_ALPHA                   0x00000088 /* HD_CRT Video Window Alpha Value */
#define BGE_GFX_X_START                  0x0000008C /* GFX Widnow Horizontal Screen Start */
#define BGE_GFX_X_END                    0x00000090 /* GFX Window Horizontal Screen End */
#define BGE_GFX_Y_START                  0x00000094 /* GFX Window Vertical Screen Start */
#define BGE_GFX_Y_END                    0x00000098 /* GFX Window Vertical Screen End */
#define BGE_BG_COLOR                     0x0000009C /* HD_CRT Background Color */
#define BGE_DISP_CTRL                    0x000000A0 /* Display Control */
#define BGE_RASTER_TF                    0x000000A4 /* HD_CRT Top Field Raster Line Compare Value */
#define BGE_RASTER_BF                    0x000000A8 /* HD_CRT Bottom Field Raster Line Compare Value */
#define BGE_DMA_CMD_QUE1                 0x000000E0 /* DMA Command Queue 2 */
#define BGE_DMA_CMD_QUE2                 0x000000E4 /* DMA Command Queue 2 */
#define BGE_PAXEL_CTRL                   0x000000E8 /* Paxel Control Register */
#define BGE_VEC_CTRL                     0x000000EC /* Video Encoder Control */
#define BGE_TEST_MODE                    0x000000F0 /* Test Mode Register */
#define BGE_RAMBIST_FLAG                 0x000000F4 /* RAMBIST Flags */
#define BGE_ADC_CTRL                     0x000000F8 /* ADC Control Register */
#define BGE_DEV_ID                       0x000000FC /* Device ID */
#define BGE_HD_SCALE_X                   0x000001B8 /* HD_SCALER X Scale Factor */
#define BGE_HD_SCALE_Y                   0x000001BC /* HD_SCALER Y Scale Factor */
#define BGE_HD_HORZ1                     0x000001C0 /* HD Horizontal 1 */
#define BGE_HD_HORZ2                     0x000001C4 /* HD Horizontal 2 */
#define BGE_HD_HORZ_SERR1                0x000001C8 /* HD Horizontal Serr1 */
#define BGE_HD_HORZ_SERR2                0x000001CC /* HD Horizontal Serr2 */
#define BGE_HD_HORZ_VSYNC                0x000001D0 /* HD Horizontal V-Sync */
#define BGE_HD_VERT1                     0x000001D4 /* HD Veritcal 1 */
#define BGE_HD_VERT2                     0x000001D8 /* HD Veritcal 2 */
#define BGE_CRT_STATUS                   0x000001DC /* CRT Status */
#define BGE_H_LENGTH                     0x000001E0 /* HD_CRT Horizontal Length */
#define BGE_AV_H_START                   0x000001E4 /* HD_CRT Active Video Horizontal Start */
#define BGE_AV_H_END                     0x000001E8 /* HD_CRT Active Video Horizontal End */
#define BGE_HS_WIDTH                     0x000001EC /* HD_CRT HS Width */
#define BGE_V_HEIGHT                     0x000001F0 /* HD_CRT Vertical Length */
#define BGE_AV_V_START                   0x000001F4 /* HD_CRT Active Video Vertical Start */
#define BGE_AV_V_END                     0x000001F8 /* HD_CRT Active Video Vertical End */
#define BGE_NBLANK_START                 0x000001FC /* HD_CRT Vertical Non-Blank Start */
#define BGE_GFX_DISP_CTRL                0x00000280 /* GFX DISPLAY CTRL */
#define BGE_GFX_SCALE_X                  0x00000284 /* GFX X SCALE Factor */
#define BGE_GFX_SCALE_Y                  0x00000288 /* GFX Y SCALE Factor */
#define BGE_GFX_IN_X_SIZE                0x0000028C /* GFX IN X SIZE */
#define BGE_CRT_POSITION                 0x00000290 /* CRT Pixel Position */
#define BGE_CRT_VALUE                    0x00000294 /* HD_CRT & SD_CRT Pixel Value */
#define BGE_HS_MID_WIDTH                 0x00000298 /* HS MID WIDTH */
#define BGE_SCRATCH1                     0x0000029C /* SCRATCH1 */
#define BGE_SD_PT_X_START                0x000002A0 /* SD_CRT Pass Through Horizontal Screen Start */
#define BGE_SD_PT_X_END                  0x000002A4 /* SD_CRT Pass Through Horizontal Screen End */
#define BGE_SD_PT_Y_START                0x000002A8 /* SD_CRT Pass Through Vertical Screen Start */
#define BGE_SD_PT_Y_END                  0x000002AC /* SD_CRT Pass Through Vertical Screen End */
#define BGE_SD_VWIN_MSTART               0x000002B0 /* SD VWIN MSTART */
#define BGE_SD_VWIN_PITCH                0x000002B4 /* SD VWIN PITCH */
#define BGE_SD_BG_COLOR                  0x000002B8 /* SD_CRT Background COLOR */
#define BGE_SD_RASTER                    0x000002BC /* SD_CRT RASTER */
#define BGE_HD_INIT_PHASE                0x000002C0 /* HD_INIT_PHASE */
#define BGE_SD_INIT_PHASE                0x000002C4 /* SD_INIT_PHASE */
#define BGE_SOFT_SKIP_COUNT              0x000002C8 /* SOFT_SKIP_COUNT */
#define BGE_CAP_MEND                     0x000002CC /* CAP_MEND */
#define BGE_ANA_H_SIZE                   0x000002D0 /* ANA_H_SIZE */
#define BGE_CUR_VWIN_MSTART              0x000002D4 /* CUR_VWIN_MSTART */
#define BGE_CUR_SD_VWIN_MSTART           0x000002D8 /* CUR_SD_VWIN_MSTART */
#define BGE_SD_CRT_SYNC                  0x000002DC /* SD CRT Sync */
#define BGE_SD_H_LENGTH                  0x000002E0 /* SD_CRT Horizontal Length */
#define BGE_SD_AV_H_START                0x000002E4 /* SD_CRT Acitve Video Horizontal Start */
#define BGE_SD_AV_H_END                  0x000002E8 /* SD_CRT Acitve Video Horizontal End */
#define BGE_SD_HS_WIDTH                  0x000002EC /* SD_CRT HS Width */
#define BGE_SD_V_HEIGHT                  0x000002F0 /* SD_CRT Vertical Height */
#define BGE_SD_AV_V_START                0x000002F4 /* SD_CRT Active Vertical Start */
#define BGE_SD_AV_V_END                  0x000002F8 /* SD_CRT Active Vertical End */
#define BGE_SD_NBLANK_START              0x000002FC /* SD_CRT NBlank Start */
#define BGE_CPU_RAH_CTRL                 0x00000600 /* CPU_RAH_CTRL */
#define BGE_CPU_RAH_INV_BLK              0x00000604 /* CPU_RAH_INV_BLK */
#define BGE_CPU_RAH_INV_ALL              0x00000608 /* CPU_RAH_INV_ALL */
#define BGE_PIN_MUX_CTRL                 0x00000620 /* PIN_MUX_CTRL */

/**********************************************************************
 *VENOM2 -- AUDIO_Registers
 **********************************************************************/
#define AUDIO_CHANNEL_STATUS             0x00000400 /* Audio Channel Status */
#define AUDIO_RUN_CTRL                   0x00000404 /* Audio Run Control */
#define AUDIO_INTR_ENABLE                0x00000408 /* Audio Interrupt Enable */
#define AUDIO_INTR_STATUS                0x0000040C /* Audio Interrupt Status */
#define AUDIO_DIAG_ADRS_PORT             0x00000410 /* Audio Diag Address Port */
#define AUDIO_DIAG_DATA_PORT             0x00000414 /* Audio Diag Data Port */
#define AUDIO_CH0_AUDIO_CTRL             0x00000418 /* Channel 0 Control */
#define AUDIO_CH0_DESC_ADRS              0x0000041C /* Channel 0 descriptor address */
#define AUDIO_CH0_VOLUME                 0x00000420 /* Channel 0 Volume Control */
#define AUDIO_CH0_SRC_RATIO              0x00000424 /* Channel 0 SRC ratio */
#define AUDIO_CH0_CUR_BUF_ADRS           0x00000428 /* Channel 0 Current Buffer address */
#define AUDIO_CH1_AUDIO_CTRL             0x0000042C /* Channel 1 Control */
#define AUDIO_CH1_DESC_ADRS              0x00000430 /* Channel 1 descriptor address */
#define AUDIO_CH1_VOLUME                 0x00000434 /* Channel 1 Volume Control */
#define AUDIO_CH1_SRC_RATIO              0x00000438 /* Channel 1 SRC ratio */
#define AUDIO_CH1_CUR_BUF_ADRS           0x0000043C /* Channel 1 Current Buffer address */
#define AUDIO_CH2_AUDIO_CTRL             0x00000440 /* Channel 2 Control */
#define AUDIO_CH2_DESC_ADRS              0x00000444 /* Channel 2 descriptor address */
#define AUDIO_CH2_VOLUME                 0x00000448 /* Channel 2 Volume Control */
#define AUDIO_CH2_SRC_RATIO              0x0000044C /* Channel 2 SRC ratio */
#define AUDIO_CH2_CUR_BUF_ADRS           0x00000450 /* Channel 2 Current Buffer address */
#define AUDIO_CH3_AUDIO_CTRL             0x00000454 /* Channel 3 Control */
#define AUDIO_CH3_DESC_ADRS              0x00000458 /* Channel 3 descriptor address */
#define AUDIO_CH3_VOLUME                 0x0000045C /* Channel 3 Volume Control */
#define AUDIO_CH3_SRC_RATIO              0x00000460 /* Channel 3 SRC ratio */
#define AUDIO_CH3_CUR_BUF_ADRS           0x00000464 /* Channel 3 Current Buffer address */
#define AUDIO_CH4_AUDIO_CTRL             0x00000468 /* Channel 4 Control */
#define AUDIO_CH4_DESC_ADRS              0x0000046C /* Channel 4 descriptor address */
#define AUDIO_CH4_VOLUME                 0x00000470 /* Channel 4 Volume Control */
#define AUDIO_CH4_SRC_RATIO              0x00000474 /* Channel 4 SRC ratio */
#define AUDIO_CH4_CUR_BUF_ADRS           0x00000478 /* Channel 4 Current Buffer address */

/**********************************************************************
 *VENOM2 -- CCD_NP_Registers
 **********************************************************************/
#define CCD_NP_Control                   0x00003000 /* Closed Caption Control Register */
#define CCD_NP_Status                    0x00003004 /* Closed Caption Status Register */
#define CCD_NP_Reset                     0x00003008 /* Closed Caption Reset Register */
#define CCD_NP_Top                       0x0000300C /* Top Field Control Register */
#define CCD_NP_Bottom                    0x00003010 /* Bottom Field Control Register */
#define CCD_NP_Data0                     0x00003014 /* Decoded Data 0 Register */
#define CCD_NP_Data1                     0x00003018 /* Decoded Data 1 Register */
#define CCD_NP_Data2                     0x0000301C /* Decoded Data 2 Register */
#define CCD_NP_Data3                     0x00003020 /* Decoded Data 3 Register */
#define CCD_NP_Data4                     0x00003024 /* Decoded Data 4 Register */
#define CCD_NP_Data5                     0x00003028 /* Decoded Data 5 Register */
#define CCD_NP_Lock                      0x0000302C /* Phase Lock Control Register */

/**********************************************************************
 *VENOM2 -- TTD_NP_Registers
 **********************************************************************/
#define TTD_NP_reset                     0x00003040 /* sw_reset Register */
#define TTD_NP_status                    0x00003044 /* teletext_decoder_status Register */
#define TTD_NP_signal_valid              0x00003048 /* teletext_decoder_status Register */
#define TTD_NP_control                   0x0000304C /* teletext_decoder_control Register */
#define TTD_NP_lock_control              0x00003050 /* teletext_decoder_lock_control Register */
#define TTD_NP_shift_control             0x00003054 /* teletext_decoder_shift_control Register */
#define TTD_NP_write_address_top         0x00003058 /* Base Address of top Teletext Decoder buffer */
#define TTD_NP_write_address_bottom      0x0000305C /* Base Address of bottom Teletext Decoder buffer */

/**********************************************************************
 *VENOM2 -- VDEC_NP_Registers
 **********************************************************************/
#define VDEC_NP_SW_Reset                 0x00003080 /* Software Reset register */
#define VDEC_NP_Mode                     0x00003084 /* Video Decoder Mode register */
#define VDEC_NP_Vertical_Blanking        0x00003088 /* vdec Vertical Blanking */
#define VDEC_NP_Vertical_Clamping        0x0000308C /* vdec Vertical Clamping */
#define VDEC_NP_Vertical_Sync            0x00003090 /* vdec Vertical Sync */
#define VDEC_NP_Vertical_AGC             0x00003094 /* vdec Vertical Automatic Gain Control */
#define VDEC_NP_Vertical_Misc1           0x00003098 /* vdec Vertical Miscellaneous 1 */
#define VDEC_NP_Vertical_Misc2           0x0000309C /* vdec Vertical Miscellaneous 2 */
#define VDEC_NP_Horizontal_Misc          0x000030A0 /* vdec Horizontal Miscellaneous */
#define VDEC_NP_SW_AGC                   0x000030A4 /* vdec SW controlled AGC register */
#define VDEC_NP_AUTO_AGC                 0x000030A8 /* vdec Auto controlled AGC register */
#define VDEC_NP_Sync_Luma_Blank          0x000030AC /* vdec sync, luma and blank levels read only register */
#define VDEC_NP_Burst_Ampl               0x000030B0 /* vdec color burst amplitude read only register */
#define VDEC_NP_Clamp_Control            0x000030B4 /* vdec clamp control register */
#define VDEC_NP_Macrov_Setup             0x000030B8 /* vdec macrovision setup register */
#define VDEC_NP_Picture_Control          0x000030BC /* vdec picture control register */
#define VDEC_NP_Picture_Adjust           0x000030C0 /* vdec picture adjust register */
#define VDEC_NP_Subcarrier_Freq          0x000030C4 /* vdec subcarrier frequency register */
#define VDEC_NP_Luma_Filter_012          0x000030C8 /* vdec luma filter of tap0, tap1, tap2 register */
#define VDEC_NP_Luma_Filter_345          0x000030CC /* vdec luma filter of tap3, tap4, tap5 register */
#define VDEC_NP_Luma_filter_6            0x000030D0 /* vdec luma filter of tap6 register */
#define VDEC_NP_Besrc_output             0x000030D4 /* vdec backend sample rate converter output register */
#define VDEC_NP_Besrc_fifo               0x000030D8 /* vdec backend sample rate converter fifo address register */
#define VDEC_NP_Acgc                     0x000030DC /* vdec automatic chroma gain control register */
#define VDEC_NP_Chroma_lock              0x000030E0 /* vdec chroma lock register */
#define VDEC_NP_Burst_Gate               0x000030E4 /* color burst gate register */
#define VDEC_NP_Vit_agc1                 0x000030E8 /* vdec vertical interval agc 1 control register */
#define VDEC_NP_Vit_agc2                 0x000030EC /* vdec vertical interval agc 2 control register */
#define VDEC_NP_Misc                     0x000030F0 /* vdec misc. register */
#define VDEC_NP_Test                     0x000030F4 /* TEST register */

/**********************************************************************
 *VENOM2 -- IIC_Registers
 **********************************************************************/
#define IIC_CHIP_ADDRESS                 0x00000500 /* Chip Address Register */
#define IIC_DATA_IN_BYTE0                0x00000504 /* DATA_IN_0 Register */
#define IIC_DATA_IN_BYTE1                0x00000508 /* DATA_IN_1 Register */
#define IIC_DATA_IN_BYTE2                0x0000050C /* DATA_IN_2 Register */
#define IIC_DATA_IN_BYTE3                0x00000510 /* DATA_IN_3 Register */
#define IIC_DATA_IN_BYTE4                0x00000514 /* DATA_IN_4 Register */
#define IIC_DATA_IN_BYTE5                0x00000518 /* DATA_IN_5 Register */
#define IIC_DATA_IN_BYTE6                0x0000051C /* DATA_IN_6 Register */
#define IIC_DATA_IN_BYTE7                0x00000520 /* DATA_IN_7 Register */
#define IIC_CNT_REG                      0x00000524 /* Counter Register */
#define IIC_CTL_REG                      0x00000528 /* Control Register */
#define IIC_GO                           0x0000052C /* Enable Register */
#define IIC_DATA_OUT_BYTE0               0x00000530 /* DATA_OUT_0 Register */
#define IIC_DATA_OUT_BYTE1               0x00000534 /* DATA_OUT_1 Register */
#define IIC_DATA_OUT_BYTE2               0x00000538 /* DATA_OUT_2 Register */
#define IIC_DATA_OUT_BYTE3               0x0000053C /* DATA_OUT_3 Register */
#define IIC_DATA_OUT_BYTE4               0x00000540 /* DATA_OUT_4 Register */
#define IIC_DATA_OUT_BYTE5               0x00000544 /* DATA_OUT_5 Register */
#define IIC_DATA_OUT_BYTE6               0x00000548 /* DATA_OUT_6 Register */
#define IIC_DATA_OUT_BYTE7               0x0000054C /* DATA_OUT_7 Register */

/**********************************************************************
 *VENOM2 -- CCE_2_Registers
 **********************************************************************/
#define CCE_2_Active_Lines               0x00003200 /* Active Lines Register */
#define CCE_2_Control                    0x00003204 /* Closed Caption Control Register */
#define CCE_2_Gain_Offset                0x00003208 /* Gain and Offset Register */
#define CCE_2_Soft_Reset                 0x0000320C /* Closed Caption Soft Reset */
#define CCE_2_Data0                      0x00003210 /* Data 0 Register */
#define CCE_2_Data1                      0x00003214 /* Data 1 Register */
#define CCE_2_Data2                      0x00003218 /* Data 2 Register */
#define CCE_2_Data3                      0x0000321C /* Data 3 Register */
#define CCE_2_Data4                      0x00003220 /* Data 4 Register */
#define CCE_2_Data5                      0x00003224 /* Data 5 Register */

/**********************************************************************
 *VENOM2 -- TTE_2_Registers
 **********************************************************************/
#define TTE_2_reset                      0x00003280 /* teletext_reset Register */
#define TTE_2_status                     0x00003284 /* teletext_control Register */
#define TTE_2_control                    0x00003288 /* teletext_control Register */
#define TTE_2_lines_active               0x0000328C /* teletext_control Register */
#define TTE_2_read_address_top           0x00003290 /* Base Address of top Teletext buffer */
#define TTE_2_read_address_bottom        0x00003294 /* Base Address of bottom Teletext buffer */
#define TTE_2_null_address               0x00003298 /* Base Address of null buffer */
#define TTE_2_output_format              0x0000329C /* teletext_output_format Register */

/**********************************************************************
 *VENOM2 -- VEC_2_Registers
 **********************************************************************/
#define VEC_2_REVID                      0x00003300 /* VEC Macrocell Revision ID */
#define VEC_2_CONFIG0                    0x00003304 /* VEC Configuration 0 */
#define VEC_2_SCHPH                      0x00003308 /* VEC Color Subcarrier */
#define VEC_2_CPS01_CPS23                0x00003320 /* Macrovision Control */
#define VEC_2_CPS45_CPS67                0x00003324 /* Macrovision Control */
#define VEC_2_CPS89_CPS1011              0x00003328 /* Macrovision Control */
#define VEC_2_CPS1213_CPS1415            0x0000332C /* Macrovision Control */
#define VEC_2_CPS1617_CPS1819            0x00003330 /* Macrovision Control */
#define VEC_2_CPS2021_CPS2223            0x00003334 /* Macrovision Control */
#define VEC_2_CPS2425_CPS2627            0x00003338 /* Macrovision Control */
#define VEC_2_CPS2829_CPS3031            0x0000333C /* Macrovision Control */
#define VEC_2_CPS32_CPC                  0x00003340 /* Macrovision Control */
#define VEC_2_LP27_CTRL                  0x0000334C /* 27MHz loop filter control register */
#define VEC_2_LP27_INT_COEF              0x00003350 /* 27MHz loop filter integrating coefficient register */
#define VEC_2_LP27_LIN_COEF              0x00003354 /* 27MHz loop filter linear coefficient register */
#define VEC_2_LP27_INTG_SHADOW           0x00003358 /* 27MHz loop filter integrator shadow register */
#define VEC_2_LP27_DELSIG_SHADOW         0x0000335C /* 27MHz loop filter delta-sigma shadow register */
#define VEC_2_LP27_INTEGRATOR            0x00003360 /* Transfer from integrator shadow to loop filter integrator regiser */
#define VEC_2_LP27_INTEGRATOR_RD         0x00003364 /* Transfer from loop filter integrator to LP27_TRANSFER_RD regiser */
#define VEC_2_LP27_FILTER_RD             0x00003368 /* Transfer from loop filter output to LP27_TRANSFER_RD regiser */
#define VEC_2_LP27_DELSIG                0x0000336C /* Transfer from LP27_DELSIG_SHADOW to the input of delta-sigma modulator */
#define VEC_2_LP27_DELSIG_RD             0x00003370 /* Transfer from the input of delta-sigma modulator to LP27_DELSIG_SHADOW register */
#define VEC_2_LP27_TRANSFER_RD           0x00003374 /* Register read holder for integrator, loop filter output, delta-sigma modulator input */
#define VEC_2_FREQ3_2                    0x00003380 /* Color Subcarrier Frequency MSB */
#define VEC_2_FREQ1_0                    0x00003384 /* Color Subcarrier Frequency LSB */
#define VEC_2_CONFIG1                    0x00003388 /* VEC Configuration 1 */
#define VEC_2_CONFIG2                    0x0000338C /* VEC Configuration 2 */

/**********************************************************************
 *VENOM2 -- CCD_N_Registers
 **********************************************************************/
#define CCD_N_Control                    0x00000560 /* Closed Caption Control Register */
#define CCD_N_Status                     0x00000564 /* Closed Caption Status Register */
#define CCD_N_Reset                      0x00000568 /* Closed Caption Reset Register */
#define CCD_N_Top                        0x0000056C /* Top Field Control Register */
#define CCD_N_Bottom                     0x00000570 /* Bottom Field Control Register */
#define CCD_N_Data0                      0x00000574 /* Decoded Data 0 Register */
#define CCD_N_Data1                      0x00000578 /* Decoded Data 1 Register */
#define CCD_N_Data2                      0x0000057C /* Decoded Data 2 Register */
#define CCD_N_Data3                      0x00000580 /* Decoded Data 3 Register */
#define CCD_N_Data4                      0x00000584 /* Decoded Data 4 Register */
#define CCD_N_Data5                      0x00000588 /* Decoded Data 5 Register */
#define CCD_N_Lock                       0x0000058C /* Phase Lock Control Register */

/**********************************************************************
 *VENOM2 -- XPT_DataXportRegisters
 **********************************************************************/
#define XPT_CTRL_REG                     0x00004000 /* Data Transport Control Register */

/**********************************************************************
 *VENOM2 -- VDEC_N_Registers
 **********************************************************************/
#define VDEC_N_YC_CTL                    0x00000100 /* XXXX Register */
#define VDEC_N_YPROC_CTL                 0x00000104 /* XXXX Register */
#define VDEC_N_VBI_DECODE_CTL            0x00000104 /* XXXX Register */
#define VDEC_N_NABTS_CTL                 0x00000108 /* XXXX Register */
#define VDEC_N_VBI_CLK_CTL               0x00000108 /* XXXX Register */
#define VDEC_N_NABTS_ST                  0x0000010C /* XXXX Register */
#define VDEC_N_VBI_ERR_CTL               0x00000110 /* XXXX Register */
#define VDEC_N_CC_ST                     0x00000114 /* XXXX Register */
#define VDEC_N_VBI_HSTART                0x00000118 /* XXXX Register */
#define VDEC_N_VBI_HEND                  0x0000011C /* XXXX Register */
#define VDEC_N_TBC_VHDELAY               0x00000120 /* XXXX Register */
#define VDEC_N_DECAY_RATE                0x00000124 /* XXXX Register */
#define VDEC_N_NABTS_PHASE_ADVANCE       0x00000128 /* XXXX Register */
#define VDEC_N_CHROMA_COEF_A1            0x00000128 /* XXXX Register */
#define VDEC_N_KVBI_LINES_1st            0x0000012C /* XXXX Register */
#define VDEC_N_CHROMA_COEF_A2            0x0000012C /* XXXX Register */
#define VDEC_N_KVBI_LINES_1st_2          0x00000130 /* XXXX Register */
#define VDEC_N_CHROMA_COEF_B0            0x00000130 /* XXXX Register */
#define VDEC_N_FINE_CORSE                0x00000134 /* XXXX Register */
#define VDEC_N_CHROMA_COEF_B1            0x00000134 /* XXXX Register */
#define VDEC_N_FORMAT656_CNTL            0x00000138 /* XXXX Register */
#define VDEC_N_CHROMA_COEF_B2            0x00000138 /* XXXX Register */
#define VDEC_N_CTRL_VDEC                 0x0000013C /* XXXX Register */
#define VDEC_N_BGP_STR_CNT               0x00000140 /* XXXX Register */
#define VDEC_N_BGP_END_CNT               0x00000144 /* XXXX Register */
#define VDEC_N_BK_PORCH_SYNC             0x00000148 /* XXXX Register */
#define VDEC_N_PEAK_LUMA                 0x0000014C /* XXXX Register */
#define VDEC_N_SER_TIMING                0x00000150 /* XXXX Register */
#define VDEC_N_H_MAX_MIN_CNT             0x00000154 /* XXXX Register */
#define VDEC_N_FE_SRC_DEC                0x00000158 /* XXXX Register */
#define VDEC_N_BE_SRC_DEC                0x0000015C /* XXXX Register */
#define VDEC_N_BE_SRC_INIT               0x00000160 /* XXXX Register */
#define VDEC_N_CLAMP_TIMING              0x00000164 /* XXXX Register */
#define VDEC_N_FILTER_CONTROL            0x00000164 /* XXXX Register */
#define VDEC_N_CLAMP_VALUE               0x00000168 /* XXXX Register */
#define VDEC_N_FILTER_COEFF_01           0x00000168 /* XXXX Register */
#define VDEC_N_VBI_V_TOP_STR             0x0000016C /* XXXX Register */
#define VDEC_N_FILTER_COEFF_23           0x0000016C /* XXXX Register */
#define VDEC_N_VBI_V_BOT_STR             0x00000170 /* XXXX Register */
#define VDEC_N_FILTER_COEFF_45           0x00000170 /* XXXX Register */
#define VDEC_N_VBI_V_TOP_END             0x00000174 /* XXXX Register */
#define VDEC_N_FILTER_COEFF_6            0x00000174 /* XXXX Register */
#define VDEC_N_VBI_V_BOT_END             0x00000178 /* XXXX Register */
#define VDEC_N_CHROMA_U_V                0x00000178 /* XXXX Register */
#define VDEC_N_BE_SRC_TBC_TIMING         0x0000017C /* XXXX Register */
#define VDEC_N_BE_SRC_RST_MV_CNT_THR     0x00000180 /* XXXX Register */
#define VDEC_N_MACROV_SYNC_THRESHOLD     0x00000184 /* XXXX Register */
#define VDEC_N_MACROV_TIMING             0x00000188 /* XXXX Register */
#define VDEC_N_AGC_CTRL                  0x0000018C /* XXXX Register */
#define VDEC_N_AGC_ACC_LOAD_VALUE        0x00000190 /* XXXX Register */
#define VDEC_N_AGC_ACC_STATUS            0x00000194 /* XXXX Register */
#define VDEC_N_VCNT_VBI_STR              0x00000198 /* XXXX Register */
#define VDEC_N_VCNT_VBI_END              0x0000019C /* XXXX Register */
#define VDEC_N_VCNT_VACT_VSYNC_END       0x000001A0 /* XXXX Register */
#define VDEC_N_HCNT_NOMINAL              0x000001A4 /* XXXX Register */
#define VDEC_N_VCNT_VSYNC_LATE           0x000001A8 /* XXXX Register */
#define VDEC_N_OFFSET                    0x000001AC /* XXXX Register */
#define VDEC_N_SYNC_SLICE                0x000001B0 /* XXXX Register */
#define VDEC_N_SYNC_GAIN                 0x000001B4 /* XXXX Register */

/**********************************************************************
 *VENOM2 -- IO_Registers
 **********************************************************************/
#define IO_CS0_ADDR                      0x00000200 /* Chip select 0 address range */
#define IO_CS1_ADDR                      0x00000204 /* Chip select 1 address range */
#define IO_CS2_ADDR                      0x00000208 /* Chip select 2 address range */
#define IO_CS3_ADDR                      0x0000020C /* Chip select 3 address range */
#define IO_CS4_ADDR                      0x00000210 /* Chip select 4 address range */
#define IO_CS5_ADDR                      0x00000214 /* Chip select 5 address range */
#define IO_CS6_ADDR                      0x00000218 /* Chip select 6 address range */
#define IO_CS7_ADDR                      0x0000021C /* Chip select 7 address range */
#define IO_CS8_ADDR                      0x00000220 /* Chip select 8 address range */
#define IO_CS9_ADDR                      0x00000224 /* Chip select 9 address range */
#define IO_CSA_ADDR                      0x00000228 /* Chip select A address range */
#define IO_CSB_ADDR                      0x0000022C /* Chip select B address range */
#define IO_NULL_TERM                     0x00000230 /* Termination and dsack for cs0 to cs4 */
#define IO_RBYPASSW                      0x00000238 /* Read bypass write */
#define IO_NULL_TERM2                    0x0000023C /* Termination and dsack for cs5 */
#define IO_DMA0_REC                      0x00000240 /* DMA0 1st record address */
#define IO_DMA0_CTL                      0x00000244 /* DMA0 control */
#define IO_DMA0_DEB                      0x00000248 /* DMA0 current record */
#define IO_DMA1_REC                      0x00000250 /* DMA1 1st record address */
#define IO_DMA1_CTL                      0x00000254 /* DMA1 control */
#define IO_DMA1_DEB                      0x00000258 /* DMA1 current record */
#define IO_GPIO_CTL                      0x00000270 /* IO GPIO Control */
#define IO_GPIO_DATA                     0x00000274 /* IO GPIO DATA */

/**********************************************************************
 *VENOM2 -- CCE_1_Registers
 **********************************************************************/
#define CCE_1_Active_Lines               0x00001400 /* Active Lines Register */
#define CCE_1_Control                    0x00001404 /* Closed Caption Control Register */
#define CCE_1_Gain_Offset                0x00001408 /* Gain and Offset Register */
#define CCE_1_Soft_Reset                 0x0000140C /* Closed Caption Soft Reset */
#define CCE_1_Data0                      0x00001410 /* Data 0 Register */
#define CCE_1_Data1                      0x00001414 /* Data 1 Register */
#define CCE_1_Data2                      0x00001418 /* Data 2 Register */
#define CCE_1_Data3                      0x0000141C /* Data 3 Register */
#define CCE_1_Data4                      0x00001420 /* Data 4 Register */
#define CCE_1_Data5                      0x00001424 /* Data 5 Register */

/**********************************************************************
 *VENOM2 -- TTE_1_Registers
 **********************************************************************/
#define TTE_1_reset                      0x00001480 /* teletext_reset Register */
#define TTE_1_status                     0x00001484 /* teletext_control Register */
#define TTE_1_control                    0x00001488 /* teletext_control Register */
#define TTE_1_lines_active               0x0000148C /* teletext_control Register */
#define TTE_1_read_address_top           0x00001490 /* Base Address of top Teletext buffer */
#define TTE_1_read_address_bottom        0x00001494 /* Base Address of bottom Teletext buffer */
#define TTE_1_null_address               0x00001498 /* Base Address of null buffer */
#define TTE_1_output_format              0x0000149C /* teletext_output_format Register */

/**********************************************************************
 *VENOM2 -- VEC_1_Registers
 **********************************************************************/
#define VEC_1_REVID                      0x00001500 /* VEC Macrocell Revision ID */
#define VEC_1_CONFIG0                    0x00001504 /* VEC Configuration 0 */
#define VEC_1_SCHPH                      0x00001508 /* VEC Color Subcarrier */
#define VEC_1_CPS01_CPS23                0x00001520 /* Macrovision Control */
#define VEC_1_CPS45_CPS67                0x00001524 /* Macrovision Control */
#define VEC_1_CPS89_CPS1011              0x00001528 /* Macrovision Control */
#define VEC_1_CPS1213_CPS1415            0x0000152C /* Macrovision Control */
#define VEC_1_CPS1617_CPS1819            0x00001530 /* Macrovision Control */
#define VEC_1_CPS2021_CPS2223            0x00001534 /* Macrovision Control */
#define VEC_1_CPS2425_CPS2627            0x00001538 /* Macrovision Control */
#define VEC_1_CPS2829_CPS3031            0x0000153C /* Macrovision Control */
#define VEC_1_CPS32_CPC                  0x00001540 /* Macrovision Control */
#define VEC_1_CLMP0_START                0x00001544 /* Clamp0 start address register */
#define VEC_1_CLMP0_END                  0x00001548 /* Clamp0 end address register */
#define VEC_1_LP27_CTRL                  0x0000154C /* 27MHz loop filter control register */
#define VEC_1_LP27_INT_COEF              0x00001550 /* 27MHz loop filter integrating coefficient register */
#define VEC_1_LP27_LIN_COEF              0x00001554 /* 27MHz loop filter linear coefficient register */
#define VEC_1_LP27_INTG_SHADOW           0x00001558 /* 27MHz loop filter integrator shadow register */
#define VEC_1_LP27_DELSIG_SHADOW         0x0000155C /* 27MHz loop filter delta-sigma shadow register */
#define VEC_1_LP27_INTEGRATOR            0x00001560 /* Transfer from integrator shadow to loop filter integrator regiser */
#define VEC_1_LP27_INTEGRATOR_RD         0x00001564 /* Transfer from loop filter integrator to LP27_TRANSFER_RD regiser */
#define VEC_1_LP27_FILTER_RD             0x00001568 /* Transfer from loop filter output to LP27_TRANSFER_RD regiser */
#define VEC_1_LP27_DELSIG                0x0000156C /* Transfer from LP27_DELSIG_SHADOW to the input of delta-sigma modulator */
#define VEC_1_LP27_DELSIG_RD             0x00001570 /* Transfer from the input of delta-sigma modulator to LP27_DELSIG_SHADOW register */
#define VEC_1_LP27_TRANSFER_RD           0x00001574 /* Register read holder for integrator, loop filter output, delta-sigma modulator input */
#define VEC_1_FREQ3_2                    0x00001580 /* Color Subcarrier Frequency MSB */
#define VEC_1_FREQ1_0                    0x00001584 /* Color Subcarrier Frequency LSB */
#define VEC_1_CONFIG1                    0x00001588 /* VEC Configuration 1 */
#define VEC_1_CONFIG2                    0x0000158C /* VEC Configuration 2 */

/**********************************************************************
 *VENOM2 -- ADP_Registers
 **********************************************************************/
#define ADP_XP_AUDCTL                    0x00001800 /* Audio Transport Reset */
#define ADP_XP_ISRC                      0x00001804 /* Audio Transport Interrupt Source */
#define ADP_XP_IMSK                      0x00001808 /* Audio Transport Interrupt Mask */
#define ADP_XPT_IFACE_STATUS             0x0000180C /* Audio Transport Input Buffer Interface Status */
#define ADP_TIMEBASE                     0x00001818 /* Audio Transport Processor Timebase */
#define ADP_PCR_SNAPSHOT                 0x0000181C /* Audio Transport Processor PCR Snapshot */
#define ADP_XP_PKTRST                    0x00001820 /* Audio Transport Processor Reset and Splice */
#define ADP_XP_AUD_PID                   0x00001824 /* Current Audio PID */
#define ADP_XP_NEXT_AUD_PID              0x00001828 /* Audio Next PID */
#define ADP_XP_AUD_PCR_PID               0x0000182C /* Audio PCR PID */
#define ADP_XP_PBASE                     0x00001830 /* Audio Packet Processor Base Address */
#define ADP_PCR_BASE                     0x00001834 /* Audio PCR Value */
#define ADP_PTS                          0x00001838 /* Audio PTS Value */
#define ADP_AUD_PTS_LSB                  0x0000183C /* Audio PTS LSB Value */
#define ADP_XP_AUDPTS1                   0x00001840 /* Audio PTS Offset Acquisition */
#define ADP_XP_AUDSYNC                   0x00001844 /* Audio Synchronization Control */
#define ADP_XP_AUDSTAT                   0x00001848 /* Audio Synchronization Status */
#define ADP_XP_AUDPTS2                   0x0000184C /* Audio PTS Offset Tracking */
#define ADP_XP_AUDTEST                   0x00001850 /* Audio Test */
#define ADP_XP_AUDFPTWR                  0x00001854 /* Audio FIFO Write Pointer */
#define ADP_XP_AUDFPTRD                  0x00001858 /* Audio FIFO Read Pointer */
#define ADP_AUD_EXTCTL                   0x0000185C /* Audio External Interface Control */
#define ADP_AUD_PAUSE_HOLD               0x00001860 /* Audio Pause and Hold */
#define ADP_BAND_SEL                     0x00001864 /* Audio Transport Band Select */
#define ADP_LINK_STATUS                  0x00001868 /* Audio Transport Link Status */
#define ADP_PTS_CTL                      0x0000186C /* Audio Transport PTS Control */
#define ADP_ADP_MISC0                    0x00001880 /* ADP MISC0 REGISTER */
#define ADP_ADP_MISC1                    0x00001884 /* ADP MISC1 REGISTER */
#define ADP_ADP_DNRM2                    0x00001888 /* ADP Dynamic Range 2 */
#define ADP_ADP_APRDE2                   0x0000188C /* ADP Production Information 2 */
#define ADP_ADP_DNRM1                    0x00001890 /* ADP Dynamic Range 1 */
#define ADP_ADP_APRDE1                   0x00001894 /* ADP Production Information 1 */
#define ADP_ADP_ADP_BS_STAT              0x00001898 /* ADP Bit Stream Status */
#define ADP_ADP_FS_CRC                   0x0000189C /* ADP Frame Size and CRC Error */
#define ADP_ADP_LOCK                     0x000018A0 /* ADP Lock */
#define ADP_ADP_ERR_STAT                 0x000018A4 /* ADP Error Status */
#define ADP_ADP_DRSC                     0x000018A8 /* ADP Dynamic Range Scale */
#define ADP_ADP_CTRL                     0x000018AC /* ADP Control */
#define ADP_ADP_TEST_TONE                0x000018B0 /* ADP Test Tone */
#define ADP_ADP_TESTMODE                 0x000018B4 /* ADP test Mode Control */
#define ADP_DOLBY_MPEG_RIGHT_VOL         0x000018B8 /* DOLBY DIGITAL/MPEG RIGHT CHANNEL VOLUME REGISTER */
#define ADP_DOLBY_MPEG_LEFT_VOL          0x000018BC /* DOLBY DIGITAL/MPEG LEFT CHANNEL VOLUME REGISTER */
#define ADP_SPDIF_RIGHT_VOL              0x000018C0 /* SPDIF RIGHT CHANNEL VOLUME REGISTER */
#define ADP_SPDIF_LEFT_VOL               0x000018C4 /* SPDIF LEFT CHANNEL VOLUME REGISTER */
#define ADP_MUTE_CTL                     0x000018C8 /* MUTE CONTROL REGISTER */
#define ADP_ADP_VOLCTL                   0x000018CC /* ADP VOLUME CONTROL REGISTER */
#define ADP_ADP_CONFIG0                  0x000018D0 /* ADP CONFIGURATION 0 REGISTER */
#define ADP_ADP_CONFIG1                  0x000018D4 /* ADP CONFIGURATION 1 REGISTER */
#define ADP_SER_RIGHT_VOL                0x000018D8 /* AUDIO SERIAL OUTPUT RIGHT CHANNEL VOLUME REGISTER */
#define ADP_SER_LEFT_VOL                 0x000018DC /* AUDIO SERIAL OUTPUT LEFT CHANNEL VOLUME REGISTER */
#define ADP_SER_OUT_VC_FOR               0x000018E0 /* AUDIO SERIAL OUTPUT WITH VOLUME CONTROL FORMATTER REGISTER */
#define ADP_SER_OUT_FOR                  0x000018E4 /* AUDIO SERIAL OUTPUT WITH VOLUME CONTROL FORMATTER REGISTER */
#define ADP_PATH_SEL                     0x000018E8 /* AUDIO PATH SELECT REGISTER */
#define ADP_DAC_FIFO_CTL                 0x000018EC /* AUDIO DAC FIFO CONTROL REGISTER */
#define ADP_SRS_Audio_DAC_Config         0x00001900 /* SRS_Audio DAC Configuration */
#define ADP_AudioDAC_CONFIG0             0x00001904 /* Audio DAC Configuration */
#define ADP_Audio_DAC_VOLUME             0x00001908 /* Audio DAC PCM/Volume Control */
#define ADP_TEST_REG                     0x00001980 /* Audio Block Test */
#define ADP_RESET_CTL                    0x00001984 /* Audio Block Reset Control */
#define ADP_ATPB_WD                      0x00001988 /* Audio Transport Processor B Watchdog Timer */
#define ADP_ATP_OSEL                     0x0000198C /* Audio Transport Compressed Output Select */
#define ADP_AUDCLKSEL                    0x00001990 /* Audio Clock Select */

/**********************************************************************
 *VENOM2 -- PX3D_Registers
 **********************************************************************/
#define PX3D_Reset                       0x00001C00 /* Reset Register */
#define PX3D_Configuration               0x00001C04 /* Configuration Register */
#define PX3D_Mode                        0x00001C08 /* Mode Register */
#define PX3D_RevisionControl             0x00001C0C /* Mode Register */
#define PX3D_TopLeft                     0x00001C10 /* The upper left corner of the rendering window */
#define PX3D_BottomRight                 0x00001C14 /* The lower right corner of the rendering window */
#define PX3D_DestConfig                  0x00001C18 /* The configuration info for the destination buffers */
#define PX3D_SourceConfig                0x00001C1C /* The configuration info for the source buffers */
#define PX3D_DisplayListConfig           0x00001C20 /* The display list buffer source (Reserved  see description) */
#define PX3D_TextureConfig               0x00001C24 /* The texture size in swizzling mode */
#define PX3D_DisplayListAddr             0x00001C28 /* The current address in the primitive list */
#define PX3D_DisplayPageAddr             0x00001C2C /* The current address in scatter gather page table */
#define PX3D_DestAddr                    0x00001C30 /* The address at which the render window starts */
#define PX3D_DestZAddr                   0x00001C34 /* The address of the Z-buffer to write */
#define PX3D_SourceAddr                  0x00001C38 /* The address of the background buffer */
#define PX3D_SourceZAddr                 0x00001C3C /* The address of the existing Z-buffer */
#define PX3D_TranslateColorKey           0x00001C40 /* The color of the source color key */
#define PX3D_ColorKey1                   0x00001C44 /* The new color of the source color key */
#define PX3D_ColorKey2                   0x00001C48 /* Alternative color of the source color key */
#define PX3D_ColorKey3                   0x00001C4C /* Alternative color of the source color key */
#define PX3D_FogColor                    0x00001C50 /* The color of the fog (8-8-8 RGB) */
#define PX3D_AlphaReference              0x00001C54 /* The reference A value use by alpha compare functions */
#define PX3D_IRQMask                     0x00001C58 /* Whether to cause an IRQ for each exception. */
#define PX3D_ExceptionAction             0x00001C5C /* What the chip should to do when the exception occurs. */
#define PX3D_PrimCount                   0x00001C60 /* The number of primitives in the frame */
#define PX3D_Status                      0x00001C64 /* The 3D Core status (Read only) */
#define PX3D_FogTable                    0x00001C68 /* For filling the fog table */
#define PX3D_BIST                        0x00001C6C /* BIST configuration */
#define PX3D_RegTableAddr                0x00001C70 /* Pointer to 19 DWords of data used for registers queuing. */
#define PX3D_ExceptionStatus             0x00001C74 /* Read Exception Status/Write to clear. */
#define PX3D_AddedRegSets                0x00001C78 /* Number of register sets to be used. */

/**********************************************************************
 *VENOM2 -- PCI_Registers
 **********************************************************************/
#define PCI_Intr_Enable                  0x00000300 /* PCI Interrupt Enable */
#define PCI_Intr_Status                  0x00000304 /* PCI Interrupt Status */
#define PCI_Bus_Number                   0x00000308 /* PCI Bus Number */
#define PCI_DMA_Control                  0x0000030C /* PCI DMA Control */
#define PCI_DMA_Current_Desc             0x00000310 /* PCI DMA Current Desc */
#define PCI_DMA_Desc_Word0               0x00000314 /* DMA Descriptor Word0 */
#define PCI_DMA_Desc_Word1               0x00000318 /* DMA Descriptor Word1 */
#define PCI_DMA_Desc_Word2               0x0000031C /* DMA Descriptor Word2 */
#define PCI_DMA_Current_MEM_Byte_Count   0x00000320 /* DMA Current MEM Byte Count */

/**********************************************************************
 *VENOM2 -- MEM_DMA_Registers
 **********************************************************************/
#define MEM_DMA_CTRL                     0x00000380 /* MEM_DMA Control Register */
#define MEM_DMA_CUR_DESC                 0x00000384 /* MEM_DMA Current Descriptor Pointer Register */
#define MEM_DMA_CUR_BYTE                 0x00000388 /* MEM_DMA Current Byte Count Register */

/**********************************************************************
 *VENOM2 -- HDE_Registers
 **********************************************************************/
#define HDE_Control                      0x000003A0 /* Up Sample Control */
#define HDE_Sync_Start                   0x000003A4 /* Start Bits for Sync Control */
#define HDE_Sync_End                     0x000003A8 /* End Bits for Sync Control */
#define HDE_Sync_Mid                     0x000003AC /* Mid Bits for Sync Control */

/**********************************************************************
 *DMA_DESC_DMA_Desciptors
 **********************************************************************/
#define DMA_DESC_WORD0                   0x00000000 /* DMA Descriptor Word 0 */
#define DMA_DESC_WORD1                   0x00000004 /* DMA Descriptor Word 1 */
#define DMA_DESC_WORD2                   0x00000008 /* DMA Descriptor Word 2 */
#define DMA_DESC_WORD3                   0x0000000C /* DMA Descriptor Word 3 */

/**********************************************************************
 *WD_WindowDesciptors
 **********************************************************************/
#define WD_WORD0                         0x00000000 /* Window Descriptor Word 0 */
#define WD_WORD1                         0x00000004 /* Window Descriptor Word 1 */
#define WD_WORD2                         0x00000008 /* Window Descriptor Word 2 */
#define WD_WORD3                         0x0000000C /* Window Descriptor Word 3 */

/**********************************************************************
 *PCI_CFG_Registers
 **********************************************************************/
#define PCI_CFG_Device_Vendor_ID         0x00000000 /* PCI CFG Device Vendor ID */
#define PCI_CFG_Status_Command           0x00000004 /* PCI CFG Status Command */
#define PCI_CFG_Class_Code_Rev_ID        0x00000008 /* PCI CFG Class Code Rev ID */
#define PCI_CFG_BIST_Latency_Cacheline   0x0000000C /* PCI CFG BIST Latency Cacheline Size */
#define PCI_CFG_MEM_BASE_WIN0            0x00000010 /* PCI CFG Memory Base Window0 */
#define PCI_CFG_MEM_BASE_WIN1            0x00000014 /* PCI CFG Memory Base Window1 */
#define PCI_CFG_MEM_BASE_WIN2            0x00000018 /* PCI CFG Memory Base Window2 */
#define PCI_CFG_REG_BASE                 0x0000001C /* PCI CFG Register Base */
#define PCI_CFG_B68K_BUS_BASE            0x00000020 /* PCI CFG 68K Bus Base */
#define PCI_CFG_SUBSYSTEM_ID             0x0000002C /* PCI CFG Subsystem ID */
#define PCI_CFG_LATENCY_GRANT_INTR       0x0000003C /* Latency Min Grant Interrupt */
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL      0x00000050 /* PCI CFG Bridge Memory Window Control */
#define PCI_CFG_PCI_CONTROL              0x00000054 /* PCI CFG PCI Control */
#define PCI_CFG_CPU_2_PCI_MEM_WIN0       0x00000058 /* PCI CFG CPU to PCI MEM WIN0 */
#define PCI_CFG_CPU_2_PCI_MEM_WIN1       0x0000005C /* PCI CFG CPU to PCI MEM WIN1 */
#define PCI_CFG_CPU_2_PCI_MEM_WIN2       0x00000060 /* PCI CFG CPU to PCI MEM WIN2 */
#define PCI_CFG_CPU_2_PCI_MEM_WIN3       0x00000064 /* PCI CFG CPU to PCI MEM WIN3 */
#define PCI_CFG_CPU_2_PCI_IO_WIN0        0x00000068 /* PCI CFG CPU to PCI IO WIN0 */
#define PCI_CFG_CPU_2_PCI_IO_WIN1        0x0000006C /* PCI CFG CPU to PCI IO WIN1 */
#define PCI_CFG_CPU_2_PCI_IO_WIN2        0x00000070 /* PCI CFG CPU to PCI IO WIN2 */
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL    0x00000074 /* PCI CFG PCI SDRAM Endian Control */

/**********************************************************************
 *BGE_MEM_BASE
 **********************************************************************/
/* reserved0 [19:00] -  */
#define BGE_MEM_BASE_reserved0_ALIGN                    0
#define BGE_MEM_BASE_reserved0_BITS                     20
#define BGE_MEM_BASE_reserved0_MASK                     0x000FFFFFUL
#define BGE_MEM_BASE_reserved0_SHIFT                    0

/* MEM_BASE [31:20] - unsigned */
#define BGE_MEM_BASE_MEM_BASE_ALIGN                     0
#define BGE_MEM_BASE_MEM_BASE_BITS                      12
#define BGE_MEM_BASE_MEM_BASE_MASK                      0xFFF00000UL
#define BGE_MEM_BASE_MEM_BASE_SHIFT                     20

/**********************************************************************
 *BGE_PM_CTRL
 **********************************************************************/
/* DIS_PIRANHA_CLK [00:00] - boolean */
#define BGE_PM_CTRL_DIS_PIRANHA_CLK_ALIGN               0
#define BGE_PM_CTRL_DIS_PIRANHA_CLK_BITS                1
#define BGE_PM_CTRL_DIS_PIRANHA_CLK_MASK                0x00000001UL
#define BGE_PM_CTRL_DIS_PIRANHA_CLK_SHIFT               0

/* DIS_VID_XPORT_CLK [01:01] - boolean */
#define BGE_PM_CTRL_DIS_VID_XPORT_CLK_ALIGN             0
#define BGE_PM_CTRL_DIS_VID_XPORT_CLK_BITS              1
#define BGE_PM_CTRL_DIS_VID_XPORT_CLK_MASK              0x00000002UL
#define BGE_PM_CTRL_DIS_VID_XPORT_CLK_SHIFT             1

/* DIS_DATA_XPORT_CLK [02:02] - boolean */
#define BGE_PM_CTRL_DIS_DATA_XPORT_CLK_ALIGN            0
#define BGE_PM_CTRL_DIS_DATA_XPORT_CLK_BITS             1
#define BGE_PM_CTRL_DIS_DATA_XPORT_CLK_MASK             0x00000004UL
#define BGE_PM_CTRL_DIS_DATA_XPORT_CLK_SHIFT            2

/* DIS_AUD_XPORT_CLK [03:03] - boolean */
#define BGE_PM_CTRL_DIS_AUD_XPORT_CLK_ALIGN             0
#define BGE_PM_CTRL_DIS_AUD_XPORT_CLK_BITS              1
#define BGE_PM_CTRL_DIS_AUD_XPORT_CLK_MASK              0x00000008UL
#define BGE_PM_CTRL_DIS_AUD_XPORT_CLK_SHIFT             3

/* DIS_PAXEL_CLK [04:04] - boolean */
#define BGE_PM_CTRL_DIS_PAXEL_CLK_ALIGN                 0
#define BGE_PM_CTRL_DIS_PAXEL_CLK_BITS                  1
#define BGE_PM_CTRL_DIS_PAXEL_CLK_MASK                  0x00000010UL
#define BGE_PM_CTRL_DIS_PAXEL_CLK_SHIFT                 4

/* DIS_IO_CLK [05:05] - boolean */
#define BGE_PM_CTRL_DIS_IO_CLK_ALIGN                    0
#define BGE_PM_CTRL_DIS_IO_CLK_BITS                     1
#define BGE_PM_CTRL_DIS_IO_CLK_MASK                     0x00000020UL
#define BGE_PM_CTRL_DIS_IO_CLK_SHIFT                    5

/* DIS_GFX_CLK [06:06] - boolean */
#define BGE_PM_CTRL_DIS_GFX_CLK_ALIGN                   0
#define BGE_PM_CTRL_DIS_GFX_CLK_BITS                    1
#define BGE_PM_CTRL_DIS_GFX_CLK_MASK                    0x00000040UL
#define BGE_PM_CTRL_DIS_GFX_CLK_SHIFT                   6

/* DIS_SIMU_HD_SD_CLK [07:07] - boolean */
#define BGE_PM_CTRL_DIS_SIMU_HD_SD_CLK_ALIGN            0
#define BGE_PM_CTRL_DIS_SIMU_HD_SD_CLK_BITS             1
#define BGE_PM_CTRL_DIS_SIMU_HD_SD_CLK_MASK             0x00000080UL
#define BGE_PM_CTRL_DIS_SIMU_HD_SD_CLK_SHIFT            7

/* DIS_SD_VEC_CLK [08:08] - boolean */
#define BGE_PM_CTRL_DIS_SD_VEC_CLK_ALIGN                0
#define BGE_PM_CTRL_DIS_SD_VEC_CLK_BITS                 1
#define BGE_PM_CTRL_DIS_SD_VEC_CLK_MASK                 0x00000100UL
#define BGE_PM_CTRL_DIS_SD_VEC_CLK_SHIFT                8

/* DIS_VIDEO_DISP_CLK [09:09] - boolean */
#define BGE_PM_CTRL_DIS_VIDEO_DISP_CLK_ALIGN            0
#define BGE_PM_CTRL_DIS_VIDEO_DISP_CLK_BITS             1
#define BGE_PM_CTRL_DIS_VIDEO_DISP_CLK_MASK             0x00000200UL
#define BGE_PM_CTRL_DIS_VIDEO_DISP_CLK_SHIFT            9

/* DIS_ANA_VIDEO_CLK [10:10] - boolean */
#define BGE_PM_CTRL_DIS_ANA_VIDEO_CLK_ALIGN             0
#define BGE_PM_CTRL_DIS_ANA_VIDEO_CLK_BITS              1
#define BGE_PM_CTRL_DIS_ANA_VIDEO_CLK_MASK              0x00000400UL
#define BGE_PM_CTRL_DIS_ANA_VIDEO_CLK_SHIFT             10

/* DIS_PCM_AUD_CLK [11:11] - boolean */
#define BGE_PM_CTRL_DIS_PCM_AUD_CLK_ALIGN               0
#define BGE_PM_CTRL_DIS_PCM_AUD_CLK_BITS                1
#define BGE_PM_CTRL_DIS_PCM_AUD_CLK_MASK                0x00000800UL
#define BGE_PM_CTRL_DIS_PCM_AUD_CLK_SHIFT               11

/* DIS_SMART_CARD_CLK [12:12] - boolean */
#define BGE_PM_CTRL_DIS_SMART_CARD_CLK_ALIGN            0
#define BGE_PM_CTRL_DIS_SMART_CARD_CLK_BITS             1
#define BGE_PM_CTRL_DIS_SMART_CARD_CLK_MASK             0x00001000UL
#define BGE_PM_CTRL_DIS_SMART_CARD_CLK_SHIFT            12

/* DIS_ADC [13:13] - boolean */
#define BGE_PM_CTRL_DIS_ADC_ALIGN                       0
#define BGE_PM_CTRL_DIS_ADC_BITS                        1
#define BGE_PM_CTRL_DIS_ADC_MASK                        0x00002000UL
#define BGE_PM_CTRL_DIS_ADC_SHIFT                       13

/* DIS_BLUE_DAC [14:14] - boolean */
#define BGE_PM_CTRL_DIS_BLUE_DAC_ALIGN                  0
#define BGE_PM_CTRL_DIS_BLUE_DAC_BITS                   1
#define BGE_PM_CTRL_DIS_BLUE_DAC_MASK                   0x00004000UL
#define BGE_PM_CTRL_DIS_BLUE_DAC_SHIFT                  14

/* DIS_GREEN_DAC [15:15] - boolean */
#define BGE_PM_CTRL_DIS_GREEN_DAC_ALIGN                 0
#define BGE_PM_CTRL_DIS_GREEN_DAC_BITS                  1
#define BGE_PM_CTRL_DIS_GREEN_DAC_MASK                  0x00008000UL
#define BGE_PM_CTRL_DIS_GREEN_DAC_SHIFT                 15

/* DIS_RED_DAC [16:16] - boolean */
#define BGE_PM_CTRL_DIS_RED_DAC_ALIGN                   0
#define BGE_PM_CTRL_DIS_RED_DAC_BITS                    1
#define BGE_PM_CTRL_DIS_RED_DAC_MASK                    0x00010000UL
#define BGE_PM_CTRL_DIS_RED_DAC_SHIFT                   16

/* DIS_CHROMA_DAC [17:17] - boolean */
#define BGE_PM_CTRL_DIS_CHROMA_DAC_ALIGN                0
#define BGE_PM_CTRL_DIS_CHROMA_DAC_BITS                 1
#define BGE_PM_CTRL_DIS_CHROMA_DAC_MASK                 0x00020000UL
#define BGE_PM_CTRL_DIS_CHROMA_DAC_SHIFT                17

/* DIS_LUMA_DAC [18:18] - boolean */
#define BGE_PM_CTRL_DIS_LUMA_DAC_ALIGN                  0
#define BGE_PM_CTRL_DIS_LUMA_DAC_BITS                   1
#define BGE_PM_CTRL_DIS_LUMA_DAC_MASK                   0x00040000UL
#define BGE_PM_CTRL_DIS_LUMA_DAC_SHIFT                  18

/* DIS_SDRAM_CLK0 [19:19] - boolean */
#define BGE_PM_CTRL_DIS_SDRAM_CLK0_ALIGN                0
#define BGE_PM_CTRL_DIS_SDRAM_CLK0_BITS                 1
#define BGE_PM_CTRL_DIS_SDRAM_CLK0_MASK                 0x00080000UL
#define BGE_PM_CTRL_DIS_SDRAM_CLK0_SHIFT                19

/* DIS_SDRAM_CLK1 [20:20] - boolean */
#define BGE_PM_CTRL_DIS_SDRAM_CLK1_ALIGN                0
#define BGE_PM_CTRL_DIS_SDRAM_CLK1_BITS                 1
#define BGE_PM_CTRL_DIS_SDRAM_CLK1_MASK                 0x00100000UL
#define BGE_PM_CTRL_DIS_SDRAM_CLK1_SHIFT                20

/* DIS_SDRAM_CLK2 [21:21] - boolean */
#define BGE_PM_CTRL_DIS_SDRAM_CLK2_ALIGN                0
#define BGE_PM_CTRL_DIS_SDRAM_CLK2_BITS                 1
#define BGE_PM_CTRL_DIS_SDRAM_CLK2_MASK                 0x00200000UL
#define BGE_PM_CTRL_DIS_SDRAM_CLK2_SHIFT                21

/* DIS_SDRAM_CLK3 [22:22] - boolean */
#define BGE_PM_CTRL_DIS_SDRAM_CLK3_ALIGN                0
#define BGE_PM_CTRL_DIS_SDRAM_CLK3_BITS                 1
#define BGE_PM_CTRL_DIS_SDRAM_CLK3_MASK                 0x00400000UL
#define BGE_PM_CTRL_DIS_SDRAM_CLK3_SHIFT                22

/* DIS_COMPOSITE_DAC [23:23] - boolean */
#define BGE_PM_CTRL_DIS_COMPOSITE_DAC_ALIGN             0
#define BGE_PM_CTRL_DIS_COMPOSITE_DAC_BITS              1
#define BGE_PM_CTRL_DIS_COMPOSITE_DAC_MASK              0x00800000UL
#define BGE_PM_CTRL_DIS_COMPOSITE_DAC_SHIFT             23

/* DIS_2ND_HD_DENC [24:24] - boolean */
#define BGE_PM_CTRL_DIS_2ND_HD_DENC_ALIGN               0
#define BGE_PM_CTRL_DIS_2ND_HD_DENC_BITS                1
#define BGE_PM_CTRL_DIS_2ND_HD_DENC_MASK                0x01000000UL
#define BGE_PM_CTRL_DIS_2ND_HD_DENC_SHIFT               24

/* DIS_2ND_VDEC [25:25] - boolean */
#define BGE_PM_CTRL_DIS_2ND_VDEC_ALIGN                  0
#define BGE_PM_CTRL_DIS_2ND_VDEC_BITS                   1
#define BGE_PM_CTRL_DIS_2ND_VDEC_MASK                   0x02000000UL
#define BGE_PM_CTRL_DIS_2ND_VDEC_SHIFT                  25

/* reserved0 [31:26] -  */
#define BGE_PM_CTRL_reserved0_ALIGN                     0
#define BGE_PM_CTRL_reserved0_BITS                      6
#define BGE_PM_CTRL_reserved0_MASK                      0xFC000000UL
#define BGE_PM_CTRL_reserved0_SHIFT                     26

/**********************************************************************
 *BGE_MEM_CTRL
 **********************************************************************/
/* MEMORY_SIZE [07:00] - unsigned */
#define BGE_MEM_CTRL_MEMORY_SIZE_ALIGN                  0
#define BGE_MEM_CTRL_MEMORY_SIZE_BITS                   8
#define BGE_MEM_CTRL_MEMORY_SIZE_MASK                   0x000000FFUL
#define BGE_MEM_CTRL_MEMORY_SIZE_SHIFT                  0

/* reserved0 [09:08] -  */
#define BGE_MEM_CTRL_reserved0_ALIGN                    0
#define BGE_MEM_CTRL_reserved0_BITS                     2
#define BGE_MEM_CTRL_reserved0_MASK                     0x00000300UL
#define BGE_MEM_CTRL_reserved0_SHIFT                    8

/* SC_RESET [10:10] - boolean */
#define BGE_MEM_CTRL_SC_RESET_ALIGN                     0
#define BGE_MEM_CTRL_SC_RESET_BITS                      1
#define BGE_MEM_CTRL_SC_RESET_MASK                      0x00000400UL
#define BGE_MEM_CTRL_SC_RESET_SHIFT                     10

/* EXT_SC_CLK_SEL [11:11] - boolean */
#define BGE_MEM_CTRL_EXT_SC_CLK_SEL_ALIGN               0
#define BGE_MEM_CTRL_EXT_SC_CLK_SEL_BITS                1
#define BGE_MEM_CTRL_EXT_SC_CLK_SEL_MASK                0x00000800UL
#define BGE_MEM_CTRL_EXT_SC_CLK_SEL_SHIFT               11

/* SC0_PAD_ENA [12:12] - boolean */
#define BGE_MEM_CTRL_SC0_PAD_ENA_ALIGN                  0
#define BGE_MEM_CTRL_SC0_PAD_ENA_BITS                   1
#define BGE_MEM_CTRL_SC0_PAD_ENA_MASK                   0x00001000UL
#define BGE_MEM_CTRL_SC0_PAD_ENA_SHIFT                  12

/* SC1_PAD_ENA [13:13] - boolean */
#define BGE_MEM_CTRL_SC1_PAD_ENA_ALIGN                  0
#define BGE_MEM_CTRL_SC1_PAD_ENA_BITS                   1
#define BGE_MEM_CTRL_SC1_PAD_ENA_MASK                   0x00002000UL
#define BGE_MEM_CTRL_SC1_PAD_ENA_SHIFT                  13

/* SC_TESTMODE [14:14] - boolean */
#define BGE_MEM_CTRL_SC_TESTMODE_ALIGN                  0
#define BGE_MEM_CTRL_SC_TESTMODE_BITS                   1
#define BGE_MEM_CTRL_SC_TESTMODE_MASK                   0x00004000UL
#define BGE_MEM_CTRL_SC_TESTMODE_SHIFT                  14

/* RAMBIST_FLAG_49 [15:15] - boolean */
#define BGE_MEM_CTRL_RAMBIST_FLAG_49_ALIGN              0
#define BGE_MEM_CTRL_RAMBIST_FLAG_49_BITS               1
#define BGE_MEM_CTRL_RAMBIST_FLAG_49_MASK               0x00008000UL
#define BGE_MEM_CTRL_RAMBIST_FLAG_49_SHIFT              15

/* RAMBIST_FLAG_50 [16:16] - boolean */
#define BGE_MEM_CTRL_RAMBIST_FLAG_50_ALIGN              0
#define BGE_MEM_CTRL_RAMBIST_FLAG_50_BITS               1
#define BGE_MEM_CTRL_RAMBIST_FLAG_50_MASK               0x00010000UL
#define BGE_MEM_CTRL_RAMBIST_FLAG_50_SHIFT              16

/* RAMBIST_FLAG_51 [17:17] - boolean */
#define BGE_MEM_CTRL_RAMBIST_FLAG_51_ALIGN              0
#define BGE_MEM_CTRL_RAMBIST_FLAG_51_BITS               1
#define BGE_MEM_CTRL_RAMBIST_FLAG_51_MASK               0x00020000UL
#define BGE_MEM_CTRL_RAMBIST_FLAG_51_SHIFT              17

/* RAMBIST_FLAG_52 [18:18] - boolean */
#define BGE_MEM_CTRL_RAMBIST_FLAG_52_ALIGN              0
#define BGE_MEM_CTRL_RAMBIST_FLAG_52_BITS               1
#define BGE_MEM_CTRL_RAMBIST_FLAG_52_MASK               0x00040000UL
#define BGE_MEM_CTRL_RAMBIST_FLAG_52_SHIFT              18

/* RAMBIST_FLAG_53 [19:19] - boolean */
#define BGE_MEM_CTRL_RAMBIST_FLAG_53_ALIGN              0
#define BGE_MEM_CTRL_RAMBIST_FLAG_53_BITS               1
#define BGE_MEM_CTRL_RAMBIST_FLAG_53_MASK               0x00080000UL
#define BGE_MEM_CTRL_RAMBIST_FLAG_53_SHIFT              19

/* RAMBIST_FLAG_54 [20:20] - boolean */
#define BGE_MEM_CTRL_RAMBIST_FLAG_54_ALIGN              0
#define BGE_MEM_CTRL_RAMBIST_FLAG_54_BITS               1
#define BGE_MEM_CTRL_RAMBIST_FLAG_54_MASK               0x00100000UL
#define BGE_MEM_CTRL_RAMBIST_FLAG_54_SHIFT              20

/* RAMBIST_FLAG_55 [21:21] - boolean */
#define BGE_MEM_CTRL_RAMBIST_FLAG_55_ALIGN              0
#define BGE_MEM_CTRL_RAMBIST_FLAG_55_BITS               1
#define BGE_MEM_CTRL_RAMBIST_FLAG_55_MASK               0x00200000UL
#define BGE_MEM_CTRL_RAMBIST_FLAG_55_SHIFT              21

/* reserved1 [31:22] -  */
#define BGE_MEM_CTRL_reserved1_ALIGN                    0
#define BGE_MEM_CTRL_reserved1_BITS                     10
#define BGE_MEM_CTRL_reserved1_MASK                     0xFFC00000UL
#define BGE_MEM_CTRL_reserved1_SHIFT                    22

/**********************************************************************
 *BGE_GP_CTRL
 **********************************************************************/
/* reserved0 [07:00] -  */
#define BGE_GP_CTRL_reserved0_ALIGN                     0
#define BGE_GP_CTRL_reserved0_BITS                      8
#define BGE_GP_CTRL_reserved0_MASK                      0x000000FFUL
#define BGE_GP_CTRL_reserved0_SHIFT                     0

/* GPIO_IN [15:08] - unsigned */
#define BGE_GP_CTRL_GPIO_IN_ALIGN                       0
#define BGE_GP_CTRL_GPIO_IN_BITS                        8
#define BGE_GP_CTRL_GPIO_IN_MASK                        0x0000FF00UL
#define BGE_GP_CTRL_GPIO_IN_SHIFT                       8

/* GPIO_DIR [23:16] - unsigned */
#define BGE_GP_CTRL_GPIO_DIR_ALIGN                      0
#define BGE_GP_CTRL_GPIO_DIR_BITS                       8
#define BGE_GP_CTRL_GPIO_DIR_MASK                       0x00FF0000UL
#define BGE_GP_CTRL_GPIO_DIR_SHIFT                      16

/* GPIO_OUT [31:24] - unsigned */
#define BGE_GP_CTRL_GPIO_OUT_ALIGN                      0
#define BGE_GP_CTRL_GPIO_OUT_BITS                       8
#define BGE_GP_CTRL_GPIO_OUT_MASK                       0xFF000000UL
#define BGE_GP_CTRL_GPIO_OUT_SHIFT                      24

/**********************************************************************
 *BGE_CPU_CTRL
 **********************************************************************/
/* ILL_RDY_RET [00:00] - boolean */
#define BGE_CPU_CTRL_ILL_RDY_RET_ALIGN                  0
#define BGE_CPU_CTRL_ILL_RDY_RET_BITS                   1
#define BGE_CPU_CTRL_ILL_RDY_RET_MASK                   0x00000001UL
#define BGE_CPU_CTRL_ILL_RDY_RET_SHIFT                  0

/* WARM_RESET [01:01] - boolean */
#define BGE_CPU_CTRL_WARM_RESET_ALIGN                   0
#define BGE_CPU_CTRL_WARM_RESET_BITS                    1
#define BGE_CPU_CTRL_WARM_RESET_MASK                    0x00000002UL
#define BGE_CPU_CTRL_WARM_RESET_SHIFT                   1

/* COLD_RESET [02:02] - boolean */
#define BGE_CPU_CTRL_COLD_RESET_ALIGN                   0
#define BGE_CPU_CTRL_COLD_RESET_BITS                    1
#define BGE_CPU_CTRL_COLD_RESET_MASK                    0x00000004UL
#define BGE_CPU_CTRL_COLD_RESET_SHIFT                   2

/* INTR_HIGH [03:03] - boolean */
#define BGE_CPU_CTRL_INTR_HIGH_ALIGN                    0
#define BGE_CPU_CTRL_INTR_HIGH_BITS                     1
#define BGE_CPU_CTRL_INTR_HIGH_MASK                     0x00000008UL
#define BGE_CPU_CTRL_INTR_HIGH_SHIFT                    3

/* LTL_ENDIAN [04:04] - boolean */
#define BGE_CPU_CTRL_LTL_ENDIAN_ALIGN                   0
#define BGE_CPU_CTRL_LTL_ENDIAN_BITS                    1
#define BGE_CPU_CTRL_LTL_ENDIAN_MASK                    0x00000010UL
#define BGE_CPU_CTRL_LTL_ENDIAN_SHIFT                   4

/* INTR_OE [05:05] - boolean */
#define BGE_CPU_CTRL_INTR_OE_ALIGN                      0
#define BGE_CPU_CTRL_INTR_OE_BITS                       1
#define BGE_CPU_CTRL_INTR_OE_MASK                       0x00000020UL
#define BGE_CPU_CTRL_INTR_OE_SHIFT                      5

/* FIFO_EMPTY [06:06] - boolean */
#define BGE_CPU_CTRL_FIFO_EMPTY_ALIGN                   0
#define BGE_CPU_CTRL_FIFO_EMPTY_BITS                    1
#define BGE_CPU_CTRL_FIFO_EMPTY_MASK                    0x00000040UL
#define BGE_CPU_CTRL_FIFO_EMPTY_SHIFT                   6

/* FIFO_FULL [07:07] - boolean */
#define BGE_CPU_CTRL_FIFO_FULL_ALIGN                    0
#define BGE_CPU_CTRL_FIFO_FULL_BITS                     1
#define BGE_CPU_CTRL_FIFO_FULL_MASK                     0x00000080UL
#define BGE_CPU_CTRL_FIFO_FULL_SHIFT                    7

/* DMA_CMD_EMPTY [08:08] - boolean */
#define BGE_CPU_CTRL_DMA_CMD_EMPTY_ALIGN                0
#define BGE_CPU_CTRL_DMA_CMD_EMPTY_BITS                 1
#define BGE_CPU_CTRL_DMA_CMD_EMPTY_MASK                 0x00000100UL
#define BGE_CPU_CTRL_DMA_CMD_EMPTY_SHIFT                8

/* DMA_CMD_FULL [09:09] - boolean */
#define BGE_CPU_CTRL_DMA_CMD_FULL_ALIGN                 0
#define BGE_CPU_CTRL_DMA_CMD_FULL_BITS                  1
#define BGE_CPU_CTRL_DMA_CMD_FULL_MASK                  0x00000200UL
#define BGE_CPU_CTRL_DMA_CMD_FULL_SHIFT                 9

/* DMA_CMD_RD_PTR [11:10] - unsigned */
#define BGE_CPU_CTRL_DMA_CMD_RD_PTR_ALIGN               0
#define BGE_CPU_CTRL_DMA_CMD_RD_PTR_BITS                2
#define BGE_CPU_CTRL_DMA_CMD_RD_PTR_MASK                0x00000C00UL
#define BGE_CPU_CTRL_DMA_CMD_RD_PTR_SHIFT               10

/* DMA_CMD_WR_PTR [13:12] - unsigned */
#define BGE_CPU_CTRL_DMA_CMD_WR_PTR_ALIGN               0
#define BGE_CPU_CTRL_DMA_CMD_WR_PTR_BITS                2
#define BGE_CPU_CTRL_DMA_CMD_WR_PTR_MASK                0x00003000UL
#define BGE_CPU_CTRL_DMA_CMD_WR_PTR_SHIFT               12

/* CPU_TYPE [14:14] - boolean */
#define BGE_CPU_CTRL_CPU_TYPE_ALIGN                     0
#define BGE_CPU_CTRL_CPU_TYPE_BITS                      1
#define BGE_CPU_CTRL_CPU_TYPE_MASK                      0x00004000UL
#define BGE_CPU_CTRL_CPU_TYPE_SHIFT                     14

/* RAMBIST_FLAG_32 [15:15] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_32_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_32_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_32_MASK               0x00008000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_32_SHIFT              15

/* RAMBIST_FLAG_33 [16:16] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_33_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_33_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_33_MASK               0x00010000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_33_SHIFT              16

/* RAMBIST_FLAG_34 [17:17] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_34_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_34_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_34_MASK               0x00020000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_34_SHIFT              17

/* RAMBIST_FLAG_35 [18:18] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_35_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_35_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_35_MASK               0x00040000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_35_SHIFT              18

/* RAMBIST_FLAG_36 [19:19] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_36_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_36_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_36_MASK               0x00080000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_36_SHIFT              19

/* RAMBIST_FLAG_37 [20:20] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_37_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_37_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_37_MASK               0x00100000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_37_SHIFT              20

/* RAMBIST_FLAG_38 [21:21] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_38_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_38_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_38_MASK               0x00200000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_38_SHIFT              21

/* RAMBIST_FLAG_39 [22:22] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_39_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_39_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_39_MASK               0x00400000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_39_SHIFT              22

/* RAMBIST_FLAG_40 [23:23] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_40_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_40_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_40_MASK               0x00800000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_40_SHIFT              23

/* RAMBIST_FLAG_41 [24:24] - boolean */
#define BGE_CPU_CTRL_RAMBIST_FLAG_41_ALIGN              0
#define BGE_CPU_CTRL_RAMBIST_FLAG_41_BITS               1
#define BGE_CPU_CTRL_RAMBIST_FLAG_41_MASK               0x01000000UL
#define BGE_CPU_CTRL_RAMBIST_FLAG_41_SHIFT              24

/* STRAP_PCI_SLAVE [25:25] - boolean */
#define BGE_CPU_CTRL_STRAP_PCI_SLAVE_ALIGN              0
#define BGE_CPU_CTRL_STRAP_PCI_SLAVE_BITS               1
#define BGE_CPU_CTRL_STRAP_PCI_SLAVE_MASK               0x02000000UL
#define BGE_CPU_CTRL_STRAP_PCI_SLAVE_SHIFT              25

/* reserved0 [26:26] -  */
#define BGE_CPU_CTRL_reserved0_ALIGN                    0
#define BGE_CPU_CTRL_reserved0_BITS                     1
#define BGE_CPU_CTRL_reserved0_MASK                     0x04000000UL
#define BGE_CPU_CTRL_reserved0_SHIFT                    26

/* STRAP_REG_HI [27:27] - boolean */
#define BGE_CPU_CTRL_STRAP_REG_HI_ALIGN                 0
#define BGE_CPU_CTRL_STRAP_REG_HI_BITS                  1
#define BGE_CPU_CTRL_STRAP_REG_HI_MASK                  0x08000000UL
#define BGE_CPU_CTRL_STRAP_REG_HI_SHIFT                 27

/* STRAP_CPU_CLK [28:28] - boolean */
#define BGE_CPU_CTRL_STRAP_CPU_CLK_ALIGN                0
#define BGE_CPU_CTRL_STRAP_CPU_CLK_BITS                 1
#define BGE_CPU_CTRL_STRAP_CPU_CLK_MASK                 0x10000000UL
#define BGE_CPU_CTRL_STRAP_CPU_CLK_SHIFT                28

/* STRAP_CORE_CLK [29:29] - boolean */
#define BGE_CPU_CTRL_STRAP_CORE_CLK_ALIGN               0
#define BGE_CPU_CTRL_STRAP_CORE_CLK_BITS                1
#define BGE_CPU_CTRL_STRAP_CORE_CLK_MASK                0x20000000UL
#define BGE_CPU_CTRL_STRAP_CORE_CLK_SHIFT               29

/* STRAP_SDRAM_CLK [30:30] - boolean */
#define BGE_CPU_CTRL_STRAP_SDRAM_CLK_ALIGN              0
#define BGE_CPU_CTRL_STRAP_SDRAM_CLK_BITS               1
#define BGE_CPU_CTRL_STRAP_SDRAM_CLK_MASK               0x40000000UL
#define BGE_CPU_CTRL_STRAP_SDRAM_CLK_SHIFT              30

/* STRAP_ROM [31:31] - boolean */
#define BGE_CPU_CTRL_STRAP_ROM_ALIGN                    0
#define BGE_CPU_CTRL_STRAP_ROM_BITS                     1
#define BGE_CPU_CTRL_STRAP_ROM_MASK                     0x80000000UL
#define BGE_CPU_CTRL_STRAP_ROM_SHIFT                    31

/**********************************************************************
 *BGE_WD_MEM_START
 **********************************************************************/
/* Data [25:00] - unsigned */
#define BGE_WD_MEM_START_Data_ALIGN                     0
#define BGE_WD_MEM_START_Data_BITS                      26
#define BGE_WD_MEM_START_Data_MASK                      0x03FFFFFFUL
#define BGE_WD_MEM_START_Data_SHIFT                     0

/* reserved0 [31:26] -  */
#define BGE_WD_MEM_START_reserved0_ALIGN                0
#define BGE_WD_MEM_START_reserved0_BITS                 6
#define BGE_WD_MEM_START_reserved0_MASK                 0xFC000000UL
#define BGE_WD_MEM_START_reserved0_SHIFT                26

/**********************************************************************
 *BGE_INTR_ENA
 **********************************************************************/
/* MPEG_INT [00:00] - boolean */
#define BGE_INTR_ENA_MPEG_INT_ALIGN                     0
#define BGE_INTR_ENA_MPEG_INT_BITS                      1
#define BGE_INTR_ENA_MPEG_INT_MASK                      0x00000001UL
#define BGE_INTR_ENA_MPEG_INT_SHIFT                     0

/* ADP_X_INTR [01:01] - boolean */
#define BGE_INTR_ENA_ADP_X_INTR_ALIGN                   0
#define BGE_INTR_ENA_ADP_X_INTR_BITS                    1
#define BGE_INTR_ENA_ADP_X_INTR_MASK                    0x00000002UL
#define BGE_INTR_ENA_ADP_X_INTR_SHIFT                   1

/* IO_DMA_DONE [02:02] - boolean */
#define BGE_INTR_ENA_IO_DMA_DONE_ALIGN                  0
#define BGE_INTR_ENA_IO_DMA_DONE_BITS                   1
#define BGE_INTR_ENA_IO_DMA_DONE_MASK                   0x00000004UL
#define BGE_INTR_ENA_IO_DMA_DONE_SHIFT                  2

/* DMA_CMD_DONE [03:03] - boolean */
#define BGE_INTR_ENA_DMA_CMD_DONE_ALIGN                 0
#define BGE_INTR_ENA_DMA_CMD_DONE_BITS                  1
#define BGE_INTR_ENA_DMA_CMD_DONE_MASK                  0x00000008UL
#define BGE_INTR_ENA_DMA_CMD_DONE_SHIFT                 3

/* AUDIO_INTR [04:04] - boolean */
#define BGE_INTR_ENA_AUDIO_INTR_ALIGN                   0
#define BGE_INTR_ENA_AUDIO_INTR_BITS                    1
#define BGE_INTR_ENA_AUDIO_INTR_MASK                    0x00000010UL
#define BGE_INTR_ENA_AUDIO_INTR_SHIFT                   4

/* DISP_VSYNC [05:05] - boolean */
#define BGE_INTR_ENA_DISP_VSYNC_ALIGN                   0
#define BGE_INTR_ENA_DISP_VSYNC_BITS                    1
#define BGE_INTR_ENA_DISP_VSYNC_MASK                    0x00000020UL
#define BGE_INTR_ENA_DISP_VSYNC_SHIFT                   5

/* XPT_MSG_INTR [06:06] - boolean */
#define BGE_INTR_ENA_XPT_MSG_INTR_ALIGN                 0
#define BGE_INTR_ENA_XPT_MSG_INTR_BITS                  1
#define BGE_INTR_ENA_XPT_MSG_INTR_MASK                  0x00000040UL
#define BGE_INTR_ENA_XPT_MSG_INTR_SHIFT                 6

/* ANA_VSYNC [07:07] - boolean */
#define BGE_INTR_ENA_ANA_VSYNC_ALIGN                    0
#define BGE_INTR_ENA_ANA_VSYNC_BITS                     1
#define BGE_INTR_ENA_ANA_VSYNC_MASK                     0x00000080UL
#define BGE_INTR_ENA_ANA_VSYNC_SHIFT                    7

/* DISP_END [08:08] - boolean */
#define BGE_INTR_ENA_DISP_END_ALIGN                     0
#define BGE_INTR_ENA_DISP_END_BITS                      1
#define BGE_INTR_ENA_DISP_END_MASK                      0x00000100UL
#define BGE_INTR_ENA_DISP_END_SHIFT                     8

/* RASTER_TF_CMP [09:09] - boolean */
#define BGE_INTR_ENA_RASTER_TF_CMP_ALIGN                0
#define BGE_INTR_ENA_RASTER_TF_CMP_BITS                 1
#define BGE_INTR_ENA_RASTER_TF_CMP_MASK                 0x00000200UL
#define BGE_INTR_ENA_RASTER_TF_CMP_SHIFT                9

/* RASTER_BF_CMP [10:10] - boolean */
#define BGE_INTR_ENA_RASTER_BF_CMP_ALIGN                0
#define BGE_INTR_ENA_RASTER_BF_CMP_BITS                 1
#define BGE_INTR_ENA_RASTER_BF_CMP_MASK                 0x00000400UL
#define BGE_INTR_ENA_RASTER_BF_CMP_SHIFT                10

/* CAP_TF_DONE [11:11] - boolean */
#define BGE_INTR_ENA_CAP_TF_DONE_ALIGN                  0
#define BGE_INTR_ENA_CAP_TF_DONE_BITS                   1
#define BGE_INTR_ENA_CAP_TF_DONE_MASK                   0x00000800UL
#define BGE_INTR_ENA_CAP_TF_DONE_SHIFT                  11

/* CAP_BF_DONE [12:12] - boolean */
#define BGE_INTR_ENA_CAP_BF_DONE_ALIGN                  0
#define BGE_INTR_ENA_CAP_BF_DONE_BITS                   1
#define BGE_INTR_ENA_CAP_BF_DONE_MASK                   0x00001000UL
#define BGE_INTR_ENA_CAP_BF_DONE_SHIFT                  12

/* TMR_OVFL [13:13] - boolean */
#define BGE_INTR_ENA_TMR_OVFL_ALIGN                     0
#define BGE_INTR_ENA_TMR_OVFL_BITS                      1
#define BGE_INTR_ENA_TMR_OVFL_MASK                      0x00002000UL
#define BGE_INTR_ENA_TMR_OVFL_SHIFT                     13

/* TMR_COMP [14:14] - boolean */
#define BGE_INTR_ENA_TMR_COMP_ALIGN                     0
#define BGE_INTR_ENA_TMR_COMP_BITS                      1
#define BGE_INTR_ENA_TMR_COMP_MASK                      0x00004000UL
#define BGE_INTR_ENA_TMR_COMP_SHIFT                     14

/* ILL_INT [15:15] - boolean */
#define BGE_INTR_ENA_ILL_INT_ALIGN                      0
#define BGE_INTR_ENA_ILL_INT_BITS                       1
#define BGE_INTR_ENA_ILL_INT_MASK                       0x00008000UL
#define BGE_INTR_ENA_ILL_INT_SHIFT                      15

/* SOFT_INT1 [16:16] - boolean */
#define BGE_INTR_ENA_SOFT_INT1_ALIGN                    0
#define BGE_INTR_ENA_SOFT_INT1_BITS                     1
#define BGE_INTR_ENA_SOFT_INT1_MASK                     0x00010000UL
#define BGE_INTR_ENA_SOFT_INT1_SHIFT                    16

/* XPT_OVFL_INTR [17:17] - boolean */
#define BGE_INTR_ENA_XPT_OVFL_INTR_ALIGN                0
#define BGE_INTR_ENA_XPT_OVFL_INTR_BITS                 1
#define BGE_INTR_ENA_XPT_OVFL_INTR_MASK                 0x00020000UL
#define BGE_INTR_ENA_XPT_OVFL_INTR_SHIFT                17

/* ADP_INT [18:18] - boolean */
#define BGE_INTR_ENA_ADP_INT_ALIGN                      0
#define BGE_INTR_ENA_ADP_INT_BITS                       1
#define BGE_INTR_ENA_ADP_INT_MASK                       0x00040000UL
#define BGE_INTR_ENA_ADP_INT_SHIFT                      18

/* MEM_DMA_INTR [19:19] - boolean */
#define BGE_INTR_ENA_MEM_DMA_INTR_ALIGN                 0
#define BGE_INTR_ENA_MEM_DMA_INTR_BITS                  1
#define BGE_INTR_ENA_MEM_DMA_INTR_MASK                  0x00080000UL
#define BGE_INTR_ENA_MEM_DMA_INTR_SHIFT                 19

/* PX3D_INTR [20:20] - boolean */
#define BGE_INTR_ENA_PX3D_INTR_ALIGN                    0
#define BGE_INTR_ENA_PX3D_INTR_BITS                     1
#define BGE_INTR_ENA_PX3D_INTR_MASK                     0x00100000UL
#define BGE_INTR_ENA_PX3D_INTR_SHIFT                    20

/* DISP_VSYNC1 [21:21] - boolean */
#define BGE_INTR_ENA_DISP_VSYNC1_ALIGN                  0
#define BGE_INTR_ENA_DISP_VSYNC1_BITS                   1
#define BGE_INTR_ENA_DISP_VSYNC1_MASK                   0x00200000UL
#define BGE_INTR_ENA_DISP_VSYNC1_SHIFT                  21

/* SMART_INTR [22:22] - boolean */
#define BGE_INTR_ENA_SMART_INTR_ALIGN                   0
#define BGE_INTR_ENA_SMART_INTR_BITS                    1
#define BGE_INTR_ENA_SMART_INTR_MASK                    0x00400000UL
#define BGE_INTR_ENA_SMART_INTR_SHIFT                   22

/* IIC_INTR [23:23] - boolean */
#define BGE_INTR_ENA_IIC_INTR_ALIGN                     0
#define BGE_INTR_ENA_IIC_INTR_BITS                      1
#define BGE_INTR_ENA_IIC_INTR_MASK                      0x00800000UL
#define BGE_INTR_ENA_IIC_INTR_SHIFT                     23

/* DISP_END1 [24:24] - boolean */
#define BGE_INTR_ENA_DISP_END1_ALIGN                    0
#define BGE_INTR_ENA_DISP_END1_BITS                     1
#define BGE_INTR_ENA_DISP_END1_MASK                     0x01000000UL
#define BGE_INTR_ENA_DISP_END1_SHIFT                    24

/* SD_RASTER_TF_CMP [25:25] - boolean */
#define BGE_INTR_ENA_SD_RASTER_TF_CMP_ALIGN             0
#define BGE_INTR_ENA_SD_RASTER_TF_CMP_BITS              1
#define BGE_INTR_ENA_SD_RASTER_TF_CMP_MASK              0x02000000UL
#define BGE_INTR_ENA_SD_RASTER_TF_CMP_SHIFT             25

/* RASTER_BF_CMP1 [26:26] - boolean */
#define BGE_INTR_ENA_RASTER_BF_CMP1_ALIGN               0
#define BGE_INTR_ENA_RASTER_BF_CMP1_BITS                1
#define BGE_INTR_ENA_RASTER_BF_CMP1_MASK                0x04000000UL
#define BGE_INTR_ENA_RASTER_BF_CMP1_SHIFT               26

/* SD_RASTER_BF_CMP [27:27] - boolean */
#define BGE_INTR_ENA_SD_RASTER_BF_CMP_ALIGN             0
#define BGE_INTR_ENA_SD_RASTER_BF_CMP_BITS              1
#define BGE_INTR_ENA_SD_RASTER_BF_CMP_MASK              0x08000000UL
#define BGE_INTR_ENA_SD_RASTER_BF_CMP_SHIFT             27

/* CAP_BF_DONE1 [28:28] - boolean */
#define BGE_INTR_ENA_CAP_BF_DONE1_ALIGN                 0
#define BGE_INTR_ENA_CAP_BF_DONE1_BITS                  1
#define BGE_INTR_ENA_CAP_BF_DONE1_MASK                  0x10000000UL
#define BGE_INTR_ENA_CAP_BF_DONE1_SHIFT                 28

/* SD_DISP_END [29:29] - boolean */
#define BGE_INTR_ENA_SD_DISP_END_ALIGN                  0
#define BGE_INTR_ENA_SD_DISP_END_BITS                   1
#define BGE_INTR_ENA_SD_DISP_END_MASK                   0x20000000UL
#define BGE_INTR_ENA_SD_DISP_END_SHIFT                  29

/* OX_INT [30:30] - boolean */
#define BGE_INTR_ENA_OX_INT_ALIGN                       0
#define BGE_INTR_ENA_OX_INT_BITS                        1
#define BGE_INTR_ENA_OX_INT_MASK                        0x40000000UL
#define BGE_INTR_ENA_OX_INT_SHIFT                       30

/* PCI_INT [31:31] - boolean */
#define BGE_INTR_ENA_PCI_INT_ALIGN                      0
#define BGE_INTR_ENA_PCI_INT_BITS                       1
#define BGE_INTR_ENA_PCI_INT_MASK                       0x80000000UL
#define BGE_INTR_ENA_PCI_INT_SHIFT                      31

/* MPEG_INT [00:00] - boolean */
#define BGE_INTR_CLEAR_MPEG_INT_ALIGN                   0
#define BGE_INTR_CLEAR_MPEG_INT_BITS                    1
#define BGE_INTR_CLEAR_MPEG_INT_MASK                    0x00000001UL
#define BGE_INTR_CLEAR_MPEG_INT_SHIFT                   0

/* ADP_X_INTR [01:01] - boolean */
#define BGE_INTR_CLEAR_ADP_X_INTR_ALIGN                 0
#define BGE_INTR_CLEAR_ADP_X_INTR_BITS                  1
#define BGE_INTR_CLEAR_ADP_X_INTR_MASK                  0x00000002UL
#define BGE_INTR_CLEAR_ADP_X_INTR_SHIFT                 1

/* IO_DMA_DONE [02:02] - boolean */
#define BGE_INTR_CLEAR_IO_DMA_DONE_ALIGN                0
#define BGE_INTR_CLEAR_IO_DMA_DONE_BITS                 1
#define BGE_INTR_CLEAR_IO_DMA_DONE_MASK                 0x00000004UL
#define BGE_INTR_CLEAR_IO_DMA_DONE_SHIFT                2

/* DMA_CMD_DONE [03:03] - boolean */
#define BGE_INTR_CLEAR_DMA_CMD_DONE_ALIGN               0
#define BGE_INTR_CLEAR_DMA_CMD_DONE_BITS                1
#define BGE_INTR_CLEAR_DMA_CMD_DONE_MASK                0x00000008UL
#define BGE_INTR_CLEAR_DMA_CMD_DONE_SHIFT               3

/* AUDIO_INTR [04:04] - boolean */
#define BGE_INTR_CLEAR_AUDIO_INTR_ALIGN                 0
#define BGE_INTR_CLEAR_AUDIO_INTR_BITS                  1
#define BGE_INTR_CLEAR_AUDIO_INTR_MASK                  0x00000010UL
#define BGE_INTR_CLEAR_AUDIO_INTR_SHIFT                 4

/* DISP_VSYNC [05:05] - boolean */
#define BGE_INTR_CLEAR_DISP_VSYNC_ALIGN                 0
#define BGE_INTR_CLEAR_DISP_VSYNC_BITS                  1
#define BGE_INTR_CLEAR_DISP_VSYNC_MASK                  0x00000020UL
#define BGE_INTR_CLEAR_DISP_VSYNC_SHIFT                 5

/* XPT_MSG_INTR [06:06] - boolean */
#define BGE_INTR_CLEAR_XPT_MSG_INTR_ALIGN               0
#define BGE_INTR_CLEAR_XPT_MSG_INTR_BITS                1
#define BGE_INTR_CLEAR_XPT_MSG_INTR_MASK                0x00000040UL
#define BGE_INTR_CLEAR_XPT_MSG_INTR_SHIFT               6

/* ANA_VSYNC [07:07] - boolean */
#define BGE_INTR_CLEAR_ANA_VSYNC_ALIGN                  0
#define BGE_INTR_CLEAR_ANA_VSYNC_BITS                   1
#define BGE_INTR_CLEAR_ANA_VSYNC_MASK                   0x00000080UL
#define BGE_INTR_CLEAR_ANA_VSYNC_SHIFT                  7

/* DISP_END [08:08] - boolean */
#define BGE_INTR_CLEAR_DISP_END_ALIGN                   0
#define BGE_INTR_CLEAR_DISP_END_BITS                    1
#define BGE_INTR_CLEAR_DISP_END_MASK                    0x00000100UL
#define BGE_INTR_CLEAR_DISP_END_SHIFT                   8

/* RASTER_TF_CMP [09:09] - boolean */
#define BGE_INTR_CLEAR_RASTER_TF_CMP_ALIGN              0
#define BGE_INTR_CLEAR_RASTER_TF_CMP_BITS               1
#define BGE_INTR_CLEAR_RASTER_TF_CMP_MASK               0x00000200UL
#define BGE_INTR_CLEAR_RASTER_TF_CMP_SHIFT              9

/* RASTER_BF_CMP [10:10] - boolean */
#define BGE_INTR_CLEAR_RASTER_BF_CMP_ALIGN              0
#define BGE_INTR_CLEAR_RASTER_BF_CMP_BITS               1
#define BGE_INTR_CLEAR_RASTER_BF_CMP_MASK               0x00000400UL
#define BGE_INTR_CLEAR_RASTER_BF_CMP_SHIFT              10

/* CAP_TF_DONE [11:11] - boolean */
#define BGE_INTR_CLEAR_CAP_TF_DONE_ALIGN                0
#define BGE_INTR_CLEAR_CAP_TF_DONE_BITS                 1
#define BGE_INTR_CLEAR_CAP_TF_DONE_MASK                 0x00000800UL
#define BGE_INTR_CLEAR_CAP_TF_DONE_SHIFT                11

/* CAP_BF_DONE [12:12] - boolean */
#define BGE_INTR_CLEAR_CAP_BF_DONE_ALIGN                0
#define BGE_INTR_CLEAR_CAP_BF_DONE_BITS                 1
#define BGE_INTR_CLEAR_CAP_BF_DONE_MASK                 0x00001000UL
#define BGE_INTR_CLEAR_CAP_BF_DONE_SHIFT                12

/* TMR_OVFL [13:13] - boolean */
#define BGE_INTR_CLEAR_TMR_OVFL_ALIGN                   0
#define BGE_INTR_CLEAR_TMR_OVFL_BITS                    1
#define BGE_INTR_CLEAR_TMR_OVFL_MASK                    0x00002000UL
#define BGE_INTR_CLEAR_TMR_OVFL_SHIFT                   13

/* TMR_COMP [14:14] - boolean */
#define BGE_INTR_CLEAR_TMR_COMP_ALIGN                   0
#define BGE_INTR_CLEAR_TMR_COMP_BITS                    1
#define BGE_INTR_CLEAR_TMR_COMP_MASK                    0x00004000UL
#define BGE_INTR_CLEAR_TMR_COMP_SHIFT                   14

/* ILL_INT [15:15] - boolean */
#define BGE_INTR_CLEAR_ILL_INT_ALIGN                    0
#define BGE_INTR_CLEAR_ILL_INT_BITS                     1
#define BGE_INTR_CLEAR_ILL_INT_MASK                     0x00008000UL
#define BGE_INTR_CLEAR_ILL_INT_SHIFT                    15

/* SOFT_INT1 [16:16] - boolean */
#define BGE_INTR_CLEAR_SOFT_INT1_ALIGN                  0
#define BGE_INTR_CLEAR_SOFT_INT1_BITS                   1
#define BGE_INTR_CLEAR_SOFT_INT1_MASK                   0x00010000UL
#define BGE_INTR_CLEAR_SOFT_INT1_SHIFT                  16

/* XPT_OVFL_INTR [17:17] - boolean */
#define BGE_INTR_CLEAR_XPT_OVFL_INTR_ALIGN              0
#define BGE_INTR_CLEAR_XPT_OVFL_INTR_BITS               1
#define BGE_INTR_CLEAR_XPT_OVFL_INTR_MASK               0x00020000UL
#define BGE_INTR_CLEAR_XPT_OVFL_INTR_SHIFT              17

/* ADP_INT [18:18] - boolean */
#define BGE_INTR_CLEAR_ADP_INT_ALIGN                    0
#define BGE_INTR_CLEAR_ADP_INT_BITS                     1
#define BGE_INTR_CLEAR_ADP_INT_MASK                     0x00040000UL
#define BGE_INTR_CLEAR_ADP_INT_SHIFT                    18

/* MEM_DMA_INTR [19:19] - boolean */
#define BGE_INTR_CLEAR_MEM_DMA_INTR_ALIGN               0
#define BGE_INTR_CLEAR_MEM_DMA_INTR_BITS                1
#define BGE_INTR_CLEAR_MEM_DMA_INTR_MASK                0x00080000UL
#define BGE_INTR_CLEAR_MEM_DMA_INTR_SHIFT               19

/* PX3D_INTR [20:20] - boolean */
#define BGE_INTR_CLEAR_PX3D_INTR_ALIGN                  0
#define BGE_INTR_CLEAR_PX3D_INTR_BITS                   1
#define BGE_INTR_CLEAR_PX3D_INTR_MASK                   0x00100000UL
#define BGE_INTR_CLEAR_PX3D_INTR_SHIFT                  20

/* DISP_VSYNC1 [21:21] - boolean */
#define BGE_INTR_CLEAR_DISP_VSYNC1_ALIGN                0
#define BGE_INTR_CLEAR_DISP_VSYNC1_BITS                 1
#define BGE_INTR_CLEAR_DISP_VSYNC1_MASK                 0x00200000UL
#define BGE_INTR_CLEAR_DISP_VSYNC1_SHIFT                21

/* SMART_INTR [22:22] - boolean */
#define BGE_INTR_CLEAR_SMART_INTR_ALIGN                 0
#define BGE_INTR_CLEAR_SMART_INTR_BITS                  1
#define BGE_INTR_CLEAR_SMART_INTR_MASK                  0x00400000UL
#define BGE_INTR_CLEAR_SMART_INTR_SHIFT                 22

/* IIC_INTR [23:23] - boolean */
#define BGE_INTR_CLEAR_IIC_INTR_ALIGN                   0
#define BGE_INTR_CLEAR_IIC_INTR_BITS                    1
#define BGE_INTR_CLEAR_IIC_INTR_MASK                    0x00800000UL
#define BGE_INTR_CLEAR_IIC_INTR_SHIFT                   23

/* DISP_END1 [24:24] - boolean */
#define BGE_INTR_CLEAR_DISP_END1_ALIGN                  0
#define BGE_INTR_CLEAR_DISP_END1_BITS                   1
#define BGE_INTR_CLEAR_DISP_END1_MASK                   0x01000000UL
#define BGE_INTR_CLEAR_DISP_END1_SHIFT                  24

/* SD_RASTER_TF_CMP [25:25] - boolean */
#define BGE_INTR_CLEAR_SD_RASTER_TF_CMP_ALIGN           0
#define BGE_INTR_CLEAR_SD_RASTER_TF_CMP_BITS            1
#define BGE_INTR_CLEAR_SD_RASTER_TF_CMP_MASK            0x02000000UL
#define BGE_INTR_CLEAR_SD_RASTER_TF_CMP_SHIFT           25

/* RASTER_BF_CMP1 [26:26] - boolean */
#define BGE_INTR_CLEAR_RASTER_BF_CMP1_ALIGN             0
#define BGE_INTR_CLEAR_RASTER_BF_CMP1_BITS              1
#define BGE_INTR_CLEAR_RASTER_BF_CMP1_MASK              0x04000000UL
#define BGE_INTR_CLEAR_RASTER_BF_CMP1_SHIFT             26

/* SD_RASTER_BF_CMP [27:27] - boolean */
#define BGE_INTR_CLEAR_SD_RASTER_BF_CMP_ALIGN           0
#define BGE_INTR_CLEAR_SD_RASTER_BF_CMP_BITS            1
#define BGE_INTR_CLEAR_SD_RASTER_BF_CMP_MASK            0x08000000UL
#define BGE_INTR_CLEAR_SD_RASTER_BF_CMP_SHIFT           27

/* CAP_BF_DONE1 [28:28] - boolean */
#define BGE_INTR_CLEAR_CAP_BF_DONE1_ALIGN               0
#define BGE_INTR_CLEAR_CAP_BF_DONE1_BITS                1
#define BGE_INTR_CLEAR_CAP_BF_DONE1_MASK                0x10000000UL
#define BGE_INTR_CLEAR_CAP_BF_DONE1_SHIFT               28

/* SD_DISP_END [29:29] - boolean */
#define BGE_INTR_CLEAR_SD_DISP_END_ALIGN                0
#define BGE_INTR_CLEAR_SD_DISP_END_BITS                 1
#define BGE_INTR_CLEAR_SD_DISP_END_MASK                 0x20000000UL
#define BGE_INTR_CLEAR_SD_DISP_END_SHIFT                29

/* OX_INT [30:30] - boolean */
#define BGE_INTR_CLEAR_OX_INT_ALIGN                     0
#define BGE_INTR_CLEAR_OX_INT_BITS                      1
#define BGE_INTR_CLEAR_OX_INT_MASK                      0x40000000UL
#define BGE_INTR_CLEAR_OX_INT_SHIFT                     30

/* PCI_INT [31:31] - boolean */
#define BGE_INTR_CLEAR_PCI_INT_ALIGN                    0
#define BGE_INTR_CLEAR_PCI_INT_BITS                     1
#define BGE_INTR_CLEAR_PCI_INT_MASK                     0x80000000UL
#define BGE_INTR_CLEAR_PCI_INT_SHIFT                    31

/* MPEG_INT [00:00] - boolean */
#define BGE_INTR_STATUS_MPEG_INT_ALIGN                  0
#define BGE_INTR_STATUS_MPEG_INT_BITS                   1
#define BGE_INTR_STATUS_MPEG_INT_MASK                   0x00000001UL
#define BGE_INTR_STATUS_MPEG_INT_SHIFT                  0

/* ADP_X_INTR [01:01] - boolean */
#define BGE_INTR_STATUS_ADP_X_INTR_ALIGN                0
#define BGE_INTR_STATUS_ADP_X_INTR_BITS                 1
#define BGE_INTR_STATUS_ADP_X_INTR_MASK                 0x00000002UL
#define BGE_INTR_STATUS_ADP_X_INTR_SHIFT                1

/* IO_DMA_DONE [02:02] - boolean */
#define BGE_INTR_STATUS_IO_DMA_DONE_ALIGN               0
#define BGE_INTR_STATUS_IO_DMA_DONE_BITS                1
#define BGE_INTR_STATUS_IO_DMA_DONE_MASK                0x00000004UL
#define BGE_INTR_STATUS_IO_DMA_DONE_SHIFT               2

/* DMA_CMD_DONE [03:03] - boolean */
#define BGE_INTR_STATUS_DMA_CMD_DONE_ALIGN              0
#define BGE_INTR_STATUS_DMA_CMD_DONE_BITS               1
#define BGE_INTR_STATUS_DMA_CMD_DONE_MASK               0x00000008UL
#define BGE_INTR_STATUS_DMA_CMD_DONE_SHIFT              3

/* AUDIO_INTR [04:04] - boolean */
#define BGE_INTR_STATUS_AUDIO_INTR_ALIGN                0
#define BGE_INTR_STATUS_AUDIO_INTR_BITS                 1
#define BGE_INTR_STATUS_AUDIO_INTR_MASK                 0x00000010UL
#define BGE_INTR_STATUS_AUDIO_INTR_SHIFT                4

/* DISP_VSYNC [05:05] - boolean */
#define BGE_INTR_STATUS_DISP_VSYNC_ALIGN                0
#define BGE_INTR_STATUS_DISP_VSYNC_BITS                 1
#define BGE_INTR_STATUS_DISP_VSYNC_MASK                 0x00000020UL
#define BGE_INTR_STATUS_DISP_VSYNC_SHIFT                5

/* XPT_MSG_INTR [06:06] - boolean */
#define BGE_INTR_STATUS_XPT_MSG_INTR_ALIGN              0
#define BGE_INTR_STATUS_XPT_MSG_INTR_BITS               1
#define BGE_INTR_STATUS_XPT_MSG_INTR_MASK               0x00000040UL
#define BGE_INTR_STATUS_XPT_MSG_INTR_SHIFT              6

/* ANA_VSYNC [07:07] - boolean */
#define BGE_INTR_STATUS_ANA_VSYNC_ALIGN                 0
#define BGE_INTR_STATUS_ANA_VSYNC_BITS                  1
#define BGE_INTR_STATUS_ANA_VSYNC_MASK                  0x00000080UL
#define BGE_INTR_STATUS_ANA_VSYNC_SHIFT                 7

/* DISP_END [08:08] - boolean */
#define BGE_INTR_STATUS_DISP_END_ALIGN                  0
#define BGE_INTR_STATUS_DISP_END_BITS                   1
#define BGE_INTR_STATUS_DISP_END_MASK                   0x00000100UL
#define BGE_INTR_STATUS_DISP_END_SHIFT                  8

/* RASTER_TF_CMP [09:09] - boolean */
#define BGE_INTR_STATUS_RASTER_TF_CMP_ALIGN             0
#define BGE_INTR_STATUS_RASTER_TF_CMP_BITS              1
#define BGE_INTR_STATUS_RASTER_TF_CMP_MASK              0x00000200UL
#define BGE_INTR_STATUS_RASTER_TF_CMP_SHIFT             9

/* RASTER_BF_CMP [10:10] - boolean */
#define BGE_INTR_STATUS_RASTER_BF_CMP_ALIGN             0
#define BGE_INTR_STATUS_RASTER_BF_CMP_BITS              1
#define BGE_INTR_STATUS_RASTER_BF_CMP_MASK              0x00000400UL
#define BGE_INTR_STATUS_RASTER_BF_CMP_SHIFT             10

/* CAP_TF_DONE [11:11] - boolean */
#define BGE_INTR_STATUS_CAP_TF_DONE_ALIGN               0
#define BGE_INTR_STATUS_CAP_TF_DONE_BITS                1
#define BGE_INTR_STATUS_CAP_TF_DONE_MASK                0x00000800UL
#define BGE_INTR_STATUS_CAP_TF_DONE_SHIFT               11

/* CAP_BF_DONE [12:12] - boolean */
#define BGE_INTR_STATUS_CAP_BF_DONE_ALIGN               0
#define BGE_INTR_STATUS_CAP_BF_DONE_BITS                1
#define BGE_INTR_STATUS_CAP_BF_DONE_MASK                0x00001000UL
#define BGE_INTR_STATUS_CAP_BF_DONE_SHIFT               12

/* TMR_OVFL [13:13] - boolean */
#define BGE_INTR_STATUS_TMR_OVFL_ALIGN                  0
#define BGE_INTR_STATUS_TMR_OVFL_BITS                   1
#define BGE_INTR_STATUS_TMR_OVFL_MASK                   0x00002000UL
#define BGE_INTR_STATUS_TMR_OVFL_SHIFT                  13

/* TMR_COMP [14:14] - boolean */
#define BGE_INTR_STATUS_TMR_COMP_ALIGN                  0
#define BGE_INTR_STATUS_TMR_COMP_BITS                   1
#define BGE_INTR_STATUS_TMR_COMP_MASK                   0x00004000UL
#define BGE_INTR_STATUS_TMR_COMP_SHIFT                  14

/* ILL_INT [15:15] - boolean */
#define BGE_INTR_STATUS_ILL_INT_ALIGN                   0
#define BGE_INTR_STATUS_ILL_INT_BITS                    1
#define BGE_INTR_STATUS_ILL_INT_MASK                    0x00008000UL
#define BGE_INTR_STATUS_ILL_INT_SHIFT                   15

/* SOFT_INT1 [16:16] - boolean */
#define BGE_INTR_STATUS_SOFT_INT1_ALIGN                 0
#define BGE_INTR_STATUS_SOFT_INT1_BITS                  1
#define BGE_INTR_STATUS_SOFT_INT1_MASK                  0x00010000UL
#define BGE_INTR_STATUS_SOFT_INT1_SHIFT                 16

/* XPT_OVFL_INTR [17:17] - boolean */
#define BGE_INTR_STATUS_XPT_OVFL_INTR_ALIGN             0
#define BGE_INTR_STATUS_XPT_OVFL_INTR_BITS              1
#define BGE_INTR_STATUS_XPT_OVFL_INTR_MASK              0x00020000UL
#define BGE_INTR_STATUS_XPT_OVFL_INTR_SHIFT             17

/* ADP_INT [18:18] - boolean */
#define BGE_INTR_STATUS_ADP_INT_ALIGN                   0
#define BGE_INTR_STATUS_ADP_INT_BITS                    1
#define BGE_INTR_STATUS_ADP_INT_MASK                    0x00040000UL
#define BGE_INTR_STATUS_ADP_INT_SHIFT                   18

/* MEM_DMA_INTR [19:19] - boolean */
#define BGE_INTR_STATUS_MEM_DMA_INTR_ALIGN              0
#define BGE_INTR_STATUS_MEM_DMA_INTR_BITS               1
#define BGE_INTR_STATUS_MEM_DMA_INTR_MASK               0x00080000UL
#define BGE_INTR_STATUS_MEM_DMA_INTR_SHIFT              19

/* PX3D_INTR [20:20] - boolean */
#define BGE_INTR_STATUS_PX3D_INTR_ALIGN                 0
#define BGE_INTR_STATUS_PX3D_INTR_BITS                  1
#define BGE_INTR_STATUS_PX3D_INTR_MASK                  0x00100000UL
#define BGE_INTR_STATUS_PX3D_INTR_SHIFT                 20

/* DISP_VSYNC1 [21:21] - boolean */
#define BGE_INTR_STATUS_DISP_VSYNC1_ALIGN               0
#define BGE_INTR_STATUS_DISP_VSYNC1_BITS                1
#define BGE_INTR_STATUS_DISP_VSYNC1_MASK                0x00200000UL
#define BGE_INTR_STATUS_DISP_VSYNC1_SHIFT               21

/* SMART_INTR [22:22] - boolean */
#define BGE_INTR_STATUS_SMART_INTR_ALIGN                0
#define BGE_INTR_STATUS_SMART_INTR_BITS                 1
#define BGE_INTR_STATUS_SMART_INTR_MASK                 0x00400000UL
#define BGE_INTR_STATUS_SMART_INTR_SHIFT                22

/* IIC_INTR [23:23] - boolean */
#define BGE_INTR_STATUS_IIC_INTR_ALIGN                  0
#define BGE_INTR_STATUS_IIC_INTR_BITS                   1
#define BGE_INTR_STATUS_IIC_INTR_MASK                   0x00800000UL
#define BGE_INTR_STATUS_IIC_INTR_SHIFT                  23

/* DISP_END1 [24:24] - boolean */
#define BGE_INTR_STATUS_DISP_END1_ALIGN                 0
#define BGE_INTR_STATUS_DISP_END1_BITS                  1
#define BGE_INTR_STATUS_DISP_END1_MASK                  0x01000000UL
#define BGE_INTR_STATUS_DISP_END1_SHIFT                 24

/* SD_RASTER_TF_CMP [25:25] - boolean */
#define BGE_INTR_STATUS_SD_RASTER_TF_CMP_ALIGN          0
#define BGE_INTR_STATUS_SD_RASTER_TF_CMP_BITS           1
#define BGE_INTR_STATUS_SD_RASTER_TF_CMP_MASK           0x02000000UL
#define BGE_INTR_STATUS_SD_RASTER_TF_CMP_SHIFT          25

/* RASTER_BF_CMP1 [26:26] - boolean */
#define BGE_INTR_STATUS_RASTER_BF_CMP1_ALIGN            0
#define BGE_INTR_STATUS_RASTER_BF_CMP1_BITS             1
#define BGE_INTR_STATUS_RASTER_BF_CMP1_MASK             0x04000000UL
#define BGE_INTR_STATUS_RASTER_BF_CMP1_SHIFT            26

/* SD_RASTER_BF_CMP [27:27] - boolean */
#define BGE_INTR_STATUS_SD_RASTER_BF_CMP_ALIGN          0
#define BGE_INTR_STATUS_SD_RASTER_BF_CMP_BITS           1
#define BGE_INTR_STATUS_SD_RASTER_BF_CMP_MASK           0x08000000UL
#define BGE_INTR_STATUS_SD_RASTER_BF_CMP_SHIFT          27

/* CAP_BF_DONE1 [28:28] - boolean */
#define BGE_INTR_STATUS_CAP_BF_DONE1_ALIGN              0
#define BGE_INTR_STATUS_CAP_BF_DONE1_BITS               1
#define BGE_INTR_STATUS_CAP_BF_DONE1_MASK               0x10000000UL
#define BGE_INTR_STATUS_CAP_BF_DONE1_SHIFT              28

/* SD_DISP_END [29:29] - boolean */
#define BGE_INTR_STATUS_SD_DISP_END_ALIGN               0
#define BGE_INTR_STATUS_SD_DISP_END_BITS                1
#define BGE_INTR_STATUS_SD_DISP_END_MASK                0x20000000UL
#define BGE_INTR_STATUS_SD_DISP_END_SHIFT               29

/* OX_INT [30:30] - boolean */
#define BGE_INTR_STATUS_OX_INT_ALIGN                    0
#define BGE_INTR_STATUS_OX_INT_BITS                     1
#define BGE_INTR_STATUS_OX_INT_MASK                     0x40000000UL
#define BGE_INTR_STATUS_OX_INT_SHIFT                    30

/* PCI_INT [31:31] - boolean */
#define BGE_INTR_STATUS_PCI_INT_ALIGN                   0
#define BGE_INTR_STATUS_PCI_INT_BITS                    1
#define BGE_INTR_STATUS_PCI_INT_MASK                    0x80000000UL
#define BGE_INTR_STATUS_PCI_INT_SHIFT                   31

/**********************************************************************
 *BGE_TIMER_COMP
 **********************************************************************/
/* Data [16:00] - unsigned */
#define BGE_TIMER_COMP_Data_ALIGN                       0
#define BGE_TIMER_COMP_Data_BITS                        17
#define BGE_TIMER_COMP_Data_MASK                        0x0001FFFFUL
#define BGE_TIMER_COMP_Data_SHIFT                       0

/* reserved0 [31:17] -  */
#define BGE_TIMER_COMP_reserved0_ALIGN                  0
#define BGE_TIMER_COMP_reserved0_BITS                   15
#define BGE_TIMER_COMP_reserved0_MASK                   0xFFFE0000UL
#define BGE_TIMER_COMP_reserved0_SHIFT                  17

/**********************************************************************
 *BGE_TIMER_COUNT
 **********************************************************************/
/* Data [16:00] - unsigned */
#define BGE_TIMER_COUNT_Data_ALIGN                      0
#define BGE_TIMER_COUNT_Data_BITS                       17
#define BGE_TIMER_COUNT_Data_MASK                       0x0001FFFFUL
#define BGE_TIMER_COUNT_Data_SHIFT                      0

/* reserved0 [31:17] -  */
#define BGE_TIMER_COUNT_reserved0_ALIGN                 0
#define BGE_TIMER_COUNT_reserved0_BITS                  15
#define BGE_TIMER_COUNT_reserved0_MASK                  0xFFFE0000UL
#define BGE_TIMER_COUNT_reserved0_SHIFT                 17

/**********************************************************************
 *BGE_TIMER_LOAD
 **********************************************************************/
/* Data [16:00] - unsigned */
#define BGE_TIMER_LOAD_Data_ALIGN                       0
#define BGE_TIMER_LOAD_Data_BITS                        17
#define BGE_TIMER_LOAD_Data_MASK                        0x0001FFFFUL
#define BGE_TIMER_LOAD_Data_SHIFT                       0

/* reserved0 [31:17] -  */
#define BGE_TIMER_LOAD_reserved0_ALIGN                  0
#define BGE_TIMER_LOAD_reserved0_BITS                   15
#define BGE_TIMER_LOAD_reserved0_MASK                   0xFFFE0000UL
#define BGE_TIMER_LOAD_reserved0_SHIFT                  17

/**********************************************************************
 *BGE_MAIL_BOX1
 **********************************************************************/
/* Data [31:00] - unsigned */
#define BGE_MAIL_BOX1_Data_ALIGN                        0
#define BGE_MAIL_BOX1_Data_BITS                         32
#define BGE_MAIL_BOX1_Data_MASK                         0xFFFFFFFFUL
#define BGE_MAIL_BOX1_Data_SHIFT                        0

/**********************************************************************
 *BGE_MAIL_BOX2
 **********************************************************************/
/* Data [31:00] - unsigned */
#define BGE_MAIL_BOX2_Data_ALIGN                        0
#define BGE_MAIL_BOX2_Data_BITS                         32
#define BGE_MAIL_BOX2_Data_MASK                         0xFFFFFFFFUL
#define BGE_MAIL_BOX2_Data_SHIFT                        0

/**********************************************************************
 *BGE_KEY_MAX
 **********************************************************************/
/* KEY_MAX [15:00] - unsigned */
#define BGE_KEY_MAX_KEY_MAX_ALIGN                       0
#define BGE_KEY_MAX_KEY_MAX_BITS                        16
#define BGE_KEY_MAX_KEY_MAX_MASK                        0x0000FFFFUL
#define BGE_KEY_MAX_KEY_MAX_SHIFT                       0

/* reserved0 [31:16] -  */
#define BGE_KEY_MAX_reserved0_ALIGN                     0
#define BGE_KEY_MAX_reserved0_BITS                      16
#define BGE_KEY_MAX_reserved0_MASK                      0xFFFF0000UL
#define BGE_KEY_MAX_reserved0_SHIFT                     16

/**********************************************************************
 *BGE_KEY_MIN
 **********************************************************************/
/* KEY_MIN [15:00] - unsigned */
#define BGE_KEY_MIN_KEY_MIN_ALIGN                       0
#define BGE_KEY_MIN_KEY_MIN_BITS                        16
#define BGE_KEY_MIN_KEY_MIN_MASK                        0x0000FFFFUL
#define BGE_KEY_MIN_KEY_MIN_SHIFT                       0

/* reserved0 [31:16] -  */
#define BGE_KEY_MIN_reserved0_ALIGN                     0
#define BGE_KEY_MIN_reserved0_BITS                      16
#define BGE_KEY_MIN_reserved0_MASK                      0xFFFF0000UL
#define BGE_KEY_MIN_reserved0_SHIFT                     16

/**********************************************************************
 *BGE_VID_SCALE_X
 **********************************************************************/
/* VID_SCALE_X [12:00] - unsigned */
#define BGE_VID_SCALE_X_VID_SCALE_X_ALIGN               0
#define BGE_VID_SCALE_X_VID_SCALE_X_BITS                13
#define BGE_VID_SCALE_X_VID_SCALE_X_MASK                0x00001FFFUL
#define BGE_VID_SCALE_X_VID_SCALE_X_SHIFT               0

/* reserved0 [31:13] -  */
#define BGE_VID_SCALE_X_reserved0_ALIGN                 0
#define BGE_VID_SCALE_X_reserved0_BITS                  19
#define BGE_VID_SCALE_X_reserved0_MASK                  0xFFFFE000UL
#define BGE_VID_SCALE_X_reserved0_SHIFT                 13

/**********************************************************************
 *BGE_VID_SCALE_Y
 **********************************************************************/
/* VID_SCALE_Y [12:00] - unsigned */
#define BGE_VID_SCALE_Y_VID_SCALE_Y_ALIGN               0
#define BGE_VID_SCALE_Y_VID_SCALE_Y_BITS                13
#define BGE_VID_SCALE_Y_VID_SCALE_Y_MASK                0x00001FFFUL
#define BGE_VID_SCALE_Y_VID_SCALE_Y_SHIFT               0

/* reserved0 [31:13] -  */
#define BGE_VID_SCALE_Y_reserved0_ALIGN                 0
#define BGE_VID_SCALE_Y_reserved0_BITS                  19
#define BGE_VID_SCALE_Y_reserved0_MASK                  0xFFFFE000UL
#define BGE_VID_SCALE_Y_reserved0_SHIFT                 13

/**********************************************************************
 *BGE_CAP_X_SIZE
 **********************************************************************/
/* CAP_X_SIZE [12:00] - unsigned */
#define BGE_CAP_X_SIZE_CAP_X_SIZE_ALIGN                 0
#define BGE_CAP_X_SIZE_CAP_X_SIZE_BITS                  13
#define BGE_CAP_X_SIZE_CAP_X_SIZE_MASK                  0x00001FFFUL
#define BGE_CAP_X_SIZE_CAP_X_SIZE_SHIFT                 0

/* reserved0 [31:13] -  */
#define BGE_CAP_X_SIZE_reserved0_ALIGN                  0
#define BGE_CAP_X_SIZE_reserved0_BITS                   19
#define BGE_CAP_X_SIZE_reserved0_MASK                   0xFFFFE000UL
#define BGE_CAP_X_SIZE_reserved0_SHIFT                  13

/**********************************************************************
 *BGE_CAP_Y_SIZE
 **********************************************************************/
/* CAP_Y_SIZE [09:00] - unsigned */
#define BGE_CAP_Y_SIZE_CAP_Y_SIZE_ALIGN                 0
#define BGE_CAP_Y_SIZE_CAP_Y_SIZE_BITS                  10
#define BGE_CAP_Y_SIZE_CAP_Y_SIZE_MASK                  0x000003FFUL
#define BGE_CAP_Y_SIZE_CAP_Y_SIZE_SHIFT                 0

/* reserved0 [31:10] -  */
#define BGE_CAP_Y_SIZE_reserved0_ALIGN                  0
#define BGE_CAP_Y_SIZE_reserved0_BITS                   22
#define BGE_CAP_Y_SIZE_reserved0_MASK                   0xFFFFFC00UL
#define BGE_CAP_Y_SIZE_reserved0_SHIFT                  10

/**********************************************************************
 *BGE_CAP_X_START
 **********************************************************************/
/* CHOP_NUM [11:00] - unsigned */
#define BGE_CAP_X_START_CHOP_NUM_ALIGN                  0
#define BGE_CAP_X_START_CHOP_NUM_BITS                   12
#define BGE_CAP_X_START_CHOP_NUM_MASK                   0x00000FFFUL
#define BGE_CAP_X_START_CHOP_NUM_SHIFT                  0

/* CHOP_EN [12:12] - boolean */
#define BGE_CAP_X_START_CHOP_EN_ALIGN                   0
#define BGE_CAP_X_START_CHOP_EN_BITS                    1
#define BGE_CAP_X_START_CHOP_EN_MASK                    0x00001000UL
#define BGE_CAP_X_START_CHOP_EN_SHIFT                   12

/* reserved0 [31:13] -  */
#define BGE_CAP_X_START_reserved0_ALIGN                 0
#define BGE_CAP_X_START_reserved0_BITS                  19
#define BGE_CAP_X_START_reserved0_MASK                  0xFFFFE000UL
#define BGE_CAP_X_START_reserved0_SHIFT                 13

/**********************************************************************
 *BGE_CAP_Y_START
 **********************************************************************/
/* CAP_Y_START [09:00] - unsigned */
#define BGE_CAP_Y_START_CAP_Y_START_ALIGN               0
#define BGE_CAP_Y_START_CAP_Y_START_BITS                10
#define BGE_CAP_Y_START_CAP_Y_START_MASK                0x000003FFUL
#define BGE_CAP_Y_START_CAP_Y_START_SHIFT               0

/* reserved0 [31:10] -  */
#define BGE_CAP_Y_START_reserved0_ALIGN                 0
#define BGE_CAP_Y_START_reserved0_BITS                  22
#define BGE_CAP_Y_START_reserved0_MASK                  0xFFFFFC00UL
#define BGE_CAP_Y_START_reserved0_SHIFT                 10

/**********************************************************************
 *BGE_CAP_MSTART
 **********************************************************************/
/* CAP_MSTART [25:00] - unsigned */
#define BGE_CAP_MSTART_CAP_MSTART_ALIGN                 0
#define BGE_CAP_MSTART_CAP_MSTART_BITS                  26
#define BGE_CAP_MSTART_CAP_MSTART_MASK                  0x03FFFFFFUL
#define BGE_CAP_MSTART_CAP_MSTART_SHIFT                 0

/* reserved0 [31:26] -  */
#define BGE_CAP_MSTART_reserved0_ALIGN                  0
#define BGE_CAP_MSTART_reserved0_BITS                   6
#define BGE_CAP_MSTART_reserved0_MASK                   0xFC000000UL
#define BGE_CAP_MSTART_reserved0_SHIFT                  26

/**********************************************************************
 *BGE_CAP_LINE_CNT
 **********************************************************************/
/* LINE_CNT [09:00] - unsigned */
#define BGE_CAP_LINE_CNT_LINE_CNT_ALIGN                 0
#define BGE_CAP_LINE_CNT_LINE_CNT_BITS                  10
#define BGE_CAP_LINE_CNT_LINE_CNT_MASK                  0x000003FFUL
#define BGE_CAP_LINE_CNT_LINE_CNT_SHIFT                 0

/* CAP_FIELD [10:10] - boolean */
#define BGE_CAP_LINE_CNT_CAP_FIELD_ALIGN                0
#define BGE_CAP_LINE_CNT_CAP_FIELD_BITS                 1
#define BGE_CAP_LINE_CNT_CAP_FIELD_MASK                 0x00000400UL
#define BGE_CAP_LINE_CNT_CAP_FIELD_SHIFT                10

/* reserved0 [31:11] -  */
#define BGE_CAP_LINE_CNT_reserved0_ALIGN                0
#define BGE_CAP_LINE_CNT_reserved0_BITS                 21
#define BGE_CAP_LINE_CNT_reserved0_MASK                 0xFFFFF800UL
#define BGE_CAP_LINE_CNT_reserved0_SHIFT                11

/**********************************************************************
 *BGE_CAP_PITCH
 **********************************************************************/
/* CAP_PITCH [11:00] - unsigned */
#define BGE_CAP_PITCH_CAP_PITCH_ALIGN                   0
#define BGE_CAP_PITCH_CAP_PITCH_BITS                    12
#define BGE_CAP_PITCH_CAP_PITCH_MASK                    0x00000FFFUL
#define BGE_CAP_PITCH_CAP_PITCH_SHIFT                   0

/* reserved0 [31:12] -  */
#define BGE_CAP_PITCH_reserved0_ALIGN                   0
#define BGE_CAP_PITCH_reserved0_BITS                    20
#define BGE_CAP_PITCH_reserved0_MASK                    0xFFFFF000UL
#define BGE_CAP_PITCH_reserved0_SHIFT                   12

/**********************************************************************
 *BGE_CAP_CTRL
 **********************************************************************/
/* CAP_CONT [00:00] - boolean */
#define BGE_CAP_CTRL_CAP_CONT_ALIGN                     0
#define BGE_CAP_CTRL_CAP_CONT_BITS                      1
#define BGE_CAP_CTRL_CAP_CONT_MASK                      0x00000001UL
#define BGE_CAP_CTRL_CAP_CONT_SHIFT                     0
#define BGE_CAP_CTRL_CAP_CONT_SINGLE                    0
#define BGE_CAP_CTRL_CAP_CONT_CONTINUOUS                1

/* CAP_IS_FRM_BASE [01:01] - boolean */
#define BGE_CAP_CTRL_CAP_IS_FRM_BASE_ALIGN              0
#define BGE_CAP_CTRL_CAP_IS_FRM_BASE_BITS               1
#define BGE_CAP_CTRL_CAP_IS_FRM_BASE_MASK               0x00000002UL
#define BGE_CAP_CTRL_CAP_IS_FRM_BASE_SHIFT              1
#define BGE_CAP_CTRL_CAP_IS_FRM_BASE_FIELD              0
#define BGE_CAP_CTRL_CAP_IS_FRM_BASE_FRAME              1

/* CAP_ENB [02:02] - boolean */
#define BGE_CAP_CTRL_CAP_ENB_ALIGN                      0
#define BGE_CAP_CTRL_CAP_ENB_BITS                       1
#define BGE_CAP_CTRL_CAP_ENB_MASK                       0x00000004UL
#define BGE_CAP_CTRL_CAP_ENB_SHIFT                      2

/* DISP_CLK_SEL [04:03] - unsigned */
#define BGE_CAP_CTRL_DISP_CLK_SEL_ALIGN                 0
#define BGE_CAP_CTRL_DISP_CLK_SEL_BITS                  2
#define BGE_CAP_CTRL_DISP_CLK_SEL_MASK                  0x00000018UL
#define BGE_CAP_CTRL_DISP_CLK_SEL_SHIFT                 3

/* HDPLL_CLK_SEL [05:05] - boolean */
#define BGE_CAP_CTRL_HDPLL_CLK_SEL_ALIGN                0
#define BGE_CAP_CTRL_HDPLL_CLK_SEL_BITS                 1
#define BGE_CAP_CTRL_HDPLL_CLK_SEL_MASK                 0x00000020UL
#define BGE_CAP_CTRL_HDPLL_CLK_SEL_SHIFT                5

/* MAIN_WIN_IS_VW [06:06] - boolean */
#define BGE_CAP_CTRL_MAIN_WIN_IS_VW_ALIGN               0
#define BGE_CAP_CTRL_MAIN_WIN_IS_VW_BITS                1
#define BGE_CAP_CTRL_MAIN_WIN_IS_VW_MASK                0x00000040UL
#define BGE_CAP_CTRL_MAIN_WIN_IS_VW_SHIFT               6
#define BGE_CAP_CTRL_MAIN_WIN_IS_VW_PT                  0
#define BGE_CAP_CTRL_MAIN_WIN_IS_VW_VWIN                1

/* CCIR_IN_IS_PAL [07:07] - boolean */
#define BGE_CAP_CTRL_CCIR_IN_IS_PAL_ALIGN               0
#define BGE_CAP_CTRL_CCIR_IN_IS_PAL_BITS                1
#define BGE_CAP_CTRL_CCIR_IN_IS_PAL_MASK                0x00000080UL
#define BGE_CAP_CTRL_CCIR_IN_IS_PAL_SHIFT               7
#define BGE_CAP_CTRL_CCIR_IN_IS_PAL_NTSC                0
#define BGE_CAP_CTRL_CCIR_IN_IS_PAL_PAL                 1

/* VSYNC_DEADLINE [09:08] - unsigned */
#define BGE_CAP_CTRL_VSYNC_DEADLINE_ALIGN               0
#define BGE_CAP_CTRL_VSYNC_DEADLINE_BITS                2
#define BGE_CAP_CTRL_VSYNC_DEADLINE_MASK                0x00000300UL
#define BGE_CAP_CTRL_VSYNC_DEADLINE_SHIFT               8

/* DAC_UP_SAMPLE [10:10] - boolean */
#define BGE_CAP_CTRL_DAC_UP_SAMPLE_ALIGN                0
#define BGE_CAP_CTRL_DAC_UP_SAMPLE_BITS                 1
#define BGE_CAP_CTRL_DAC_UP_SAMPLE_MASK                 0x00000400UL
#define BGE_CAP_CTRL_DAC_UP_SAMPLE_SHIFT                10
#define BGE_CAP_CTRL_DAC_UP_SAMPLE_CLK_27MHZ            0
#define BGE_CAP_CTRL_DAC_UP_SAMPLE_CLK_74MHZ            1

/* SD_CRT_FRUN [11:11] - boolean */
#define BGE_CAP_CTRL_SD_CRT_FRUN_ALIGN                  0
#define BGE_CAP_CTRL_SD_CRT_FRUN_BITS                   1
#define BGE_CAP_CTRL_SD_CRT_FRUN_MASK                   0x00000800UL
#define BGE_CAP_CTRL_SD_CRT_FRUN_SHIFT                  11
#define BGE_CAP_CTRL_SD_CRT_FRUN_FRUN                   1
#define BGE_CAP_CTRL_SD_CRT_FRUN_SLAVE                  0

/* MODE_SWITCH_DIS [12:12] - boolean */
#define BGE_CAP_CTRL_MODE_SWITCH_DIS_ALIGN              0
#define BGE_CAP_CTRL_MODE_SWITCH_DIS_BITS               1
#define BGE_CAP_CTRL_MODE_SWITCH_DIS_MASK               0x00001000UL
#define BGE_CAP_CTRL_MODE_SWITCH_DIS_SHIFT              12

/* A_PORT_EN [13:13] - boolean */
#define BGE_CAP_CTRL_A_PORT_EN_ALIGN                    0
#define BGE_CAP_CTRL_A_PORT_EN_BITS                     1
#define BGE_CAP_CTRL_A_PORT_EN_MASK                     0x00002000UL
#define BGE_CAP_CTRL_A_PORT_EN_SHIFT                    13

/* A_PORT_CLK_INV [14:14] - boolean */
#define BGE_CAP_CTRL_A_PORT_CLK_INV_ALIGN               0
#define BGE_CAP_CTRL_A_PORT_CLK_INV_BITS                1
#define BGE_CAP_CTRL_A_PORT_CLK_INV_MASK                0x00004000UL
#define BGE_CAP_CTRL_A_PORT_CLK_INV_SHIFT               14

/* SD_CAP_EN [15:15] - boolean */
#define BGE_CAP_CTRL_SD_CAP_EN_ALIGN                    0
#define BGE_CAP_CTRL_SD_CAP_EN_BITS                     1
#define BGE_CAP_CTRL_SD_CAP_EN_MASK                     0x00008000UL
#define BGE_CAP_CTRL_SD_CAP_EN_SHIFT                    15

/* A_PORT_INV [16:16] - boolean */
#define BGE_CAP_CTRL_A_PORT_INV_ALIGN                   0
#define BGE_CAP_CTRL_A_PORT_INV_BITS                    1
#define BGE_CAP_CTRL_A_PORT_INV_MASK                    0x00010000UL
#define BGE_CAP_CTRL_A_PORT_INV_SHIFT                   16

/* A_PORT_FLIP [17:17] - boolean */
#define BGE_CAP_CTRL_A_PORT_FLIP_ALIGN                  0
#define BGE_CAP_CTRL_A_PORT_FLIP_BITS                   1
#define BGE_CAP_CTRL_A_PORT_FLIP_MASK                   0x00020000UL
#define BGE_CAP_CTRL_A_PORT_FLIP_SHIFT                  17

/* ANA_ON_VCXO2 [18:18] - boolean */
#define BGE_CAP_CTRL_ANA_ON_VCXO2_ALIGN                 0
#define BGE_CAP_CTRL_ANA_ON_VCXO2_BITS                  1
#define BGE_CAP_CTRL_ANA_ON_VCXO2_MASK                  0x00040000UL
#define BGE_CAP_CTRL_ANA_ON_VCXO2_SHIFT                 18
#define BGE_CAP_CTRL_ANA_ON_VCXO2_VCXO1                 0
#define BGE_CAP_CTRL_ANA_ON_VCXO2_VCXO2                 1

/* reserved0 [30:19] -  */
#define BGE_CAP_CTRL_reserved0_ALIGN                    0
#define BGE_CAP_CTRL_reserved0_BITS                     12
#define BGE_CAP_CTRL_reserved0_MASK                     0x7FF80000UL
#define BGE_CAP_CTRL_reserved0_SHIFT                    19

/* TF_CAP [31:31] - boolean */
#define BGE_CAP_CTRL_TF_CAP_ALIGN                       0
#define BGE_CAP_CTRL_TF_CAP_BITS                        1
#define BGE_CAP_CTRL_TF_CAP_MASK                        0x80000000UL
#define BGE_CAP_CTRL_TF_CAP_SHIFT                       31

/**********************************************************************
 *BGE_PT_X_START
 **********************************************************************/
/* HD_PT_X_START [11:00] - unsigned */
#define BGE_PT_X_START_HD_PT_X_START_ALIGN              0
#define BGE_PT_X_START_HD_PT_X_START_BITS               12
#define BGE_PT_X_START_HD_PT_X_START_MASK               0x00000FFFUL
#define BGE_PT_X_START_HD_PT_X_START_SHIFT              0

/* reserved0 [31:12] -  */
#define BGE_PT_X_START_reserved0_ALIGN                  0
#define BGE_PT_X_START_reserved0_BITS                   20
#define BGE_PT_X_START_reserved0_MASK                   0xFFFFF000UL
#define BGE_PT_X_START_reserved0_SHIFT                  12

/**********************************************************************
 *BGE_PT_X_END
 **********************************************************************/
/* HD_PT_X_END [11:00] - unsigned */
#define BGE_PT_X_END_HD_PT_X_END_ALIGN                  0
#define BGE_PT_X_END_HD_PT_X_END_BITS                   12
#define BGE_PT_X_END_HD_PT_X_END_MASK                   0x00000FFFUL
#define BGE_PT_X_END_HD_PT_X_END_SHIFT                  0

/* reserved0 [31:12] -  */
#define BGE_PT_X_END_reserved0_ALIGN                    0
#define BGE_PT_X_END_reserved0_BITS                     20
#define BGE_PT_X_END_reserved0_MASK                     0xFFFFF000UL
#define BGE_PT_X_END_reserved0_SHIFT                    12

/**********************************************************************
 *BGE_PT_Y_START
 **********************************************************************/
/* HD_PT_Y_START [09:00] - unsigned */
#define BGE_PT_Y_START_HD_PT_Y_START_ALIGN              0
#define BGE_PT_Y_START_HD_PT_Y_START_BITS               10
#define BGE_PT_Y_START_HD_PT_Y_START_MASK               0x000003FFUL
#define BGE_PT_Y_START_HD_PT_Y_START_SHIFT              0

/* reserved0 [31:10] -  */
#define BGE_PT_Y_START_reserved0_ALIGN                  0
#define BGE_PT_Y_START_reserved0_BITS                   22
#define BGE_PT_Y_START_reserved0_MASK                   0xFFFFFC00UL
#define BGE_PT_Y_START_reserved0_SHIFT                  10

/**********************************************************************
 *BGE_PT_Y_END
 **********************************************************************/
/* HD_PT_Y_END [09:00] - unsigned */
#define BGE_PT_Y_END_HD_PT_Y_END_ALIGN                  0
#define BGE_PT_Y_END_HD_PT_Y_END_BITS                   10
#define BGE_PT_Y_END_HD_PT_Y_END_MASK                   0x000003FFUL
#define BGE_PT_Y_END_HD_PT_Y_END_SHIFT                  0

/* reserved0 [31:10] -  */
#define BGE_PT_Y_END_reserved0_ALIGN                    0
#define BGE_PT_Y_END_reserved0_BITS                     22
#define BGE_PT_Y_END_reserved0_MASK                     0xFFFFFC00UL
#define BGE_PT_Y_END_reserved0_SHIFT                    10

/**********************************************************************
 *BGE_VWIN_X_START
 **********************************************************************/
/* VWIN_X_START [11:00] - unsigned */
#define BGE_VWIN_X_START_VWIN_X_START_ALIGN             0
#define BGE_VWIN_X_START_VWIN_X_START_BITS              12
#define BGE_VWIN_X_START_VWIN_X_START_MASK              0x00000FFFUL
#define BGE_VWIN_X_START_VWIN_X_START_SHIFT             0

/* reserved0 [31:12] -  */
#define BGE_VWIN_X_START_reserved0_ALIGN                0
#define BGE_VWIN_X_START_reserved0_BITS                 20
#define BGE_VWIN_X_START_reserved0_MASK                 0xFFFFF000UL
#define BGE_VWIN_X_START_reserved0_SHIFT                12

/**********************************************************************
 *BGE_VWIN_X_END
 **********************************************************************/
/* VWIN_X_END [11:00] - unsigned */
#define BGE_VWIN_X_END_VWIN_X_END_ALIGN                 0
#define BGE_VWIN_X_END_VWIN_X_END_BITS                  12
#define BGE_VWIN_X_END_VWIN_X_END_MASK                  0x00000FFFUL
#define BGE_VWIN_X_END_VWIN_X_END_SHIFT                 0

/* reserved0 [31:12] -  */
#define BGE_VWIN_X_END_reserved0_ALIGN                  0
#define BGE_VWIN_X_END_reserved0_BITS                   20
#define BGE_VWIN_X_END_reserved0_MASK                   0xFFFFF000UL
#define BGE_VWIN_X_END_reserved0_SHIFT                  12

/**********************************************************************
 *BGE_VWIN_Y_START
 **********************************************************************/
/* VWIN_Y_START [09:00] - unsigned */
#define BGE_VWIN_Y_START_VWIN_Y_START_ALIGN             0
#define BGE_VWIN_Y_START_VWIN_Y_START_BITS              10
#define BGE_VWIN_Y_START_VWIN_Y_START_MASK              0x000003FFUL
#define BGE_VWIN_Y_START_VWIN_Y_START_SHIFT             0

/* reserved0 [31:10] -  */
#define BGE_VWIN_Y_START_reserved0_ALIGN                0
#define BGE_VWIN_Y_START_reserved0_BITS                 22
#define BGE_VWIN_Y_START_reserved0_MASK                 0xFFFFFC00UL
#define BGE_VWIN_Y_START_reserved0_SHIFT                10

/**********************************************************************
 *BGE_VWIN_Y_END
 **********************************************************************/
/* VWIN_Y_END [09:00] - unsigned */
#define BGE_VWIN_Y_END_VWIN_Y_END_ALIGN                 0
#define BGE_VWIN_Y_END_VWIN_Y_END_BITS                  10
#define BGE_VWIN_Y_END_VWIN_Y_END_MASK                  0x000003FFUL
#define BGE_VWIN_Y_END_VWIN_Y_END_SHIFT                 0

/* reserved0 [31:10] -  */
#define BGE_VWIN_Y_END_reserved0_ALIGN                  0
#define BGE_VWIN_Y_END_reserved0_BITS                   22
#define BGE_VWIN_Y_END_reserved0_MASK                   0xFFFFFC00UL
#define BGE_VWIN_Y_END_reserved0_SHIFT                  10

/**********************************************************************
 *BGE_VWIN_MSTART
 **********************************************************************/
/* VWIN_MSTART [25:00] - unsigned */
#define BGE_VWIN_MSTART_VWIN_MSTART_ALIGN               0
#define BGE_VWIN_MSTART_VWIN_MSTART_BITS                26
#define BGE_VWIN_MSTART_VWIN_MSTART_MASK                0x03FFFFFFUL
#define BGE_VWIN_MSTART_VWIN_MSTART_SHIFT               0

/* reserved0 [31:26] -  */
#define BGE_VWIN_MSTART_reserved0_ALIGN                 0
#define BGE_VWIN_MSTART_reserved0_BITS                  6
#define BGE_VWIN_MSTART_reserved0_MASK                  0xFC000000UL
#define BGE_VWIN_MSTART_reserved0_SHIFT                 26

/**********************************************************************
 *BGE_VWIN_PITCH
 **********************************************************************/
/* VWIN_PITCH [11:00] - unsigned */
#define BGE_VWIN_PITCH_VWIN_PITCH_ALIGN                 0
#define BGE_VWIN_PITCH_VWIN_PITCH_BITS                  12
#define BGE_VWIN_PITCH_VWIN_PITCH_MASK                  0x00000FFFUL
#define BGE_VWIN_PITCH_VWIN_PITCH_SHIFT                 0

/* reserved0 [31:12] -  */
#define BGE_VWIN_PITCH_reserved0_ALIGN                  0
#define BGE_VWIN_PITCH_reserved0_BITS                   20
#define BGE_VWIN_PITCH_reserved0_MASK                   0xFFFFF000UL
#define BGE_VWIN_PITCH_reserved0_SHIFT                  12

/**********************************************************************
 *BGE_VWIN_ALPHA
 **********************************************************************/
/* VWIN_ALPHA [07:00] - unsigned */
#define BGE_VWIN_ALPHA_VWIN_ALPHA_ALIGN                 0
#define BGE_VWIN_ALPHA_VWIN_ALPHA_BITS                  8
#define BGE_VWIN_ALPHA_VWIN_ALPHA_MASK                  0x000000FFUL
#define BGE_VWIN_ALPHA_VWIN_ALPHA_SHIFT                 0

/* reserved0 [31:08] -  */
#define BGE_VWIN_ALPHA_reserved0_ALIGN                  0
#define BGE_VWIN_ALPHA_reserved0_BITS                   24
#define BGE_VWIN_ALPHA_reserved0_MASK                   0xFFFFFF00UL
#define BGE_VWIN_ALPHA_reserved0_SHIFT                  8

/**********************************************************************
 *BGE_GFX_X_START
 **********************************************************************/
/* GFX_X_START [11:00] - unsigned */
#define BGE_GFX_X_START_GFX_X_START_ALIGN               0
#define BGE_GFX_X_START_GFX_X_START_BITS                12
#define BGE_GFX_X_START_GFX_X_START_MASK                0x00000FFFUL
#define BGE_GFX_X_START_GFX_X_START_SHIFT               0

/* reserved0 [31:12] -  */
#define BGE_GFX_X_START_reserved0_ALIGN                 0
#define BGE_GFX_X_START_reserved0_BITS                  20
#define BGE_GFX_X_START_reserved0_MASK                  0xFFFFF000UL
#define BGE_GFX_X_START_reserved0_SHIFT                 12

/**********************************************************************
 *BGE_GFX_X_END
 **********************************************************************/
/* GFX_X_END [11:00] - unsigned */
#define BGE_GFX_X_END_GFX_X_END_ALIGN                   0
#define BGE_GFX_X_END_GFX_X_END_BITS                    12
#define BGE_GFX_X_END_GFX_X_END_MASK                    0x00000FFFUL
#define BGE_GFX_X_END_GFX_X_END_SHIFT                   0

/* reserved0 [31:12] -  */
#define BGE_GFX_X_END_reserved0_ALIGN                   0
#define BGE_GFX_X_END_reserved0_BITS                    20
#define BGE_GFX_X_END_reserved0_MASK                    0xFFFFF000UL
#define BGE_GFX_X_END_reserved0_SHIFT                   12

/**********************************************************************
 *BGE_GFX_Y_START
 **********************************************************************/
/* GFX_Y_START [09:00] - unsigned */
#define BGE_GFX_Y_START_GFX_Y_START_ALIGN               0
#define BGE_GFX_Y_START_GFX_Y_START_BITS                10
#define BGE_GFX_Y_START_GFX_Y_START_MASK                0x000003FFUL
#define BGE_GFX_Y_START_GFX_Y_START_SHIFT               0

/* reserved0 [31:10] -  */
#define BGE_GFX_Y_START_reserved0_ALIGN                 0
#define BGE_GFX_Y_START_reserved0_BITS                  22
#define BGE_GFX_Y_START_reserved0_MASK                  0xFFFFFC00UL
#define BGE_GFX_Y_START_reserved0_SHIFT                 10

/**********************************************************************
 *BGE_GFX_Y_END
 **********************************************************************/
/* GFX_Y_END [09:00] - unsigned */
#define BGE_GFX_Y_END_GFX_Y_END_ALIGN                   0
#define BGE_GFX_Y_END_GFX_Y_END_BITS                    10
#define BGE_GFX_Y_END_GFX_Y_END_MASK                    0x000003FFUL
#define BGE_GFX_Y_END_GFX_Y_END_SHIFT                   0

/* reserved0 [31:10] -  */
#define BGE_GFX_Y_END_reserved0_ALIGN                   0
#define BGE_GFX_Y_END_reserved0_BITS                    22
#define BGE_GFX_Y_END_reserved0_MASK                    0xFFFFFC00UL
#define BGE_GFX_Y_END_reserved0_SHIFT                   10

/**********************************************************************
 *BGE_BG_COLOR
 **********************************************************************/
/* BG_COLOR [23:00] - unsigned */
#define BGE_BG_COLOR_BG_COLOR_ALIGN                     0
#define BGE_BG_COLOR_BG_COLOR_BITS                      24
#define BGE_BG_COLOR_BG_COLOR_MASK                      0x00FFFFFFUL
#define BGE_BG_COLOR_BG_COLOR_SHIFT                     0

/* reserved0 [31:24] -  */
#define BGE_BG_COLOR_reserved0_ALIGN                    0
#define BGE_BG_COLOR_reserved0_BITS                     8
#define BGE_BG_COLOR_reserved0_MASK                     0xFF000000UL
#define BGE_BG_COLOR_reserved0_SHIFT                    24

/**********************************************************************
 *BGE_DISP_CTRL
 **********************************************************************/
/* CRTC_ENB [00:00] - boolean */
#define BGE_DISP_CTRL_CRTC_ENB_ALIGN                    0
#define BGE_DISP_CTRL_CRTC_ENB_BITS                     1
#define BGE_DISP_CTRL_CRTC_ENB_MASK                     0x00000001UL
#define BGE_DISP_CTRL_CRTC_ENB_SHIFT                    0

/* CRTC_PIP_ENB [01:01] - boolean */
#define BGE_DISP_CTRL_CRTC_PIP_ENB_ALIGN                0
#define BGE_DISP_CTRL_CRTC_PIP_ENB_BITS                 1
#define BGE_DISP_CTRL_CRTC_PIP_ENB_MASK                 0x00000002UL
#define BGE_DISP_CTRL_CRTC_PIP_ENB_SHIFT                1

/* PT_ENB [02:02] - boolean */
#define BGE_DISP_CTRL_PT_ENB_ALIGN                      0
#define BGE_DISP_CTRL_PT_ENB_BITS                       1
#define BGE_DISP_CTRL_PT_ENB_MASK                       0x00000004UL
#define BGE_DISP_CTRL_PT_ENB_SHIFT                      2

/* VWIN_FRONT [03:03] - boolean */
#define BGE_DISP_CTRL_VWIN_FRONT_ALIGN                  0
#define BGE_DISP_CTRL_VWIN_FRONT_BITS                   1
#define BGE_DISP_CTRL_VWIN_FRONT_MASK                   0x00000008UL
#define BGE_DISP_CTRL_VWIN_FRONT_SHIFT                  3
#define BGE_DISP_CTRL_VWIN_FRONT_PT_FRONT               0
#define BGE_DISP_CTRL_VWIN_FRONT_PIP_FRONT              1

/* SD_CRTC_ENB [04:04] - boolean */
#define BGE_DISP_CTRL_SD_CRTC_ENB_ALIGN                 0
#define BGE_DISP_CTRL_SD_CRTC_ENB_BITS                  1
#define BGE_DISP_CTRL_SD_CRTC_ENB_MASK                  0x00000010UL
#define BGE_DISP_CTRL_SD_CRTC_ENB_SHIFT                 4

/* SD_PT_ENB [05:05] - boolean */
#define BGE_DISP_CTRL_SD_PT_ENB_ALIGN                   0
#define BGE_DISP_CTRL_SD_PT_ENB_BITS                    1
#define BGE_DISP_CTRL_SD_PT_ENB_MASK                    0x00000020UL
#define BGE_DISP_CTRL_SD_PT_ENB_SHIFT                   5

/* VWIN_ENB [06:06] - boolean */
#define BGE_DISP_CTRL_VWIN_ENB_ALIGN                    0
#define BGE_DISP_CTRL_VWIN_ENB_BITS                     1
#define BGE_DISP_CTRL_VWIN_ENB_MASK                     0x00000040UL
#define BGE_DISP_CTRL_VWIN_ENB_SHIFT                    6

/* SD_VWIN_ENB [07:07] - boolean */
#define BGE_DISP_CTRL_SD_VWIN_ENB_ALIGN                 0
#define BGE_DISP_CTRL_SD_VWIN_ENB_BITS                  1
#define BGE_DISP_CTRL_SD_VWIN_ENB_MASK                  0x00000080UL
#define BGE_DISP_CTRL_SD_VWIN_ENB_SHIFT                 7

/* CCIR_OUT_SRC [08:08] - boolean */
#define BGE_DISP_CTRL_CCIR_OUT_SRC_ALIGN                0
#define BGE_DISP_CTRL_CCIR_OUT_SRC_BITS                 1
#define BGE_DISP_CTRL_CCIR_OUT_SRC_MASK                 0x00000100UL
#define BGE_DISP_CTRL_CCIR_OUT_SRC_SHIFT                8
#define BGE_DISP_CTRL_CCIR_OUT_SRC_HD_CRT               0
#define BGE_DISP_CTRL_CCIR_OUT_SRC_SD_CRT               1

/* INTERLACE_OUT [09:09] - boolean */
#define BGE_DISP_CTRL_INTERLACE_OUT_ALIGN               0
#define BGE_DISP_CTRL_INTERLACE_OUT_BITS                1
#define BGE_DISP_CTRL_INTERLACE_OUT_MASK                0x00000200UL
#define BGE_DISP_CTRL_INTERLACE_OUT_SHIFT               9
#define BGE_DISP_CTRL_INTERLACE_OUT_PROGRESSIVE         0
#define BGE_DISP_CTRL_INTERLACE_OUT_INTERLACE           1

/* DUAL_MODE [10:10] - boolean */
#define BGE_DISP_CTRL_DUAL_MODE_ALIGN                   0
#define BGE_DISP_CTRL_DUAL_MODE_BITS                    1
#define BGE_DISP_CTRL_DUAL_MODE_MASK                    0x00000400UL
#define BGE_DISP_CTRL_DUAL_MODE_SHIFT                   10
#define BGE_DISP_CTRL_DUAL_MODE_NORMAL                  0
#define BGE_DISP_CTRL_DUAL_MODE_DUAL                    1

/* SD_VIDEO_ONLY [11:11] - boolean */
#define BGE_DISP_CTRL_SD_VIDEO_ONLY_ALIGN               0
#define BGE_DISP_CTRL_SD_VIDEO_ONLY_BITS                1
#define BGE_DISP_CTRL_SD_VIDEO_ONLY_MASK                0x00000800UL
#define BGE_DISP_CTRL_SD_VIDEO_ONLY_SHIFT               11
#define BGE_DISP_CTRL_SD_VIDEO_ONLY_VIDEO_GFX_MIX       0
#define BGE_DISP_CTRL_SD_VIDEO_ONLY_VIDEO               1

/* DENC_SD_SRC_SD_CRT [12:12] - boolean */
#define BGE_DISP_CTRL_DENC_SD_SRC_SD_CRT_ALIGN          0
#define BGE_DISP_CTRL_DENC_SD_SRC_SD_CRT_BITS           1
#define BGE_DISP_CTRL_DENC_SD_SRC_SD_CRT_MASK           0x00001000UL
#define BGE_DISP_CTRL_DENC_SD_SRC_SD_CRT_SHIFT          12

/* DENC_DUAL_SRC_HD_CRT [13:13] - boolean */
#define BGE_DISP_CTRL_DENC_DUAL_SRC_HD_CRT_ALIGN        0
#define BGE_DISP_CTRL_DENC_DUAL_SRC_HD_CRT_BITS         1
#define BGE_DISP_CTRL_DENC_DUAL_SRC_HD_CRT_MASK         0x00002000UL
#define BGE_DISP_CTRL_DENC_DUAL_SRC_HD_CRT_SHIFT        13

/* BURST_8GW [14:14] - boolean */
#define BGE_DISP_CTRL_BURST_8GW_ALIGN                   0
#define BGE_DISP_CTRL_BURST_8GW_BITS                    1
#define BGE_DISP_CTRL_BURST_8GW_MASK                    0x00004000UL
#define BGE_DISP_CTRL_BURST_8GW_SHIFT                   14
#define BGE_DISP_CTRL_BURST_8GW_SIXTEEN_GW              0
#define BGE_DISP_CTRL_BURST_8GW_EIGHT_GW                1

/* HD_NO_SCALE [15:15] - boolean */
#define BGE_DISP_CTRL_HD_NO_SCALE_ALIGN                 0
#define BGE_DISP_CTRL_HD_NO_SCALE_BITS                  1
#define BGE_DISP_CTRL_HD_NO_SCALE_MASK                  0x00008000UL
#define BGE_DISP_CTRL_HD_NO_SCALE_SHIFT                 15

/* ANA_DOWN_SCALE [16:16] - boolean */
#define BGE_DISP_CTRL_ANA_DOWN_SCALE_ALIGN              0
#define BGE_DISP_CTRL_ANA_DOWN_SCALE_BITS               1
#define BGE_DISP_CTRL_ANA_DOWN_SCALE_MASK               0x00010000UL
#define BGE_DISP_CTRL_ANA_DOWN_SCALE_SHIFT              16
#define BGE_DISP_CTRL_ANA_DOWN_SCALE_TCONV              0
#define BGE_DISP_CTRL_ANA_DOWN_SCALE_SD_SCALER          1

/* SD_SRC_TCONV [17:17] - boolean */
#define BGE_DISP_CTRL_SD_SRC_TCONV_ALIGN                0
#define BGE_DISP_CTRL_SD_SRC_TCONV_BITS                 1
#define BGE_DISP_CTRL_SD_SRC_TCONV_MASK                 0x00020000UL
#define BGE_DISP_CTRL_SD_SRC_TCONV_SHIFT                17
#define BGE_DISP_CTRL_SD_SRC_TCONV_FEEDER               0
#define BGE_DISP_CTRL_SD_SRC_TCONV_TCONV                1

/* CRT_VWIN_SRC_SD [18:18] - boolean */
#define BGE_DISP_CTRL_CRT_VWIN_SRC_SD_ALIGN             0
#define BGE_DISP_CTRL_CRT_VWIN_SRC_SD_BITS              1
#define BGE_DISP_CTRL_CRT_VWIN_SRC_SD_MASK              0x00040000UL
#define BGE_DISP_CTRL_CRT_VWIN_SRC_SD_SHIFT             18
#define BGE_DISP_CTRL_CRT_VWIN_SRC_SD_VWIN              0
#define BGE_DISP_CTRL_CRT_VWIN_SRC_SD_SD_DISP_FIFO      1

/* HD_SRC_VWIN [19:19] - boolean */
#define BGE_DISP_CTRL_HD_SRC_VWIN_ALIGN                 0
#define BGE_DISP_CTRL_HD_SRC_VWIN_BITS                  1
#define BGE_DISP_CTRL_HD_SRC_VWIN_MASK                  0x00080000UL
#define BGE_DISP_CTRL_HD_SRC_VWIN_SHIFT                 19
#define BGE_DISP_CTRL_HD_SRC_VWIN_FEEDER                0
#define BGE_DISP_CTRL_HD_SRC_VWIN_VWIN                  1

/* HD_SCALER_CAP [20:20] - boolean */
#define BGE_DISP_CTRL_HD_SCALER_CAP_ALIGN               0
#define BGE_DISP_CTRL_HD_SCALER_CAP_BITS                1
#define BGE_DISP_CTRL_HD_SCALER_CAP_MASK                0x00100000UL
#define BGE_DISP_CTRL_HD_SCALER_CAP_SHIFT               20
#define BGE_DISP_CTRL_HD_SCALER_CAP_HD_CRT              0
#define BGE_DISP_CTRL_HD_SCALER_CAP_HD_SCALER           1

/* SDCRT_SRC_VWIN [21:21] - boolean */
#define BGE_DISP_CTRL_SDCRT_SRC_VWIN_ALIGN              0
#define BGE_DISP_CTRL_SDCRT_SRC_VWIN_BITS               1
#define BGE_DISP_CTRL_SDCRT_SRC_VWIN_MASK               0x00200000UL
#define BGE_DISP_CTRL_SDCRT_SRC_VWIN_SHIFT              21
#define BGE_DISP_CTRL_SDCRT_SRC_VWIN_SCALER             0
#define BGE_DISP_CTRL_SDCRT_SRC_VWIN_VWIN               1

/* SDCRT_SRC_HD [22:22] - boolean */
#define BGE_DISP_CTRL_SDCRT_SRC_HD_ALIGN                0
#define BGE_DISP_CTRL_SDCRT_SRC_HD_BITS                 1
#define BGE_DISP_CTRL_SDCRT_SRC_HD_MASK                 0x00400000UL
#define BGE_DISP_CTRL_SDCRT_SRC_HD_SHIFT                22
#define BGE_DISP_CTRL_SDCRT_SRC_HD_SD_DISP_FIFO         0
#define BGE_DISP_CTRL_SDCRT_SRC_HD_HD_DISP_FIFO         1

/* HD_TO_SD [23:23] - boolean */
#define BGE_DISP_CTRL_HD_TO_SD_ALIGN                    0
#define BGE_DISP_CTRL_HD_TO_SD_BITS                     1
#define BGE_DISP_CTRL_HD_TO_SD_MASK                     0x00800000UL
#define BGE_DISP_CTRL_HD_TO_SD_SHIFT                    23

/* LOAD_LINE_LOC [25:24] - unsigned */
#define BGE_DISP_CTRL_LOAD_LINE_LOC_ALIGN               0
#define BGE_DISP_CTRL_LOAD_LINE_LOC_BITS                2
#define BGE_DISP_CTRL_LOAD_LINE_LOC_MASK                0x03000000UL
#define BGE_DISP_CTRL_LOAD_LINE_LOC_SHIFT               24
#define BGE_DISP_CTRL_LOAD_LINE_LOC_END                 0
#define BGE_DISP_CTRL_LOAD_LINE_LOC_MIDDLE              1
#define BGE_DISP_CTRL_LOAD_LINE_LOC_START               2

/* USE_2_TAPS [26:26] - boolean */
#define BGE_DISP_CTRL_USE_2_TAPS_ALIGN                  0
#define BGE_DISP_CTRL_USE_2_TAPS_BITS                   1
#define BGE_DISP_CTRL_USE_2_TAPS_MASK                   0x04000000UL
#define BGE_DISP_CTRL_USE_2_TAPS_SHIFT                  26
#define BGE_DISP_CTRL_USE_2_TAPS_FOUR_TAPS              0
#define BGE_DISP_CTRL_USE_2_TAPS_TWO_TAPS               1

/* SD_BYPASS_EN [27:27] - boolean */
#define BGE_DISP_CTRL_SD_BYPASS_EN_ALIGN                0
#define BGE_DISP_CTRL_SD_BYPASS_EN_BITS                 1
#define BGE_DISP_CTRL_SD_BYPASS_EN_MASK                 0x08000000UL
#define BGE_DISP_CTRL_SD_BYPASS_EN_SHIFT                27

/* SD_PRPB_IN [28:28] - boolean */
#define BGE_DISP_CTRL_SD_PRPB_IN_ALIGN                  0
#define BGE_DISP_CTRL_SD_PRPB_IN_BITS                   1
#define BGE_DISP_CTRL_SD_PRPB_IN_MASK                   0x10000000UL
#define BGE_DISP_CTRL_SD_PRPB_IN_SHIFT                  28

/* HD_PRPB_IN [29:29] - boolean */
#define BGE_DISP_CTRL_HD_PRPB_IN_ALIGN                  0
#define BGE_DISP_CTRL_HD_PRPB_IN_BITS                   1
#define BGE_DISP_CTRL_HD_PRPB_IN_MASK                   0x20000000UL
#define BGE_DISP_CTRL_HD_PRPB_IN_SHIFT                  29

/* HDSD_SWAP_EN [30:30] - boolean */
#define BGE_DISP_CTRL_HDSD_SWAP_EN_ALIGN                0
#define BGE_DISP_CTRL_HDSD_SWAP_EN_BITS                 1
#define BGE_DISP_CTRL_HDSD_SWAP_EN_MASK                 0x40000000UL
#define BGE_DISP_CTRL_HDSD_SWAP_EN_SHIFT                30

/* CAP_SRC_IS_DIG [31:31] - boolean */
#define BGE_DISP_CTRL_CAP_SRC_IS_DIG_ALIGN              0
#define BGE_DISP_CTRL_CAP_SRC_IS_DIG_BITS               1
#define BGE_DISP_CTRL_CAP_SRC_IS_DIG_MASK               0x80000000UL
#define BGE_DISP_CTRL_CAP_SRC_IS_DIG_SHIFT              31
#define BGE_DISP_CTRL_CAP_SRC_IS_DIG_VDEC               0
#define BGE_DISP_CTRL_CAP_SRC_IS_DIG_CCIR656            1

/**********************************************************************
 *BGE_RASTER_TF
 **********************************************************************/
/* HD_CRT_RASTER_TF [09:00] - unsigned */
#define BGE_RASTER_TF_HD_CRT_RASTER_TF_ALIGN            0
#define BGE_RASTER_TF_HD_CRT_RASTER_TF_BITS             10
#define BGE_RASTER_TF_HD_CRT_RASTER_TF_MASK             0x000003FFUL
#define BGE_RASTER_TF_HD_CRT_RASTER_TF_SHIFT            0

/* reserved0 [31:10] -  */
#define BGE_RASTER_TF_reserved0_ALIGN                   0
#define BGE_RASTER_TF_reserved0_BITS                    22
#define BGE_RASTER_TF_reserved0_MASK                    0xFFFFFC00UL
#define BGE_RASTER_TF_reserved0_SHIFT                   10

/**********************************************************************
 *BGE_RASTER_BF
 **********************************************************************/
/* HD_CRT_RASTER_BF [09:00] - unsigned */
#define BGE_RASTER_BF_HD_CRT_RASTER_BF_ALIGN            0
#define BGE_RASTER_BF_HD_CRT_RASTER_BF_BITS             10
#define BGE_RASTER_BF_HD_CRT_RASTER_BF_MASK             0x000003FFUL
#define BGE_RASTER_BF_HD_CRT_RASTER_BF_SHIFT            0

/* reserved0 [31:10] -  */
#define BGE_RASTER_BF_reserved0_ALIGN                   0
#define BGE_RASTER_BF_reserved0_BITS                    22
#define BGE_RASTER_BF_reserved0_MASK                    0xFFFFFC00UL
#define BGE_RASTER_BF_reserved0_SHIFT                   10

/**********************************************************************
 *BGE_DMA_CMD_QUE1
 **********************************************************************/
/* reserved0 [01:00] -  */
#define BGE_DMA_CMD_QUE1_reserved0_ALIGN                0
#define BGE_DMA_CMD_QUE1_reserved0_BITS                 2
#define BGE_DMA_CMD_QUE1_reserved0_MASK                 0x00000003UL
#define BGE_DMA_CMD_QUE1_reserved0_SHIFT                0

/* DMA_CMD_MEM_ADDR [26:02] - unsigned */
#define BGE_DMA_CMD_QUE1_DMA_CMD_MEM_ADDR_ALIGN         0
#define BGE_DMA_CMD_QUE1_DMA_CMD_MEM_ADDR_BITS          25
#define BGE_DMA_CMD_QUE1_DMA_CMD_MEM_ADDR_MASK          0x07FFFFFCUL
#define BGE_DMA_CMD_QUE1_DMA_CMD_MEM_ADDR_SHIFT         2

/* reserved1 [31:27] -  */
#define BGE_DMA_CMD_QUE1_reserved1_ALIGN                0
#define BGE_DMA_CMD_QUE1_reserved1_BITS                 5
#define BGE_DMA_CMD_QUE1_reserved1_MASK                 0xF8000000UL
#define BGE_DMA_CMD_QUE1_reserved1_SHIFT                27

/**********************************************************************
 *BGE_DMA_CMD_QUE2
 **********************************************************************/
/* reserved0 [01:00] -  */
#define BGE_DMA_CMD_QUE2_reserved0_ALIGN                0
#define BGE_DMA_CMD_QUE2_reserved0_BITS                 2
#define BGE_DMA_CMD_QUE2_reserved0_MASK                 0x00000003UL
#define BGE_DMA_CMD_QUE2_reserved0_SHIFT                0

/* DMA_CMD_SRAM_ADDR [10:02] - unsigned */
#define BGE_DMA_CMD_QUE2_DMA_CMD_SRAM_ADDR_ALIGN        0
#define BGE_DMA_CMD_QUE2_DMA_CMD_SRAM_ADDR_BITS         9
#define BGE_DMA_CMD_QUE2_DMA_CMD_SRAM_ADDR_MASK         0x000007FCUL
#define BGE_DMA_CMD_QUE2_DMA_CMD_SRAM_ADDR_SHIFT        2

/* DMA_CMD_SIZE [21:11] - unsigned */
#define BGE_DMA_CMD_QUE2_DMA_CMD_SIZE_ALIGN             0
#define BGE_DMA_CMD_QUE2_DMA_CMD_SIZE_BITS              11
#define BGE_DMA_CMD_QUE2_DMA_CMD_SIZE_MASK              0x003FF800UL
#define BGE_DMA_CMD_QUE2_DMA_CMD_SIZE_SHIFT             11

/* DMA_CMD_DIR [22:22] - boolean */
#define BGE_DMA_CMD_QUE2_DMA_CMD_DIR_ALIGN              0
#define BGE_DMA_CMD_QUE2_DMA_CMD_DIR_BITS               1
#define BGE_DMA_CMD_QUE2_DMA_CMD_DIR_MASK               0x00400000UL
#define BGE_DMA_CMD_QUE2_DMA_CMD_DIR_SHIFT              22

/* DMA_CMD_INT [23:23] - boolean */
#define BGE_DMA_CMD_QUE2_DMA_CMD_INT_ALIGN              0
#define BGE_DMA_CMD_QUE2_DMA_CMD_INT_BITS               1
#define BGE_DMA_CMD_QUE2_DMA_CMD_INT_MASK               0x00800000UL
#define BGE_DMA_CMD_QUE2_DMA_CMD_INT_SHIFT              23

/* reserved1 [31:24] -  */
#define BGE_DMA_CMD_QUE2_reserved1_ALIGN                0
#define BGE_DMA_CMD_QUE2_reserved1_BITS                 8
#define BGE_DMA_CMD_QUE2_reserved1_MASK                 0xFF000000UL
#define BGE_DMA_CMD_QUE2_reserved1_SHIFT                24

/**********************************************************************
 *BGE_PAXEL_CTRL
 **********************************************************************/
/* reserved0 [01:00] -  */
#define BGE_PAXEL_CTRL_reserved0_ALIGN                  0
#define BGE_PAXEL_CTRL_reserved0_BITS                   2
#define BGE_PAXEL_CTRL_reserved0_MASK                   0x00000003UL
#define BGE_PAXEL_CTRL_reserved0_SHIFT                  0

/* PAXEL_MEM_OFFSET [25:02] - unsigned */
#define BGE_PAXEL_CTRL_PAXEL_MEM_OFFSET_ALIGN           0
#define BGE_PAXEL_CTRL_PAXEL_MEM_OFFSET_BITS            24
#define BGE_PAXEL_CTRL_PAXEL_MEM_OFFSET_MASK            0x03FFFFFCUL
#define BGE_PAXEL_CTRL_PAXEL_MEM_OFFSET_SHIFT           2

/* PAXEL_REG_WR_ENA [26:26] - boolean */
#define BGE_PAXEL_CTRL_PAXEL_REG_WR_ENA_ALIGN           0
#define BGE_PAXEL_CTRL_PAXEL_REG_WR_ENA_BITS            1
#define BGE_PAXEL_CTRL_PAXEL_REG_WR_ENA_MASK            0x04000000UL
#define BGE_PAXEL_CTRL_PAXEL_REG_WR_ENA_SHIFT           26

/* PAXEL_RESET [27:27] - boolean */
#define BGE_PAXEL_CTRL_PAXEL_RESET_ALIGN                0
#define BGE_PAXEL_CTRL_PAXEL_RESET_BITS                 1
#define BGE_PAXEL_CTRL_PAXEL_RESET_MASK                 0x08000000UL
#define BGE_PAXEL_CTRL_PAXEL_RESET_SHIFT                27

/* PAXEL_INIT_DONE [28:28] - boolean */
#define BGE_PAXEL_CTRL_PAXEL_INIT_DONE_ALIGN            0
#define BGE_PAXEL_CTRL_PAXEL_INIT_DONE_BITS             1
#define BGE_PAXEL_CTRL_PAXEL_INIT_DONE_MASK             0x10000000UL
#define BGE_PAXEL_CTRL_PAXEL_INIT_DONE_SHIFT            28

/* reserved1 [31:29] -  */
#define BGE_PAXEL_CTRL_reserved1_ALIGN                  0
#define BGE_PAXEL_CTRL_reserved1_BITS                   3
#define BGE_PAXEL_CTRL_reserved1_MASK                   0xE0000000UL
#define BGE_PAXEL_CTRL_reserved1_SHIFT                  29

/**********************************************************************
 *BGE_VEC_CTRL
 **********************************************************************/
/* VEC_RESET [00:00] - boolean */
#define BGE_VEC_CTRL_VEC_RESET_ALIGN                    0
#define BGE_VEC_CTRL_VEC_RESET_BITS                     1
#define BGE_VEC_CTRL_VEC_RESET_MASK                     0x00000001UL
#define BGE_VEC_CTRL_VEC_RESET_SHIFT                    0

/* VEC_RESYNC_OFF [01:01] - boolean */
#define BGE_VEC_CTRL_VEC_RESYNC_OFF_ALIGN               0
#define BGE_VEC_CTRL_VEC_RESYNC_OFF_BITS                1
#define BGE_VEC_CTRL_VEC_RESYNC_OFF_MASK                0x00000002UL
#define BGE_VEC_CTRL_VEC_RESYNC_OFF_SHIFT               1

/* reserved0 [03:02] -  */
#define BGE_VEC_CTRL_reserved0_ALIGN                    0
#define BGE_VEC_CTRL_reserved0_BITS                     2
#define BGE_VEC_CTRL_reserved0_MASK                     0x0000000CUL
#define BGE_VEC_CTRL_reserved0_SHIFT                    2

/* HD_SYNC_CTRL [06:04] - unsigned */
#define BGE_VEC_CTRL_HD_SYNC_CTRL_ALIGN                 0
#define BGE_VEC_CTRL_HD_SYNC_CTRL_BITS                  3
#define BGE_VEC_CTRL_HD_SYNC_CTRL_MASK                  0x00000070UL
#define BGE_VEC_CTRL_HD_SYNC_CTRL_SHIFT                 4
#define BGE_VEC_CTRL_HD_SYNC_CTRL_SYNC_30FRAME_1080I    0
#define BGE_VEC_CTRL_HD_SYNC_CTRL_SYNC_30FRAME_720P     1
#define BGE_VEC_CTRL_HD_SYNC_CTRL_SYNC_24FRAME_1080P    2
#define BGE_VEC_CTRL_HD_SYNC_CTRL_SYNC_25FRAME_1080I    3
#define BGE_VEC_CTRL_HD_SYNC_CTRL_SYNC_30FRAME_480P     4

/* HD_COLOR_SETUP [07:07] - boolean */
#define BGE_VEC_CTRL_HD_COLOR_SETUP_ALIGN               0
#define BGE_VEC_CTRL_HD_COLOR_SETUP_BITS                1
#define BGE_VEC_CTRL_HD_COLOR_SETUP_MASK                0x00000080UL
#define BGE_VEC_CTRL_HD_COLOR_SETUP_SHIFT               7

/* COLOR_SPC_CTRL [10:08] - unsigned */
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_ALIGN               0
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_BITS                3
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_MASK                0x00000700UL
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_SHIFT               8
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_DENC_YPRPB_IN_YPRPB_OUT 0
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_DENC_YPRPB_IN_HD_RGB_OUT 1
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_DENC_YCRCB_IN_YPRPB_OUT 2
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_DENC_YCRCB_IN_HD_RGB_OUT 3
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_DENC_YCRCB_IN_S_VID_OUT 4
#define BGE_VEC_CTRL_COLOR_SPC_CTRL_DENC_YCRCB_IN_SD_RGB_OUT 5

/* SD_MODE [11:11] - boolean */
#define BGE_VEC_CTRL_SD_MODE_ALIGN                      0
#define BGE_VEC_CTRL_SD_MODE_BITS                       1
#define BGE_VEC_CTRL_SD_MODE_MASK                       0x00000800UL
#define BGE_VEC_CTRL_SD_MODE_SHIFT                      11
#define BGE_VEC_CTRL_SD_MODE_COMPOSITE_VIDEO            0
#define BGE_VEC_CTRL_SD_MODE_S_VIDEO                    1

/* SD_SYNC_CTRL [12:12] - boolean */
#define BGE_VEC_CTRL_SD_SYNC_CTRL_ALIGN                 0
#define BGE_VEC_CTRL_SD_SYNC_CTRL_BITS                  1
#define BGE_VEC_CTRL_SD_SYNC_CTRL_MASK                  0x00001000UL
#define BGE_VEC_CTRL_SD_SYNC_CTRL_SHIFT                 12

/* SD_YC_CV_ENABLE [13:13] - boolean */
#define BGE_VEC_CTRL_SD_YC_CV_ENABLE_ALIGN              0
#define BGE_VEC_CTRL_SD_YC_CV_ENABLE_BITS               1
#define BGE_VEC_CTRL_SD_YC_CV_ENABLE_MASK               0x00002000UL
#define BGE_VEC_CTRL_SD_YC_CV_ENABLE_SHIFT              13

/* HD_COLOR_SYNC_CTRL [14:14] - boolean */
#define BGE_VEC_CTRL_HD_COLOR_SYNC_CTRL_ALIGN           0
#define BGE_VEC_CTRL_HD_COLOR_SYNC_CTRL_BITS            1
#define BGE_VEC_CTRL_HD_COLOR_SYNC_CTRL_MASK            0x00004000UL
#define BGE_VEC_CTRL_HD_COLOR_SYNC_CTRL_SHIFT           14

/* reserved1 [15:15] -  */
#define BGE_VEC_CTRL_reserved1_ALIGN                    0
#define BGE_VEC_CTRL_reserved1_BITS                     1
#define BGE_VEC_CTRL_reserved1_MASK                     0x00008000UL
#define BGE_VEC_CTRL_reserved1_SHIFT                    15

/* VEC2_RESET [16:16] - boolean */
#define BGE_VEC_CTRL_VEC2_RESET_ALIGN                   0
#define BGE_VEC_CTRL_VEC2_RESET_BITS                    1
#define BGE_VEC_CTRL_VEC2_RESET_MASK                    0x00010000UL
#define BGE_VEC_CTRL_VEC2_RESET_SHIFT                   16

/* VEC2_RESYNC_OFF [17:17] - boolean */
#define BGE_VEC_CTRL_VEC2_RESYNC_OFF_ALIGN              0
#define BGE_VEC_CTRL_VEC2_RESYNC_OFF_BITS               1
#define BGE_VEC_CTRL_VEC2_RESYNC_OFF_MASK               0x00020000UL
#define BGE_VEC_CTRL_VEC2_RESYNC_OFF_SHIFT              17

/* reserved2 [31:18] -  */
#define BGE_VEC_CTRL_reserved2_ALIGN                    0
#define BGE_VEC_CTRL_reserved2_BITS                     14
#define BGE_VEC_CTRL_reserved2_MASK                     0xFFFC0000UL
#define BGE_VEC_CTRL_reserved2_SHIFT                    18

/**********************************************************************
 *BGE_TEST_MODE
 **********************************************************************/
/* TEST_PORT_SEL [03:00] - unsigned */
#define BGE_TEST_MODE_TEST_PORT_SEL_ALIGN               0
#define BGE_TEST_MODE_TEST_PORT_SEL_BITS                4
#define BGE_TEST_MODE_TEST_PORT_SEL_MASK                0x0000000FUL
#define BGE_TEST_MODE_TEST_PORT_SEL_SHIFT               0
#define BGE_TEST_MODE_TEST_PORT_SEL_NORMAL_MODE         0
#define BGE_TEST_MODE_TEST_PORT_SEL_ADP_TEST            1
#define BGE_TEST_MODE_TEST_PORT_SEL_ADC_BYPASS          2
#define BGE_TEST_MODE_TEST_PORT_SEL_ADC_TEST            3
#define BGE_TEST_MODE_TEST_PORT_SEL_DAC_INPUT           4
#define BGE_TEST_MODE_TEST_PORT_SEL_DAC_OUTPUT          5
#define BGE_TEST_MODE_TEST_PORT_SEL_DENC_BYPASS         6
#define BGE_TEST_MODE_TEST_PORT_SEL_PLL_TEST            7
#define BGE_TEST_MODE_TEST_PORT_SEL_VIDEO_DEBUG         8
#define BGE_TEST_MODE_TEST_PORT_SEL_XPT_DEBUG           9
#define BGE_TEST_MODE_TEST_PORT_SEL_VDEC_DEBUG          10
#define BGE_TEST_MODE_TEST_PORT_SEL_VDEC_DEBUG2         11
#define BGE_TEST_MODE_TEST_PORT_SEL_ADC_TO_DAC          12
#define BGE_TEST_MODE_TEST_PORT_SEL_NO_ANALOG           13
#define BGE_TEST_MODE_TEST_PORT_SEL_ARMEDIA_DEBUG       14
#define BGE_TEST_MODE_TEST_PORT_SEL_DENC_DEBUG          15

/* AUD_I2S1_SEL [04:04] - boolean */
#define BGE_TEST_MODE_AUD_I2S1_SEL_ALIGN                0
#define BGE_TEST_MODE_AUD_I2S1_SEL_BITS                 1
#define BGE_TEST_MODE_AUD_I2S1_SEL_MASK                 0x00000010UL
#define BGE_TEST_MODE_AUD_I2S1_SEL_SHIFT                4

/* CSYNC_SEL [05:05] - boolean */
#define BGE_TEST_MODE_CSYNC_SEL_ALIGN                   0
#define BGE_TEST_MODE_CSYNC_SEL_BITS                    1
#define BGE_TEST_MODE_CSYNC_SEL_MASK                    0x00000020UL
#define BGE_TEST_MODE_CSYNC_SEL_SHIFT                   5

/* TEST_INT [06:06] - boolean */
#define BGE_TEST_MODE_TEST_INT_ALIGN                    0
#define BGE_TEST_MODE_TEST_INT_BITS                     1
#define BGE_TEST_MODE_TEST_INT_MASK                     0x00000040UL
#define BGE_TEST_MODE_TEST_INT_SHIFT                    6

/* PCI_RESET [07:07] - boolean */
#define BGE_TEST_MODE_PCI_RESET_ALIGN                   0
#define BGE_TEST_MODE_PCI_RESET_BITS                    1
#define BGE_TEST_MODE_PCI_RESET_MASK                    0x00000080UL
#define BGE_TEST_MODE_PCI_RESET_SHIFT                   7

/* AUDIO_RESET [08:08] - boolean */
#define BGE_TEST_MODE_AUDIO_RESET_ALIGN                 0
#define BGE_TEST_MODE_AUDIO_RESET_BITS                  1
#define BGE_TEST_MODE_AUDIO_RESET_MASK                  0x00000100UL
#define BGE_TEST_MODE_AUDIO_RESET_SHIFT                 8

/* VDEC_RESET [09:09] - boolean */
#define BGE_TEST_MODE_VDEC_RESET_ALIGN                  0
#define BGE_TEST_MODE_VDEC_RESET_BITS                   1
#define BGE_TEST_MODE_VDEC_RESET_MASK                   0x00000200UL
#define BGE_TEST_MODE_VDEC_RESET_SHIFT                  9

/* I2S_SEL [10:10] - boolean */
#define BGE_TEST_MODE_I2S_SEL_ALIGN                     0
#define BGE_TEST_MODE_I2S_SEL_BITS                      1
#define BGE_TEST_MODE_I2S_SEL_MASK                      0x00000400UL
#define BGE_TEST_MODE_I2S_SEL_SHIFT                     10

/* HSXP_SEL [11:11] - boolean */
#define BGE_TEST_MODE_HSXP_SEL_ALIGN                    0
#define BGE_TEST_MODE_HSXP_SEL_BITS                     1
#define BGE_TEST_MODE_HSXP_SEL_MASK                     0x00000800UL
#define BGE_TEST_MODE_HSXP_SEL_SHIFT                    11

/* BYPASS_74M_SEL [12:12] - boolean */
#define BGE_TEST_MODE_BYPASS_74M_SEL_ALIGN              0
#define BGE_TEST_MODE_BYPASS_74M_SEL_BITS               1
#define BGE_TEST_MODE_BYPASS_74M_SEL_MASK               0x00001000UL
#define BGE_TEST_MODE_BYPASS_74M_SEL_SHIFT              12

/* VEC_CLAMP_SEL [13:13] - boolean */
#define BGE_TEST_MODE_VEC_CLAMP_SEL_ALIGN               0
#define BGE_TEST_MODE_VEC_CLAMP_SEL_BITS                1
#define BGE_TEST_MODE_VEC_CLAMP_SEL_MASK                0x00002000UL
#define BGE_TEST_MODE_VEC_CLAMP_SEL_SHIFT               13

/* TEST_INT1 [14:14] - boolean */
#define BGE_TEST_MODE_TEST_INT1_ALIGN                   0
#define BGE_TEST_MODE_TEST_INT1_BITS                    1
#define BGE_TEST_MODE_TEST_INT1_MASK                    0x00004000UL
#define BGE_TEST_MODE_TEST_INT1_SHIFT                   14

/* RAMBIST_ENA [15:15] - boolean */
#define BGE_TEST_MODE_RAMBIST_ENA_ALIGN                 0
#define BGE_TEST_MODE_RAMBIST_ENA_BITS                  1
#define BGE_TEST_MODE_RAMBIST_ENA_MASK                  0x00008000UL
#define BGE_TEST_MODE_RAMBIST_ENA_SHIFT                 15

/* ARM_RAMBIST_ENA [16:16] - boolean */
#define BGE_TEST_MODE_ARM_RAMBIST_ENA_ALIGN             0
#define BGE_TEST_MODE_ARM_RAMBIST_ENA_BITS              1
#define BGE_TEST_MODE_ARM_RAMBIST_ENA_MASK              0x00010000UL
#define BGE_TEST_MODE_ARM_RAMBIST_ENA_SHIFT             16

/* GFX_32_OWORD [17:17] - boolean */
#define BGE_TEST_MODE_GFX_32_OWORD_ALIGN                0
#define BGE_TEST_MODE_GFX_32_OWORD_BITS                 1
#define BGE_TEST_MODE_GFX_32_OWORD_MASK                 0x00020000UL
#define BGE_TEST_MODE_GFX_32_OWORD_SHIFT                17

/* WIN_GFX_MEM_RESET [18:18] - boolean */
#define BGE_TEST_MODE_WIN_GFX_MEM_RESET_ALIGN           0
#define BGE_TEST_MODE_WIN_GFX_MEM_RESET_BITS            1
#define BGE_TEST_MODE_WIN_GFX_MEM_RESET_MASK            0x00040000UL
#define BGE_TEST_MODE_WIN_GFX_MEM_RESET_SHIFT           18

/* VIDEO_DISP_RESET [19:19] - boolean */
#define BGE_TEST_MODE_VIDEO_DISP_RESET_ALIGN            0
#define BGE_TEST_MODE_VIDEO_DISP_RESET_BITS             1
#define BGE_TEST_MODE_VIDEO_DISP_RESET_MASK             0x00080000UL
#define BGE_TEST_MODE_VIDEO_DISP_RESET_SHIFT            19

/* DISP_RESET [20:20] - boolean */
#define BGE_TEST_MODE_DISP_RESET_ALIGN                  0
#define BGE_TEST_MODE_DISP_RESET_BITS                   1
#define BGE_TEST_MODE_DISP_RESET_MASK                   0x00100000UL
#define BGE_TEST_MODE_DISP_RESET_SHIFT                  20

/* IO_BLOCK_RESET [21:21] - boolean */
#define BGE_TEST_MODE_IO_BLOCK_RESET_ALIGN              0
#define BGE_TEST_MODE_IO_BLOCK_RESET_BITS               1
#define BGE_TEST_MODE_IO_BLOCK_RESET_MASK               0x00200000UL
#define BGE_TEST_MODE_IO_BLOCK_RESET_SHIFT              21

/* AUD_I2S_SEL [22:22] - boolean */
#define BGE_TEST_MODE_AUD_I2S_SEL_ALIGN                 0
#define BGE_TEST_MODE_AUD_I2S_SEL_BITS                  1
#define BGE_TEST_MODE_AUD_I2S_SEL_MASK                  0x00400000UL
#define BGE_TEST_MODE_AUD_I2S_SEL_SHIFT                 22

/* CLAMP_SEL [23:23] - boolean */
#define BGE_TEST_MODE_CLAMP_SEL_ALIGN                   0
#define BGE_TEST_MODE_CLAMP_SEL_BITS                    1
#define BGE_TEST_MODE_CLAMP_SEL_MASK                    0x00800000UL
#define BGE_TEST_MODE_CLAMP_SEL_SHIFT                   23

/* CLK656_SEL [24:24] - boolean */
#define BGE_TEST_MODE_CLK656_SEL_ALIGN                  0
#define BGE_TEST_MODE_CLK656_SEL_BITS                   1
#define BGE_TEST_MODE_CLK656_SEL_MASK                   0x01000000UL
#define BGE_TEST_MODE_CLK656_SEL_SHIFT                  24

/* SC0_656_SEL [25:25] - boolean */
#define BGE_TEST_MODE_SC0_656_SEL_ALIGN                 0
#define BGE_TEST_MODE_SC0_656_SEL_BITS                  1
#define BGE_TEST_MODE_SC0_656_SEL_MASK                  0x02000000UL
#define BGE_TEST_MODE_SC0_656_SEL_SHIFT                 25

/* AC20_D25_SEL [26:26] - boolean */
#define BGE_TEST_MODE_AC20_D25_SEL_ALIGN                0
#define BGE_TEST_MODE_AC20_D25_SEL_BITS                 1
#define BGE_TEST_MODE_AC20_D25_SEL_MASK                 0x04000000UL
#define BGE_TEST_MODE_AC20_D25_SEL_SHIFT                26

/* PCIREQ2_SEL [27:27] - boolean */
#define BGE_TEST_MODE_PCIREQ2_SEL_ALIGN                 0
#define BGE_TEST_MODE_PCIREQ2_SEL_BITS                  1
#define BGE_TEST_MODE_PCIREQ2_SEL_MASK                  0x08000000UL
#define BGE_TEST_MODE_PCIREQ2_SEL_SHIFT                 27

/* NEW_656_OE_SEL [28:28] - boolean */
#define BGE_TEST_MODE_NEW_656_OE_SEL_ALIGN              0
#define BGE_TEST_MODE_NEW_656_OE_SEL_BITS               1
#define BGE_TEST_MODE_NEW_656_OE_SEL_MASK               0x10000000UL
#define BGE_TEST_MODE_NEW_656_OE_SEL_SHIFT              28

/* CLAMP_MUX_SEL [29:29] - boolean */
#define BGE_TEST_MODE_CLAMP_MUX_SEL_ALIGN               0
#define BGE_TEST_MODE_CLAMP_MUX_SEL_BITS                1
#define BGE_TEST_MODE_CLAMP_MUX_SEL_MASK                0x20000000UL
#define BGE_TEST_MODE_CLAMP_MUX_SEL_SHIFT               29

/* I2S0_SEL [30:30] - boolean */
#define BGE_TEST_MODE_I2S0_SEL_ALIGN                    0
#define BGE_TEST_MODE_I2S0_SEL_BITS                     1
#define BGE_TEST_MODE_I2S0_SEL_MASK                     0x40000000UL
#define BGE_TEST_MODE_I2S0_SEL_SHIFT                    30

/* VI656_1_INT_SEL [31:31] - boolean */
#define BGE_TEST_MODE_VI656_1_INT_SEL_ALIGN             0
#define BGE_TEST_MODE_VI656_1_INT_SEL_BITS              1
#define BGE_TEST_MODE_VI656_1_INT_SEL_MASK              0x80000000UL
#define BGE_TEST_MODE_VI656_1_INT_SEL_SHIFT             31

/**********************************************************************
 *BGE_RAMBIST_FLAG
 **********************************************************************/
/* POST_FIFO_FLAG [00:00] - boolean */
#define BGE_RAMBIST_FLAG_POST_FIFO_FLAG_ALIGN           0
#define BGE_RAMBIST_FLAG_POST_FIFO_FLAG_BITS            1
#define BGE_RAMBIST_FLAG_POST_FIFO_FLAG_MASK            0x00000001UL
#define BGE_RAMBIST_FLAG_POST_FIFO_FLAG_SHIFT           0

/* GFX_LD0_FLAG [01:01] - boolean */
#define BGE_RAMBIST_FLAG_GFX_LD0_FLAG_ALIGN             0
#define BGE_RAMBIST_FLAG_GFX_LD0_FLAG_BITS              1
#define BGE_RAMBIST_FLAG_GFX_LD0_FLAG_MASK              0x00000002UL
#define BGE_RAMBIST_FLAG_GFX_LD0_FLAG_SHIFT             1

/* GFX_LD1_FLAG [02:02] - boolean */
#define BGE_RAMBIST_FLAG_GFX_LD1_FLAG_ALIGN             0
#define BGE_RAMBIST_FLAG_GFX_LD1_FLAG_BITS              1
#define BGE_RAMBIST_FLAG_GFX_LD1_FLAG_MASK              0x00000004UL
#define BGE_RAMBIST_FLAG_GFX_LD1_FLAG_SHIFT             2

/* GFX_LD2_FLAG [03:03] - boolean */
#define BGE_RAMBIST_FLAG_GFX_LD2_FLAG_ALIGN             0
#define BGE_RAMBIST_FLAG_GFX_LD2_FLAG_BITS              1
#define BGE_RAMBIST_FLAG_GFX_LD2_FLAG_MASK              0x00000008UL
#define BGE_RAMBIST_FLAG_GFX_LD2_FLAG_SHIFT             3

/* GFX_LD3_FLAG [04:04] - boolean */
#define BGE_RAMBIST_FLAG_GFX_LD3_FLAG_ALIGN             0
#define BGE_RAMBIST_FLAG_GFX_LD3_FLAG_BITS              1
#define BGE_RAMBIST_FLAG_GFX_LD3_FLAG_MASK              0x00000010UL
#define BGE_RAMBIST_FLAG_GFX_LD3_FLAG_SHIFT             4

/* GFX_LD4_FLAG [05:05] - boolean */
#define BGE_RAMBIST_FLAG_GFX_LD4_FLAG_ALIGN             0
#define BGE_RAMBIST_FLAG_GFX_LD4_FLAG_BITS              1
#define BGE_RAMBIST_FLAG_GFX_LD4_FLAG_MASK              0x00000020UL
#define BGE_RAMBIST_FLAG_GFX_LD4_FLAG_SHIFT             5

/* GFX_LD5_FLAG [06:06] - boolean */
#define BGE_RAMBIST_FLAG_GFX_LD5_FLAG_ALIGN             0
#define BGE_RAMBIST_FLAG_GFX_LD5_FLAG_BITS              1
#define BGE_RAMBIST_FLAG_GFX_LD5_FLAG_MASK              0x00000040UL
#define BGE_RAMBIST_FLAG_GFX_LD5_FLAG_SHIFT             6

/* GFX_FIFO0_FLAG [07:07] - boolean */
#define BGE_RAMBIST_FLAG_GFX_FIFO0_FLAG_ALIGN           0
#define BGE_RAMBIST_FLAG_GFX_FIFO0_FLAG_BITS            1
#define BGE_RAMBIST_FLAG_GFX_FIFO0_FLAG_MASK            0x00000080UL
#define BGE_RAMBIST_FLAG_GFX_FIFO0_FLAG_SHIFT           7

/* GFX_FIFO1_FLAG [08:08] - boolean */
#define BGE_RAMBIST_FLAG_GFX_FIFO1_FLAG_ALIGN           0
#define BGE_RAMBIST_FLAG_GFX_FIFO1_FLAG_BITS            1
#define BGE_RAMBIST_FLAG_GFX_FIFO1_FLAG_MASK            0x00000100UL
#define BGE_RAMBIST_FLAG_GFX_FIFO1_FLAG_SHIFT           8

/* GFX_FIFO2_FLAG [09:09] - boolean */
#define BGE_RAMBIST_FLAG_GFX_FIFO2_FLAG_ALIGN           0
#define BGE_RAMBIST_FLAG_GFX_FIFO2_FLAG_BITS            1
#define BGE_RAMBIST_FLAG_GFX_FIFO2_FLAG_MASK            0x00000200UL
#define BGE_RAMBIST_FLAG_GFX_FIFO2_FLAG_SHIFT           9

/* GFX_FIFO3_FLAG [10:10] - boolean */
#define BGE_RAMBIST_FLAG_GFX_FIFO3_FLAG_ALIGN           0
#define BGE_RAMBIST_FLAG_GFX_FIFO3_FLAG_BITS            1
#define BGE_RAMBIST_FLAG_GFX_FIFO3_FLAG_MASK            0x00000400UL
#define BGE_RAMBIST_FLAG_GFX_FIFO3_FLAG_SHIFT           10

/* GFX_DISP_FIFO_FLAG [11:11] - boolean */
#define BGE_RAMBIST_FLAG_GFX_DISP_FIFO_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_GFX_DISP_FIFO_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_GFX_DISP_FIFO_FLAG_MASK        0x00000800UL
#define BGE_RAMBIST_FLAG_GFX_DISP_FIFO_FLAG_SHIFT       11

/* GFX_CLUT_FLAG [12:12] - boolean */
#define BGE_RAMBIST_FLAG_GFX_CLUT_FLAG_ALIGN            0
#define BGE_RAMBIST_FLAG_GFX_CLUT_FLAG_BITS             1
#define BGE_RAMBIST_FLAG_GFX_CLUT_FLAG_MASK             0x00001000UL
#define BGE_RAMBIST_FLAG_GFX_CLUT_FLAG_SHIFT            12

/* CAP_FIFO_FLAG [13:13] - boolean */
#define BGE_RAMBIST_FLAG_CAP_FIFO_FLAG_ALIGN            0
#define BGE_RAMBIST_FLAG_CAP_FIFO_FLAG_BITS             1
#define BGE_RAMBIST_FLAG_CAP_FIFO_FLAG_MASK             0x00002000UL
#define BGE_RAMBIST_FLAG_CAP_FIFO_FLAG_SHIFT            13

/* VWIN_FIFO_FLAG [14:14] - boolean */
#define BGE_RAMBIST_FLAG_VWIN_FIFO_FLAG_ALIGN           0
#define BGE_RAMBIST_FLAG_VWIN_FIFO_FLAG_BITS            1
#define BGE_RAMBIST_FLAG_VWIN_FIFO_FLAG_MASK            0x00004000UL
#define BGE_RAMBIST_FLAG_VWIN_FIFO_FLAG_SHIFT           14

/* SD_SCALER_LD0_FLAG [15:15] - boolean */
#define BGE_RAMBIST_FLAG_SD_SCALER_LD0_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_SD_SCALER_LD0_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_SD_SCALER_LD0_FLAG_MASK        0x00008000UL
#define BGE_RAMBIST_FLAG_SD_SCALER_LD0_FLAG_SHIFT       15

/* SD_SCALER_LD1_FLAG [16:16] - boolean */
#define BGE_RAMBIST_FLAG_SD_SCALER_LD1_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_SD_SCALER_LD1_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_SD_SCALER_LD1_FLAG_MASK        0x00010000UL
#define BGE_RAMBIST_FLAG_SD_SCALER_LD1_FLAG_SHIFT       16

/* SD_SCALER_LD2_FLAG [17:17] - boolean */
#define BGE_RAMBIST_FLAG_SD_SCALER_LD2_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_SD_SCALER_LD2_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_SD_SCALER_LD2_FLAG_MASK        0x00020000UL
#define BGE_RAMBIST_FLAG_SD_SCALER_LD2_FLAG_SHIFT       17

/* SD_SCALER_LD3_FLAG [18:18] - boolean */
#define BGE_RAMBIST_FLAG_SD_SCALER_LD3_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_SD_SCALER_LD3_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_SD_SCALER_LD3_FLAG_MASK        0x00040000UL
#define BGE_RAMBIST_FLAG_SD_SCALER_LD3_FLAG_SHIFT       18

/* SD_DISP_FIFO_FLAG [19:19] - boolean */
#define BGE_RAMBIST_FLAG_SD_DISP_FIFO_FLAG_ALIGN        0
#define BGE_RAMBIST_FLAG_SD_DISP_FIFO_FLAG_BITS         1
#define BGE_RAMBIST_FLAG_SD_DISP_FIFO_FLAG_MASK         0x00080000UL
#define BGE_RAMBIST_FLAG_SD_DISP_FIFO_FLAG_SHIFT        19

/* SD_HCOEF_FLAG [20:20] - boolean */
#define BGE_RAMBIST_FLAG_SD_HCOEF_FLAG_ALIGN            0
#define BGE_RAMBIST_FLAG_SD_HCOEF_FLAG_BITS             1
#define BGE_RAMBIST_FLAG_SD_HCOEF_FLAG_MASK             0x00100000UL
#define BGE_RAMBIST_FLAG_SD_HCOEF_FLAG_SHIFT            20

/* HD_SCALER_LD0_FLAG [21:21] - boolean */
#define BGE_RAMBIST_FLAG_HD_SCALER_LD0_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_HD_SCALER_LD0_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_HD_SCALER_LD0_FLAG_MASK        0x00200000UL
#define BGE_RAMBIST_FLAG_HD_SCALER_LD0_FLAG_SHIFT       21

/* HD_SCALER_LD1_FLAG [22:22] - boolean */
#define BGE_RAMBIST_FLAG_HD_SCALER_LD1_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_HD_SCALER_LD1_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_HD_SCALER_LD1_FLAG_MASK        0x00400000UL
#define BGE_RAMBIST_FLAG_HD_SCALER_LD1_FLAG_SHIFT       22

/* HD_SCALER_LD2_FLAG [23:23] - boolean */
#define BGE_RAMBIST_FLAG_HD_SCALER_LD2_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_HD_SCALER_LD2_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_HD_SCALER_LD2_FLAG_MASK        0x00800000UL
#define BGE_RAMBIST_FLAG_HD_SCALER_LD2_FLAG_SHIFT       23

/* HD_SCALER_LD3_FLAG [24:24] - boolean */
#define BGE_RAMBIST_FLAG_HD_SCALER_LD3_FLAG_ALIGN       0
#define BGE_RAMBIST_FLAG_HD_SCALER_LD3_FLAG_BITS        1
#define BGE_RAMBIST_FLAG_HD_SCALER_LD3_FLAG_MASK        0x01000000UL
#define BGE_RAMBIST_FLAG_HD_SCALER_LD3_FLAG_SHIFT       24

/* HD_DISP_FIFO_FLAG [25:25] - boolean */
#define BGE_RAMBIST_FLAG_HD_DISP_FIFO_FLAG_ALIGN        0
#define BGE_RAMBIST_FLAG_HD_DISP_FIFO_FLAG_BITS         1
#define BGE_RAMBIST_FLAG_HD_DISP_FIFO_FLAG_MASK         0x02000000UL
#define BGE_RAMBIST_FLAG_HD_DISP_FIFO_FLAG_SHIFT        25

/* HD_HCOEF_FLAG [26:26] - boolean */
#define BGE_RAMBIST_FLAG_HD_HCOEF_FLAG_ALIGN            0
#define BGE_RAMBIST_FLAG_HD_HCOEF_FLAG_BITS             1
#define BGE_RAMBIST_FLAG_HD_HCOEF_FLAG_MASK             0x04000000UL
#define BGE_RAMBIST_FLAG_HD_HCOEF_FLAG_SHIFT            26

/* VDEC_YC_LD0_FLAG [27:27] - boolean */
#define BGE_RAMBIST_FLAG_VDEC_YC_LD0_FLAG_ALIGN         0
#define BGE_RAMBIST_FLAG_VDEC_YC_LD0_FLAG_BITS          1
#define BGE_RAMBIST_FLAG_VDEC_YC_LD0_FLAG_MASK          0x08000000UL
#define BGE_RAMBIST_FLAG_VDEC_YC_LD0_FLAG_SHIFT         27

/* VDEC_YC_LD1_FLAG [28:28] - boolean */
#define BGE_RAMBIST_FLAG_VDEC_YC_LD1_FLAG_ALIGN         0
#define BGE_RAMBIST_FLAG_VDEC_YC_LD1_FLAG_BITS          1
#define BGE_RAMBIST_FLAG_VDEC_YC_LD1_FLAG_MASK          0x10000000UL
#define BGE_RAMBIST_FLAG_VDEC_YC_LD1_FLAG_SHIFT         28

/* NABTS_FIFO_FLAG [29:29] - boolean */
#define BGE_RAMBIST_FLAG_NABTS_FIFO_FLAG_ALIGN          0
#define BGE_RAMBIST_FLAG_NABTS_FIFO_FLAG_BITS           1
#define BGE_RAMBIST_FLAG_NABTS_FIFO_FLAG_MASK           0x20000000UL
#define BGE_RAMBIST_FLAG_NABTS_FIFO_FLAG_SHIFT          29

/* ITAG0_FLAG [30:30] - boolean */
#define BGE_RAMBIST_FLAG_ITAG0_FLAG_ALIGN               0
#define BGE_RAMBIST_FLAG_ITAG0_FLAG_BITS                1
#define BGE_RAMBIST_FLAG_ITAG0_FLAG_MASK                0x40000000UL
#define BGE_RAMBIST_FLAG_ITAG0_FLAG_SHIFT               30

/* ITAG1_FLAG [31:31] - boolean */
#define BGE_RAMBIST_FLAG_ITAG1_FLAG_ALIGN               0
#define BGE_RAMBIST_FLAG_ITAG1_FLAG_BITS                1
#define BGE_RAMBIST_FLAG_ITAG1_FLAG_MASK                0x80000000UL
#define BGE_RAMBIST_FLAG_ITAG1_FLAG_SHIFT               31

/**********************************************************************
 *BGE_ADC_CTRL
 **********************************************************************/
/* PGA_GAIN [08:00] - unsigned */
#define BGE_ADC_CTRL_PGA_GAIN_ALIGN                     0
#define BGE_ADC_CTRL_PGA_GAIN_BITS                      9
#define BGE_ADC_CTRL_PGA_GAIN_MASK                      0x000001FFUL
#define BGE_ADC_CTRL_PGA_GAIN_SHIFT                     0

/* SEL_1X [09:09] - boolean */
#define BGE_ADC_CTRL_SEL_1X_ALIGN                       0
#define BGE_ADC_CTRL_SEL_1X_BITS                        1
#define BGE_ADC_CTRL_SEL_1X_MASK                        0x00000200UL
#define BGE_ADC_CTRL_SEL_1X_SHIFT                       9

/* AFE_CTRL [25:10] - unsigned */
#define BGE_ADC_CTRL_AFE_CTRL_ALIGN                     0
#define BGE_ADC_CTRL_AFE_CTRL_BITS                      16
#define BGE_ADC_CTRL_AFE_CTRL_MASK                      0x03FFFC00UL
#define BGE_ADC_CTRL_AFE_CTRL_SHIFT                     10

/* IBAFE_CLK_SEL [27:26] - unsigned */
#define BGE_ADC_CTRL_IBAFE_CLK_SEL_ALIGN                0
#define BGE_ADC_CTRL_IBAFE_CLK_SEL_BITS                 2
#define BGE_ADC_CTRL_IBAFE_CLK_SEL_MASK                 0x0C000000UL
#define BGE_ADC_CTRL_IBAFE_CLK_SEL_SHIFT                26

/* reserved0 [31:28] -  */
#define BGE_ADC_CTRL_reserved0_ALIGN                    0
#define BGE_ADC_CTRL_reserved0_BITS                     4
#define BGE_ADC_CTRL_reserved0_MASK                     0xF0000000UL
#define BGE_ADC_CTRL_reserved0_SHIFT                    28

/**********************************************************************
 *BGE_DEV_ID
 **********************************************************************/
/* MINOR_REVISION [03:00] - unsigned */
#define BGE_DEV_ID_MINOR_REVISION_ALIGN                 0
#define BGE_DEV_ID_MINOR_REVISION_BITS                  4
#define BGE_DEV_ID_MINOR_REVISION_MASK                  0x0000000FUL
#define BGE_DEV_ID_MINOR_REVISION_SHIFT                 0

/* MAJOR_REVISION [07:04] - unsigned */
#define BGE_DEV_ID_MAJOR_REVISION_ALIGN                 0
#define BGE_DEV_ID_MAJOR_REVISION_BITS                  4
#define BGE_DEV_ID_MAJOR_REVISION_MASK                  0x000000F0UL
#define BGE_DEV_ID_MAJOR_REVISION_SHIFT                 4
#define BGE_DEV_ID_MAJOR_REVISION_A                     0
#define BGE_DEV_ID_MAJOR_REVISION_B                     1
#define BGE_DEV_ID_MAJOR_REVISION_C                     2
#define BGE_DEV_ID_MAJOR_REVISION_D                     3
#define BGE_DEV_ID_MAJOR_REVISION_E                     4

/* BRIDGE_CLIENT_3D [11:08] - unsigned */
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_ALIGN               0
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_BITS                4
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_MASK                0x00000F00UL
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_SHIFT               8
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_UMA_NO_3D           1
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_CLIENT_NO_3D        2
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_UMA_3D              3
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_CLIENT_3D           4
#define BGE_DEV_ID_BRIDGE_CLIENT_3D_UMA_CLIENT_3D       8

/* BOND_ID [13:12] - unsigned */
#define BGE_DEV_ID_BOND_ID_ALIGN                        0
#define BGE_DEV_ID_BOND_ID_BITS                         2
#define BGE_DEV_ID_BOND_ID_MASK                         0x00003000UL
#define BGE_DEV_ID_BOND_ID_SHIFT                        12
#define BGE_DEV_ID_BOND_ID_PRESENT_OF_NONE              0
#define BGE_DEV_ID_BOND_ID_PRESENT_OF_AC3               1
#define BGE_DEV_ID_BOND_ID_PRESENT_OF_3DES              2
#define BGE_DEV_ID_BOND_ID_PRESENT_OF_A3C_3DES          3

/* reserved0 [15:14] -  */
#define BGE_DEV_ID_reserved0_ALIGN                      0
#define BGE_DEV_ID_reserved0_BITS                       2
#define BGE_DEV_ID_reserved0_MASK                       0x0000C000UL
#define BGE_DEV_ID_reserved0_SHIFT                      14

/* CHIP_BASE [31:16] - unsigned */
#define BGE_DEV_ID_CHIP_BASE_ALIGN                      0
#define BGE_DEV_ID_CHIP_BASE_BITS                       16
#define BGE_DEV_ID_CHIP_BASE_MASK                       0xFFFF0000UL
#define BGE_DEV_ID_CHIP_BASE_SHIFT                      16

/**********************************************************************
 *BGE_HD_SCALE_X
 **********************************************************************/
/* HD_SCALE_X [13:00] - unsigned */
#define BGE_HD_SCALE_X_HD_SCALE_X_ALIGN                 0
#define BGE_HD_SCALE_X_HD_SCALE_X_BITS                  14
#define BGE_HD_SCALE_X_HD_SCALE_X_MASK                  0x00003FFFUL
#define BGE_HD_SCALE_X_HD_SCALE_X_SHIFT                 0

/* reserved0 [31:14] -  */
#define BGE_HD_SCALE_X_reserved0_ALIGN                  0
#define BGE_HD_SCALE_X_reserved0_BITS                   18
#define BGE_HD_SCALE_X_reserved0_MASK                   0xFFFFC000UL
#define BGE_HD_SCALE_X_reserved0_SHIFT                  14

/**********************************************************************
 *BGE_HD_SCALE_Y
 **********************************************************************/
/* HD_SCALE_Y [13:00] - unsigned */
#define BGE_HD_SCALE_Y_HD_SCALE_Y_ALIGN                 0
#define BGE_HD_SCALE_Y_HD_SCALE_Y_BITS                  14
#define BGE_HD_SCALE_Y_HD_SCALE_Y_MASK                  0x00003FFFUL
#define BGE_HD_SCALE_Y_HD_SCALE_Y_SHIFT                 0

/* reserved0 [31:14] -  */
#define BGE_HD_SCALE_Y_reserved0_ALIGN                  0
#define BGE_HD_SCALE_Y_reserved0_BITS                   18
#define BGE_HD_SCALE_Y_reserved0_MASK                   0xFFFFC000UL
#define BGE_HD_SCALE_Y_reserved0_SHIFT                  14

/**********************************************************************
 *BGE_HD_HORZ1
 **********************************************************************/
/* vsync_pulse1_h_str_cnt [08:00] - unsigned */
#define BGE_HD_HORZ1_vsync_pulse1_h_str_cnt_ALIGN       0
#define BGE_HD_HORZ1_vsync_pulse1_h_str_cnt_BITS        9
#define BGE_HD_HORZ1_vsync_pulse1_h_str_cnt_MASK        0x000001FFUL
#define BGE_HD_HORZ1_vsync_pulse1_h_str_cnt_SHIFT       0

/* vid_act_h_str_cnt [17:09] - unsigned */
#define BGE_HD_HORZ1_vid_act_h_str_cnt_ALIGN            0
#define BGE_HD_HORZ1_vid_act_h_str_cnt_BITS             9
#define BGE_HD_HORZ1_vid_act_h_str_cnt_MASK             0x0003FE00UL
#define BGE_HD_HORZ1_vid_act_h_str_cnt_SHIFT            9

/* vsync_pulse1_h_end_cnt [27:18] - unsigned */
#define BGE_HD_HORZ1_vsync_pulse1_h_end_cnt_ALIGN       0
#define BGE_HD_HORZ1_vsync_pulse1_h_end_cnt_BITS        10
#define BGE_HD_HORZ1_vsync_pulse1_h_end_cnt_MASK        0x0FFC0000UL
#define BGE_HD_HORZ1_vsync_pulse1_h_end_cnt_SHIFT       18

/* Data [31:28] - unsigned */
#define BGE_HD_HORZ1_Data_ALIGN                         0
#define BGE_HD_HORZ1_Data_BITS                          4
#define BGE_HD_HORZ1_Data_MASK                          0xF0000000UL
#define BGE_HD_HORZ1_Data_SHIFT                         28

/**********************************************************************
 *BGE_HD_HORZ2
 **********************************************************************/
/* vid_act_h_end_cnt [11:00] - unsigned */
#define BGE_HD_HORZ2_vid_act_h_end_cnt_ALIGN            0
#define BGE_HD_HORZ2_vid_act_h_end_cnt_BITS             12
#define BGE_HD_HORZ2_vid_act_h_end_cnt_MASK             0x00000FFFUL
#define BGE_HD_HORZ2_vid_act_h_end_cnt_SHIFT            0

/* reserved0 [15:12] -  */
#define BGE_HD_HORZ2_reserved0_ALIGN                    0
#define BGE_HD_HORZ2_reserved0_BITS                     4
#define BGE_HD_HORZ2_reserved0_MASK                     0x0000F000UL
#define BGE_HD_HORZ2_reserved0_SHIFT                    12

/* hsync_neg_str_cnt [27:16] - unsigned */
#define BGE_HD_HORZ2_hsync_neg_str_cnt_ALIGN            0
#define BGE_HD_HORZ2_hsync_neg_str_cnt_BITS             12
#define BGE_HD_HORZ2_hsync_neg_str_cnt_MASK             0x0FFF0000UL
#define BGE_HD_HORZ2_hsync_neg_str_cnt_SHIFT            16

/* reserved1 [31:28] -  */
#define BGE_HD_HORZ2_reserved1_ALIGN                    0
#define BGE_HD_HORZ2_reserved1_BITS                     4
#define BGE_HD_HORZ2_reserved1_MASK                     0xF0000000UL
#define BGE_HD_HORZ2_reserved1_SHIFT                    28

/**********************************************************************
 *BGE_HD_HORZ_SERR1
 **********************************************************************/
/* hsync_plus_end [05:00] - unsigned */
#define BGE_HD_HORZ_SERR1_hsync_plus_end_ALIGN          0
#define BGE_HD_HORZ_SERR1_hsync_plus_end_BITS           6
#define BGE_HD_HORZ_SERR1_hsync_plus_end_MASK           0x0000003FUL
#define BGE_HD_HORZ_SERR1_hsync_plus_end_SHIFT          0

/* reserved0 [07:06] -  */
#define BGE_HD_HORZ_SERR1_reserved0_ALIGN               0
#define BGE_HD_HORZ_SERR1_reserved0_BITS                2
#define BGE_HD_HORZ_SERR1_reserved0_MASK                0x000000C0UL
#define BGE_HD_HORZ_SERR1_reserved0_SHIFT               6

/* serration_neg_h_str [18:08] - unsigned */
#define BGE_HD_HORZ_SERR1_serration_neg_h_str_ALIGN     0
#define BGE_HD_HORZ_SERR1_serration_neg_h_str_BITS      11
#define BGE_HD_HORZ_SERR1_serration_neg_h_str_MASK      0x0007FF00UL
#define BGE_HD_HORZ_SERR1_serration_neg_h_str_SHIFT     8

/* reserved1 [19:19] -  */
#define BGE_HD_HORZ_SERR1_reserved1_ALIGN               0
#define BGE_HD_HORZ_SERR1_reserved1_BITS                1
#define BGE_HD_HORZ_SERR1_reserved1_MASK                0x00080000UL
#define BGE_HD_HORZ_SERR1_reserved1_SHIFT               19

/* serration_sync [30:20] - unsigned */
#define BGE_HD_HORZ_SERR1_serration_sync_ALIGN          0
#define BGE_HD_HORZ_SERR1_serration_sync_BITS           11
#define BGE_HD_HORZ_SERR1_serration_sync_MASK           0x7FF00000UL
#define BGE_HD_HORZ_SERR1_serration_sync_SHIFT          20

/* reserved2 [31:31] -  */
#define BGE_HD_HORZ_SERR1_reserved2_ALIGN               0
#define BGE_HD_HORZ_SERR1_reserved2_BITS                1
#define BGE_HD_HORZ_SERR1_reserved2_MASK                0x80000000UL
#define BGE_HD_HORZ_SERR1_reserved2_SHIFT               31

/**********************************************************************
 *BGE_HD_HORZ_SERR2
 **********************************************************************/
/* serration_plus_h_str_cnt [10:00] - unsigned */
#define BGE_HD_HORZ_SERR2_serration_plus_h_str_cnt_ALIGN 0
#define BGE_HD_HORZ_SERR2_serration_plus_h_str_cnt_BITS 11
#define BGE_HD_HORZ_SERR2_serration_plus_h_str_cnt_MASK 0x000007FFUL
#define BGE_HD_HORZ_SERR2_serration_plus_h_str_cnt_SHIFT 0

/* reserved0 [15:11] -  */
#define BGE_HD_HORZ_SERR2_reserved0_ALIGN               0
#define BGE_HD_HORZ_SERR2_reserved0_BITS                5
#define BGE_HD_HORZ_SERR2_reserved0_MASK                0x0000F800UL
#define BGE_HD_HORZ_SERR2_reserved0_SHIFT               11

/* serration_plus_h_end_cnt [27:16] - unsigned */
#define BGE_HD_HORZ_SERR2_serration_plus_h_end_cnt_ALIGN 0
#define BGE_HD_HORZ_SERR2_serration_plus_h_end_cnt_BITS 12
#define BGE_HD_HORZ_SERR2_serration_plus_h_end_cnt_MASK 0x0FFF0000UL
#define BGE_HD_HORZ_SERR2_serration_plus_h_end_cnt_SHIFT 16

/* reserved1 [31:28] -  */
#define BGE_HD_HORZ_SERR2_reserved1_ALIGN               0
#define BGE_HD_HORZ_SERR2_reserved1_BITS                4
#define BGE_HD_HORZ_SERR2_reserved1_MASK                0xF0000000UL
#define BGE_HD_HORZ_SERR2_reserved1_SHIFT               28

/**********************************************************************
 *BGE_HD_HORZ_VSYNC
 **********************************************************************/
/* vsync_pulse2_h_str_cnt [10:00] - unsigned */
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_str_cnt_ALIGN  0
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_str_cnt_BITS   11
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_str_cnt_MASK   0x000007FFUL
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_str_cnt_SHIFT  0

/* reserved0 [15:11] -  */
#define BGE_HD_HORZ_VSYNC_reserved0_ALIGN               0
#define BGE_HD_HORZ_VSYNC_reserved0_BITS                5
#define BGE_HD_HORZ_VSYNC_reserved0_MASK                0x0000F800UL
#define BGE_HD_HORZ_VSYNC_reserved0_SHIFT               11

/* vsync_pulse2_h_end_cnt [27:16] - unsigned */
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_end_cnt_ALIGN  0
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_end_cnt_BITS   12
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_end_cnt_MASK   0x0FFF0000UL
#define BGE_HD_HORZ_VSYNC_vsync_pulse2_h_end_cnt_SHIFT  16

/* reserved1 [31:28] -  */
#define BGE_HD_HORZ_VSYNC_reserved1_ALIGN               0
#define BGE_HD_HORZ_VSYNC_reserved1_BITS                4
#define BGE_HD_HORZ_VSYNC_reserved1_MASK                0xF0000000UL
#define BGE_HD_HORZ_VSYNC_reserved1_SHIFT               28

/**********************************************************************
 *BGE_HD_VERT1
 **********************************************************************/
/* vsync_end_bot_cnt [03:00] - unsigned */
#define BGE_HD_VERT1_vsync_end_bot_cnt_ALIGN            0
#define BGE_HD_VERT1_vsync_end_bot_cnt_BITS             4
#define BGE_HD_VERT1_vsync_end_bot_cnt_MASK             0x0000000FUL
#define BGE_HD_VERT1_vsync_end_bot_cnt_SHIFT            0

/* vsync_end_top_cnt [07:04] - unsigned */
#define BGE_HD_VERT1_vsync_end_top_cnt_ALIGN            0
#define BGE_HD_VERT1_vsync_end_top_cnt_BITS             4
#define BGE_HD_VERT1_vsync_end_top_cnt_MASK             0x000000F0UL
#define BGE_HD_VERT1_vsync_end_top_cnt_SHIFT            4

/* vbi_str_bot_cnt [11:08] - unsigned */
#define BGE_HD_VERT1_vbi_str_bot_cnt_ALIGN              0
#define BGE_HD_VERT1_vbi_str_bot_cnt_BITS               4
#define BGE_HD_VERT1_vbi_str_bot_cnt_MASK               0x00000F00UL
#define BGE_HD_VERT1_vbi_str_bot_cnt_SHIFT              8

/* vbi_str_top_cnt [15:12] - unsigned */
#define BGE_HD_VERT1_vbi_str_top_cnt_ALIGN              0
#define BGE_HD_VERT1_vbi_str_top_cnt_BITS               4
#define BGE_HD_VERT1_vbi_str_top_cnt_MASK               0x0000F000UL
#define BGE_HD_VERT1_vbi_str_top_cnt_SHIFT              12

/* vblnk_end_top_cnt [25:16] - unsigned */
#define BGE_HD_VERT1_vblnk_end_top_cnt_ALIGN            0
#define BGE_HD_VERT1_vblnk_end_top_cnt_BITS             10
#define BGE_HD_VERT1_vblnk_end_top_cnt_MASK             0x03FF0000UL
#define BGE_HD_VERT1_vblnk_end_top_cnt_SHIFT            16

/* reserved0 [31:26] -  */
#define BGE_HD_VERT1_reserved0_ALIGN                    0
#define BGE_HD_VERT1_reserved0_BITS                     6
#define BGE_HD_VERT1_reserved0_MASK                     0xFC000000UL
#define BGE_HD_VERT1_reserved0_SHIFT                    26

/**********************************************************************
 *BGE_HD_VERT2
 **********************************************************************/
/* vact_v_str_cnt [05:00] - unsigned */
#define BGE_HD_VERT2_vact_v_str_cnt_ALIGN               0
#define BGE_HD_VERT2_vact_v_str_cnt_BITS                6
#define BGE_HD_VERT2_vact_v_str_cnt_MASK                0x0000003FUL
#define BGE_HD_VERT2_vact_v_str_cnt_SHIFT               0

/* reserved0 [07:06] -  */
#define BGE_HD_VERT2_reserved0_ALIGN                    0
#define BGE_HD_VERT2_reserved0_BITS                     2
#define BGE_HD_VERT2_reserved0_MASK                     0x000000C0UL
#define BGE_HD_VERT2_reserved0_SHIFT                    6

/* vact_v_end_cnt [19:08] - unsigned */
#define BGE_HD_VERT2_vact_v_end_cnt_ALIGN               0
#define BGE_HD_VERT2_vact_v_end_cnt_BITS                12
#define BGE_HD_VERT2_vact_v_end_cnt_MASK                0x000FFF00UL
#define BGE_HD_VERT2_vact_v_end_cnt_SHIFT               8

/* reserved1 [31:20] -  */
#define BGE_HD_VERT2_reserved1_ALIGN                    0
#define BGE_HD_VERT2_reserved1_BITS                     12
#define BGE_HD_VERT2_reserved1_MASK                     0xFFF00000UL
#define BGE_HD_VERT2_reserved1_SHIFT                    20

/**********************************************************************
 *BGE_CRT_STATUS
 **********************************************************************/
/* HD_CRT_V_CNT [09:00] - unsigned */
#define BGE_CRT_STATUS_HD_CRT_V_CNT_ALIGN               0
#define BGE_CRT_STATUS_HD_CRT_V_CNT_BITS                10
#define BGE_CRT_STATUS_HD_CRT_V_CNT_MASK                0x000003FFUL
#define BGE_CRT_STATUS_HD_CRT_V_CNT_SHIFT               0

/* HD_CRT_TOP [10:10] - boolean */
#define BGE_CRT_STATUS_HD_CRT_TOP_ALIGN                 0
#define BGE_CRT_STATUS_HD_CRT_TOP_BITS                  1
#define BGE_CRT_STATUS_HD_CRT_TOP_MASK                  0x00000400UL
#define BGE_CRT_STATUS_HD_CRT_TOP_SHIFT                 10

/* reserved0 [15:11] -  */
#define BGE_CRT_STATUS_reserved0_ALIGN                  0
#define BGE_CRT_STATUS_reserved0_BITS                   5
#define BGE_CRT_STATUS_reserved0_MASK                   0x0000F800UL
#define BGE_CRT_STATUS_reserved0_SHIFT                  11

/* SD_CRT_V_CNT [25:16] - unsigned */
#define BGE_CRT_STATUS_SD_CRT_V_CNT_ALIGN               0
#define BGE_CRT_STATUS_SD_CRT_V_CNT_BITS                10
#define BGE_CRT_STATUS_SD_CRT_V_CNT_MASK                0x03FF0000UL
#define BGE_CRT_STATUS_SD_CRT_V_CNT_SHIFT               16

/* SD_CRT_TOP [26:26] - boolean */
#define BGE_CRT_STATUS_SD_CRT_TOP_ALIGN                 0
#define BGE_CRT_STATUS_SD_CRT_TOP_BITS                  1
#define BGE_CRT_STATUS_SD_CRT_TOP_MASK                  0x04000000UL
#define BGE_CRT_STATUS_SD_CRT_TOP_SHIFT                 26

/* reserved1 [31:27] -  */
#define BGE_CRT_STATUS_reserved1_ALIGN                  0
#define BGE_CRT_STATUS_reserved1_BITS                   5
#define BGE_CRT_STATUS_reserved1_MASK                   0xF8000000UL
#define BGE_CRT_STATUS_reserved1_SHIFT                  27

/**********************************************************************
 *BGE_H_LENGTH
 **********************************************************************/
/* HD_CRT_H_LENGTH [11:00] - unsigned */
#define BGE_H_LENGTH_HD_CRT_H_LENGTH_ALIGN              0
#define BGE_H_LENGTH_HD_CRT_H_LENGTH_BITS               12
#define BGE_H_LENGTH_HD_CRT_H_LENGTH_MASK               0x00000FFFUL
#define BGE_H_LENGTH_HD_CRT_H_LENGTH_SHIFT              0

/* reserved0 [31:12] -  */
#define BGE_H_LENGTH_reserved0_ALIGN                    0
#define BGE_H_LENGTH_reserved0_BITS                     20
#define BGE_H_LENGTH_reserved0_MASK                     0xFFFFF000UL
#define BGE_H_LENGTH_reserved0_SHIFT                    12

/**********************************************************************
 *BGE_AV_H_START
 **********************************************************************/
/* HD_CRT_AV_H_START [11:00] - unsigned */
#define BGE_AV_H_START_HD_CRT_AV_H_START_ALIGN          0
#define BGE_AV_H_START_HD_CRT_AV_H_START_BITS           12
#define BGE_AV_H_START_HD_CRT_AV_H_START_MASK           0x00000FFFUL
#define BGE_AV_H_START_HD_CRT_AV_H_START_SHIFT          0

/* reserved0 [31:12] -  */
#define BGE_AV_H_START_reserved0_ALIGN                  0
#define BGE_AV_H_START_reserved0_BITS                   20
#define BGE_AV_H_START_reserved0_MASK                   0xFFFFF000UL
#define BGE_AV_H_START_reserved0_SHIFT                  12

/**********************************************************************
 *BGE_AV_H_END
 **********************************************************************/
/* HD_CRT_AV_H_END [11:00] - unsigned */
#define BGE_AV_H_END_HD_CRT_AV_H_END_ALIGN              0
#define BGE_AV_H_END_HD_CRT_AV_H_END_BITS               12
#define BGE_AV_H_END_HD_CRT_AV_H_END_MASK               0x00000FFFUL
#define BGE_AV_H_END_HD_CRT_AV_H_END_SHIFT              0

/* reserved0 [31:12] -  */
#define BGE_AV_H_END_reserved0_ALIGN                    0
#define BGE_AV_H_END_reserved0_BITS                     20
#define BGE_AV_H_END_reserved0_MASK                     0xFFFFF000UL
#define BGE_AV_H_END_reserved0_SHIFT                    12

/**********************************************************************
 *BGE_HS_WIDTH
 **********************************************************************/
/* HS_WIDTH [11:00] - unsigned */
#define BGE_HS_WIDTH_HS_WIDTH_ALIGN                     0
#define BGE_HS_WIDTH_HS_WIDTH_BITS                      12
#define BGE_HS_WIDTH_HS_WIDTH_MASK                      0x00000FFFUL
#define BGE_HS_WIDTH_HS_WIDTH_SHIFT                     0

/* reserved0 [31:12] -  */
#define BGE_HS_WIDTH_reserved0_ALIGN                    0
#define BGE_HS_WIDTH_reserved0_BITS                     20
#define BGE_HS_WIDTH_reserved0_MASK                     0xFFFFF000UL
#define BGE_HS_WIDTH_reserved0_SHIFT                    12

/**********************************************************************
 *BGE_V_HEIGHT
 **********************************************************************/
/* HD_CRT_V_HEIGHT [10:00] - unsigned */
#define BGE_V_HEIGHT_HD_CRT_V_HEIGHT_ALIGN              0
#define BGE_V_HEIGHT_HD_CRT_V_HEIGHT_BITS               11
#define BGE_V_HEIGHT_HD_CRT_V_HEIGHT_MASK               0x000007FFUL
#define BGE_V_HEIGHT_HD_CRT_V_HEIGHT_SHIFT              0

/* reserved0 [31:11] -  */
#define BGE_V_HEIGHT_reserved0_ALIGN                    0
#define BGE_V_HEIGHT_reserved0_BITS                     21
#define BGE_V_HEIGHT_reserved0_MASK                     0xFFFFF800UL
#define BGE_V_HEIGHT_reserved0_SHIFT                    11

/**********************************************************************
 *BGE_AV_V_START
 **********************************************************************/
/* HD_CRT_AV_V_START [09:00] - unsigned */
#define BGE_AV_V_START_HD_CRT_AV_V_START_ALIGN          0
#define BGE_AV_V_START_HD_CRT_AV_V_START_BITS           10
#define BGE_AV_V_START_HD_CRT_AV_V_START_MASK           0x000003FFUL
#define BGE_AV_V_START_HD_CRT_AV_V_START_SHIFT          0

/* reserved0 [31:10] -  */
#define BGE_AV_V_START_reserved0_ALIGN                  0
#define BGE_AV_V_START_reserved0_BITS                   22
#define BGE_AV_V_START_reserved0_MASK                   0xFFFFFC00UL
#define BGE_AV_V_START_reserved0_SHIFT                  10

/**********************************************************************
 *BGE_AV_V_END
 **********************************************************************/
/* HD_CRT_AV_V_END [09:00] - unsigned */
#define BGE_AV_V_END_HD_CRT_AV_V_END_ALIGN              0
#define BGE_AV_V_END_HD_CRT_AV_V_END_BITS               10
#define BGE_AV_V_END_HD_CRT_AV_V_END_MASK               0x000003FFUL
#define BGE_AV_V_END_HD_CRT_AV_V_END_SHIFT              0

/* reserved0 [31:10] -  */
#define BGE_AV_V_END_reserved0_ALIGN                    0
#define BGE_AV_V_END_reserved0_BITS                     22
#define BGE_AV_V_END_reserved0_MASK                     0xFFFFFC00UL
#define BGE_AV_V_END_reserved0_SHIFT                    10

/**********************************************************************
 *BGE_NBLANK_START
 **********************************************************************/
/* HD_CRT_NBLK [09:00] - unsigned */
#define BGE_NBLANK_START_HD_CRT_NBLK_ALIGN              0
#define BGE_NBLANK_START_HD_CRT_NBLK_BITS               10
#define BGE_NBLANK_START_HD_CRT_NBLK_MASK               0x000003FFUL
#define BGE_NBLANK_START_HD_CRT_NBLK_SHIFT              0

/* reserved0 [31:10] -  */
#define BGE_NBLANK_START_reserved0_ALIGN                0
#define BGE_NBLANK_START_reserved0_BITS                 22
#define BGE_NBLANK_START_reserved0_MASK                 0xFFFFFC00UL
#define BGE_NBLANK_START_reserved0_SHIFT                10

/**********************************************************************
 *BGE_GFX_DISP_CTRL
 **********************************************************************/
/* GFX_ENB [00:00] - boolean */
#define BGE_GFX_DISP_CTRL_GFX_ENB_ALIGN                 0
#define BGE_GFX_DISP_CTRL_GFX_ENB_BITS                  1
#define BGE_GFX_DISP_CTRL_GFX_ENB_MASK                  0x00000001UL
#define BGE_GFX_DISP_CTRL_GFX_ENB_SHIFT                 0

/* GFX_FLTR_ENB_H [01:01] - boolean */
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_H_ALIGN          0
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_H_BITS           1
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_H_MASK           0x00000002UL
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_H_SHIFT          1

/* GFX_FLTR_ENB_V [02:02] - boolean */
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_V_ALIGN          0
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_V_BITS           1
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_V_MASK           0x00000004UL
#define BGE_GFX_DISP_CTRL_GFX_FLTR_ENB_V_SHIFT          2

/* FLTR_FRM_BASE [03:03] - boolean */
#define BGE_GFX_DISP_CTRL_FLTR_FRM_BASE_ALIGN           0
#define BGE_GFX_DISP_CTRL_FLTR_FRM_BASE_BITS            1
#define BGE_GFX_DISP_CTRL_FLTR_FRM_BASE_MASK            0x00000008UL
#define BGE_GFX_DISP_CTRL_FLTR_FRM_BASE_SHIFT           3
#define BGE_GFX_DISP_CTRL_FLTR_FRM_BASE_FIELD           0
#define BGE_GFX_DISP_CTRL_FLTR_FRM_BASE_FRAME           1

/* GFX_IS_HD [04:04] - boolean */
#define BGE_GFX_DISP_CTRL_GFX_IS_HD_ALIGN               0
#define BGE_GFX_DISP_CTRL_GFX_IS_HD_BITS                1
#define BGE_GFX_DISP_CTRL_GFX_IS_HD_MASK                0x00000010UL
#define BGE_GFX_DISP_CTRL_GFX_IS_HD_SHIFT               4
#define BGE_GFX_DISP_CTRL_GFX_IS_HD_SD_FORMAT           0
#define BGE_GFX_DISP_CTRL_GFX_IS_HD_HD_FORMAT           1

/* IS_HD_FILTER [05:05] - boolean */
#define BGE_GFX_DISP_CTRL_IS_HD_FILTER_ALIGN            0
#define BGE_GFX_DISP_CTRL_IS_HD_FILTER_BITS             1
#define BGE_GFX_DISP_CTRL_IS_HD_FILTER_MASK             0x00000020UL
#define BGE_GFX_DISP_CTRL_IS_HD_FILTER_SHIFT            5
#define BGE_GFX_DISP_CTRL_IS_HD_FILTER_SD_MODE          0
#define BGE_GFX_DISP_CTRL_IS_HD_FILTER_HD_MODE          1

/* reserved0 [31:06] -  */
#define BGE_GFX_DISP_CTRL_reserved0_ALIGN               0
#define BGE_GFX_DISP_CTRL_reserved0_BITS                26
#define BGE_GFX_DISP_CTRL_reserved0_MASK                0xFFFFFFC0UL
#define BGE_GFX_DISP_CTRL_reserved0_SHIFT               6

/**********************************************************************
 *BGE_GFX_SCALE_X
 **********************************************************************/
/* GFX_SCALE_X [05:00] - unsigned */
#define BGE_GFX_SCALE_X_GFX_SCALE_X_ALIGN               0
#define BGE_GFX_SCALE_X_GFX_SCALE_X_BITS                6
#define BGE_GFX_SCALE_X_GFX_SCALE_X_MASK                0x0000003FUL
#define BGE_GFX_SCALE_X_GFX_SCALE_X_SHIFT               0

/* reserved0 [31:06] -  */
#define BGE_GFX_SCALE_X_reserved0_ALIGN                 0
#define BGE_GFX_SCALE_X_reserved0_BITS                  26
#define BGE_GFX_SCALE_X_reserved0_MASK                  0xFFFFFFC0UL
#define BGE_GFX_SCALE_X_reserved0_SHIFT                 6

/**********************************************************************
 *BGE_GFX_SCALE_Y
 **********************************************************************/
/* GFX_SCALE_Y [09:00] - unsigned */
#define BGE_GFX_SCALE_Y_GFX_SCALE_Y_ALIGN               0
#define BGE_GFX_SCALE_Y_GFX_SCALE_Y_BITS                10
#define BGE_GFX_SCALE_Y_GFX_SCALE_Y_MASK                0x000003FFUL
#define BGE_GFX_SCALE_Y_GFX_SCALE_Y_SHIFT               0

/* reserved0 [31:10] -  */
#define BGE_GFX_SCALE_Y_reserved0_ALIGN                 0
#define BGE_GFX_SCALE_Y_reserved0_BITS                  22
#define BGE_GFX_SCALE_Y_reserved0_MASK                  0xFFFFFC00UL
#define BGE_GFX_SCALE_Y_reserved0_SHIFT                 10

/**********************************************************************
 *BGE_GFX_IN_X_SIZE
 **********************************************************************/
/* GFX_IN_X_SIZE [09:00] - unsigned */
#define BGE_GFX_IN_X_SIZE_GFX_IN_X_SIZE_ALIGN           0
#define BGE_GFX_IN_X_SIZE_GFX_IN_X_SIZE_BITS            10
#define BGE_GFX_IN_X_SIZE_GFX_IN_X_SIZE_MASK            0x000003FFUL
#define BGE_GFX_IN_X_SIZE_GFX_IN_X_SIZE_SHIFT           0

/* reserved0 [31:10] -  */
#define BGE_GFX_IN_X_SIZE_reserved0_ALIGN               0
#define BGE_GFX_IN_X_SIZE_reserved0_BITS                22
#define BGE_GFX_IN_X_SIZE_reserved0_MASK                0xFFFFFC00UL
#define BGE_GFX_IN_X_SIZE_reserved0_SHIFT               10

/**********************************************************************
 *BGE_CRT_POSITION
 **********************************************************************/
/* CRT_X_POS [11:00] - unsigned */
#define BGE_CRT_POSITION_CRT_X_POS_ALIGN                0
#define BGE_CRT_POSITION_CRT_X_POS_BITS                 12
#define BGE_CRT_POSITION_CRT_X_POS_MASK                 0x00000FFFUL
#define BGE_CRT_POSITION_CRT_X_POS_SHIFT                0

/* reserved0 [15:12] -  */
#define BGE_CRT_POSITION_reserved0_ALIGN                0
#define BGE_CRT_POSITION_reserved0_BITS                 4
#define BGE_CRT_POSITION_reserved0_MASK                 0x0000F000UL
#define BGE_CRT_POSITION_reserved0_SHIFT                12

/* CRT_Y_POS [25:16] - unsigned */
#define BGE_CRT_POSITION_CRT_Y_POS_ALIGN                0
#define BGE_CRT_POSITION_CRT_Y_POS_BITS                 10
#define BGE_CRT_POSITION_CRT_Y_POS_MASK                 0x03FF0000UL
#define BGE_CRT_POSITION_CRT_Y_POS_SHIFT                16

/* reserved1 [31:26] -  */
#define BGE_CRT_POSITION_reserved1_ALIGN                0
#define BGE_CRT_POSITION_reserved1_BITS                 6
#define BGE_CRT_POSITION_reserved1_MASK                 0xFC000000UL
#define BGE_CRT_POSITION_reserved1_SHIFT                26

/**********************************************************************
 *BGE_CRT_VALUE
 **********************************************************************/
/* SD_CRT_PIXEL [15:00] - unsigned */
#define BGE_CRT_VALUE_SD_CRT_PIXEL_ALIGN                0
#define BGE_CRT_VALUE_SD_CRT_PIXEL_BITS                 16
#define BGE_CRT_VALUE_SD_CRT_PIXEL_MASK                 0x0000FFFFUL
#define BGE_CRT_VALUE_SD_CRT_PIXEL_SHIFT                0

/* HD_CRT_PIXEL [31:16] - unsigned */
#define BGE_CRT_VALUE_HD_CRT_PIXEL_ALIGN                0
#define BGE_CRT_VALUE_HD_CRT_PIXEL_BITS                 16
#define BGE_CRT_VALUE_HD_CRT_PIXEL_MASK                 0xFFFF0000UL
#define BGE_CRT_VALUE_HD_CRT_PIXEL_SHIFT                16

/**********************************************************************
 *BGE_HS_MID_WIDTH
 **********************************************************************/
/* HS_MID_WIDTH [31:00] - unsigned */
#define BGE_HS_MID_WIDTH_HS_MID_WIDTH_ALIGN             0
#define BGE_HS_MID_WIDTH_HS_MID_WIDTH_BITS              32
#define BGE_HS_MID_WIDTH_HS_MID_WIDTH_MASK              0xFFFFFFFFUL
#define BGE_HS_MID_WIDTH_HS_MID_WIDTH_SHIFT             0

/**********************************************************************
 *BGE_SCRATCH1
 **********************************************************************/
/* SCRATCH1 [31:00] - unsigned */
#define BGE_SCRATCH1_SCRATCH1_ALIGN                     0
#define BGE_SCRATCH1_SCRATCH1_BITS                      32
#define BGE_SCRATCH1_SCRATCH1_MASK                      0xFFFFFFFFUL
#define BGE_SCRATCH1_SCRATCH1_SHIFT                     0

/**********************************************************************
 *BGE_SD_PT_X_START
 **********************************************************************/
/* SD_PT_X_START [11:00] - unsigned */
#define BGE_SD_PT_X_START_SD_PT_X_START_ALIGN           0
#define BGE_SD_PT_X_START_SD_PT_X_START_BITS            12
#define BGE_SD_PT_X_START_SD_PT_X_START_MASK            0x00000FFFUL
#define BGE_SD_PT_X_START_SD_PT_X_START_SHIFT           0

/* reserved0 [15:12] -  */
#define BGE_SD_PT_X_START_reserved0_ALIGN               0
#define BGE_SD_PT_X_START_reserved0_BITS                4
#define BGE_SD_PT_X_START_reserved0_MASK                0x0000F000UL
#define BGE_SD_PT_X_START_reserved0_SHIFT               12

/* RV_X_START [27:16] - unsigned */
#define BGE_SD_PT_X_START_RV_X_START_ALIGN              0
#define BGE_SD_PT_X_START_RV_X_START_BITS               12
#define BGE_SD_PT_X_START_RV_X_START_MASK               0x0FFF0000UL
#define BGE_SD_PT_X_START_RV_X_START_SHIFT              16

/* reserved1 [31:28] -  */
#define BGE_SD_PT_X_START_reserved1_ALIGN               0
#define BGE_SD_PT_X_START_reserved1_BITS                4
#define BGE_SD_PT_X_START_reserved1_MASK                0xF0000000UL
#define BGE_SD_PT_X_START_reserved1_SHIFT               28

/**********************************************************************
 *BGE_SD_PT_X_END
 **********************************************************************/
/* SD_PT_X_END [11:00] - unsigned */
#define BGE_SD_PT_X_END_SD_PT_X_END_ALIGN               0
#define BGE_SD_PT_X_END_SD_PT_X_END_BITS                12
#define BGE_SD_PT_X_END_SD_PT_X_END_MASK                0x00000FFFUL
#define BGE_SD_PT_X_END_SD_PT_X_END_SHIFT               0

/* reserved0 [15:12] -  */
#define BGE_SD_PT_X_END_reserved0_ALIGN                 0
#define BGE_SD_PT_X_END_reserved0_BITS                  4
#define BGE_SD_PT_X_END_reserved0_MASK                  0x0000F000UL
#define BGE_SD_PT_X_END_reserved0_SHIFT                 12

/* RV_X_END [27:16] - unsigned */
#define BGE_SD_PT_X_END_RV_X_END_ALIGN                  0
#define BGE_SD_PT_X_END_RV_X_END_BITS                   12
#define BGE_SD_PT_X_END_RV_X_END_MASK                   0x0FFF0000UL
#define BGE_SD_PT_X_END_RV_X_END_SHIFT                  16

/* reserved1 [31:28] -  */
#define BGE_SD_PT_X_END_reserved1_ALIGN                 0
#define BGE_SD_PT_X_END_reserved1_BITS                  4
#define BGE_SD_PT_X_END_reserved1_MASK                  0xF0000000UL
#define BGE_SD_PT_X_END_reserved1_SHIFT                 28

/**********************************************************************
 *BGE_SD_PT_Y_START
 **********************************************************************/
/* SD_CRT_PT_Y_START [09:00] - unsigned */
#define BGE_SD_PT_Y_START_SD_CRT_PT_Y_START_ALIGN       0
#define BGE_SD_PT_Y_START_SD_CRT_PT_Y_START_BITS        10
#define BGE_SD_PT_Y_START_SD_CRT_PT_Y_START_MASK        0x000003FFUL
#define BGE_SD_PT_Y_START_SD_CRT_PT_Y_START_SHIFT       0

/* reserved0 [31:10] -  */
#define BGE_SD_PT_Y_START_reserved0_ALIGN               0
#define BGE_SD_PT_Y_START_reserved0_BITS                22
#define BGE_SD_PT_Y_START_reserved0_MASK                0xFFFFFC00UL
#define BGE_SD_PT_Y_START_reserved0_SHIFT               10

/**********************************************************************
 *BGE_SD_PT_Y_END
 **********************************************************************/
/* SD_CRT_PT_Y_END [09:00] - unsigned */
#define BGE_SD_PT_Y_END_SD_CRT_PT_Y_END_ALIGN           0
#define BGE_SD_PT_Y_END_SD_CRT_PT_Y_END_BITS            10
#define BGE_SD_PT_Y_END_SD_CRT_PT_Y_END_MASK            0x000003FFUL
#define BGE_SD_PT_Y_END_SD_CRT_PT_Y_END_SHIFT           0

/* reserved0 [31:10] -  */
#define BGE_SD_PT_Y_END_reserved0_ALIGN                 0
#define BGE_SD_PT_Y_END_reserved0_BITS                  22
#define BGE_SD_PT_Y_END_reserved0_MASK                  0xFFFFFC00UL
#define BGE_SD_PT_Y_END_reserved0_SHIFT                 10

/**********************************************************************
 *BGE_SD_VWIN_MSTART
 **********************************************************************/
/* SD_VWIN_MSTART [25:00] - unsigned */
#define BGE_SD_VWIN_MSTART_SD_VWIN_MSTART_ALIGN         0
#define BGE_SD_VWIN_MSTART_SD_VWIN_MSTART_BITS          26
#define BGE_SD_VWIN_MSTART_SD_VWIN_MSTART_MASK          0x03FFFFFFUL
#define BGE_SD_VWIN_MSTART_SD_VWIN_MSTART_SHIFT         0

/* reserved0 [31:26] -  */
#define BGE_SD_VWIN_MSTART_reserved0_ALIGN              0
#define BGE_SD_VWIN_MSTART_reserved0_BITS               6
#define BGE_SD_VWIN_MSTART_reserved0_MASK               0xFC000000UL
#define BGE_SD_VWIN_MSTART_reserved0_SHIFT              26

/**********************************************************************
 *BGE_SD_VWIN_PITCH
 **********************************************************************/
/* SD_VWIN_PITCH [11:00] - unsigned */
#define BGE_SD_VWIN_PITCH_SD_VWIN_PITCH_ALIGN           0
#define BGE_SD_VWIN_PITCH_SD_VWIN_PITCH_BITS            12
#define BGE_SD_VWIN_PITCH_SD_VWIN_PITCH_MASK            0x00000FFFUL
#define BGE_SD_VWIN_PITCH_SD_VWIN_PITCH_SHIFT           0

/* reserved0 [31:12] -  */
#define BGE_SD_VWIN_PITCH_reserved0_ALIGN               0
#define BGE_SD_VWIN_PITCH_reserved0_BITS                20
#define BGE_SD_VWIN_PITCH_reserved0_MASK                0xFFFFF000UL
#define BGE_SD_VWIN_PITCH_reserved0_SHIFT               12

/**********************************************************************
 *BGE_SD_BG_COLOR
 **********************************************************************/
/* SD_BG_COLOR [23:00] - unsigned */
#define BGE_SD_BG_COLOR_SD_BG_COLOR_ALIGN               0
#define BGE_SD_BG_COLOR_SD_BG_COLOR_BITS                24
#define BGE_SD_BG_COLOR_SD_BG_COLOR_MASK                0x00FFFFFFUL
#define BGE_SD_BG_COLOR_SD_BG_COLOR_SHIFT               0

/* reserved0 [31:24] -  */
#define BGE_SD_BG_COLOR_reserved0_ALIGN                 0
#define BGE_SD_BG_COLOR_reserved0_BITS                  8
#define BGE_SD_BG_COLOR_reserved0_MASK                  0xFF000000UL
#define BGE_SD_BG_COLOR_reserved0_SHIFT                 24

/**********************************************************************
 *BGE_SD_RASTER
 **********************************************************************/
/* SD_RASTER_TF [09:00] - unsigned */
#define BGE_SD_RASTER_SD_RASTER_TF_ALIGN                0
#define BGE_SD_RASTER_SD_RASTER_TF_BITS                 10
#define BGE_SD_RASTER_SD_RASTER_TF_MASK                 0x000003FFUL
#define BGE_SD_RASTER_SD_RASTER_TF_SHIFT                0

/* reserved0 [15:10] -  */
#define BGE_SD_RASTER_reserved0_ALIGN                   0
#define BGE_SD_RASTER_reserved0_BITS                    6
#define BGE_SD_RASTER_reserved0_MASK                    0x0000FC00UL
#define BGE_SD_RASTER_reserved0_SHIFT                   10

/* SD_RASTER_BF [26:16] - unsigned */
#define BGE_SD_RASTER_SD_RASTER_BF_ALIGN                0
#define BGE_SD_RASTER_SD_RASTER_BF_BITS                 11
#define BGE_SD_RASTER_SD_RASTER_BF_MASK                 0x07FF0000UL
#define BGE_SD_RASTER_SD_RASTER_BF_SHIFT                16

/* reserved1 [31:27] -  */
#define BGE_SD_RASTER_reserved1_ALIGN                   0
#define BGE_SD_RASTER_reserved1_BITS                    5
#define BGE_SD_RASTER_reserved1_MASK                    0xF8000000UL
#define BGE_SD_RASTER_reserved1_SHIFT                   27

/**********************************************************************
 *BGE_HD_INIT_PHASE
 **********************************************************************/
/* BOT_INIT_PHASE [13:00] - unsigned */
#define BGE_HD_INIT_PHASE_BOT_INIT_PHASE_ALIGN          0
#define BGE_HD_INIT_PHASE_BOT_INIT_PHASE_BITS           14
#define BGE_HD_INIT_PHASE_BOT_INIT_PHASE_MASK           0x00003FFFUL
#define BGE_HD_INIT_PHASE_BOT_INIT_PHASE_SHIFT          0

/* reserved0 [15:14] -  */
#define BGE_HD_INIT_PHASE_reserved0_ALIGN               0
#define BGE_HD_INIT_PHASE_reserved0_BITS                2
#define BGE_HD_INIT_PHASE_reserved0_MASK                0x0000C000UL
#define BGE_HD_INIT_PHASE_reserved0_SHIFT               14

/* TOP_INIT_PHASE [29:16] - unsigned */
#define BGE_HD_INIT_PHASE_TOP_INIT_PHASE_ALIGN          0
#define BGE_HD_INIT_PHASE_TOP_INIT_PHASE_BITS           14
#define BGE_HD_INIT_PHASE_TOP_INIT_PHASE_MASK           0x3FFF0000UL
#define BGE_HD_INIT_PHASE_TOP_INIT_PHASE_SHIFT          16

/* reserved1 [30:30] -  */
#define BGE_HD_INIT_PHASE_reserved1_ALIGN               0
#define BGE_HD_INIT_PHASE_reserved1_BITS                1
#define BGE_HD_INIT_PHASE_reserved1_MASK                0x40000000UL
#define BGE_HD_INIT_PHASE_reserved1_SHIFT               30

/* HD_INIT [31:31] - boolean */
#define BGE_HD_INIT_PHASE_HD_INIT_ALIGN                 0
#define BGE_HD_INIT_PHASE_HD_INIT_BITS                  1
#define BGE_HD_INIT_PHASE_HD_INIT_MASK                  0x80000000UL
#define BGE_HD_INIT_PHASE_HD_INIT_SHIFT                 31

/**********************************************************************
 *BGE_SD_INIT_PHASE
 **********************************************************************/
/* BOT_INIT_PHASE [13:00] - unsigned */
#define BGE_SD_INIT_PHASE_BOT_INIT_PHASE_ALIGN          0
#define BGE_SD_INIT_PHASE_BOT_INIT_PHASE_BITS           14
#define BGE_SD_INIT_PHASE_BOT_INIT_PHASE_MASK           0x00003FFFUL
#define BGE_SD_INIT_PHASE_BOT_INIT_PHASE_SHIFT          0

/* reserved0 [15:14] -  */
#define BGE_SD_INIT_PHASE_reserved0_ALIGN               0
#define BGE_SD_INIT_PHASE_reserved0_BITS                2
#define BGE_SD_INIT_PHASE_reserved0_MASK                0x0000C000UL
#define BGE_SD_INIT_PHASE_reserved0_SHIFT               14

/* TOP_INIT_PHASE [29:16] - unsigned */
#define BGE_SD_INIT_PHASE_TOP_INIT_PHASE_ALIGN          0
#define BGE_SD_INIT_PHASE_TOP_INIT_PHASE_BITS           14
#define BGE_SD_INIT_PHASE_TOP_INIT_PHASE_MASK           0x3FFF0000UL
#define BGE_SD_INIT_PHASE_TOP_INIT_PHASE_SHIFT          16

/* reserved1 [30:30] -  */
#define BGE_SD_INIT_PHASE_reserved1_ALIGN               0
#define BGE_SD_INIT_PHASE_reserved1_BITS                1
#define BGE_SD_INIT_PHASE_reserved1_MASK                0x40000000UL
#define BGE_SD_INIT_PHASE_reserved1_SHIFT               30

/* SD_INIT [31:31] - boolean */
#define BGE_SD_INIT_PHASE_SD_INIT_ALIGN                 0
#define BGE_SD_INIT_PHASE_SD_INIT_BITS                  1
#define BGE_SD_INIT_PHASE_SD_INIT_MASK                  0x80000000UL
#define BGE_SD_INIT_PHASE_SD_INIT_SHIFT                 31

/**********************************************************************
 *BGE_SOFT_SKIP_COUNT
 **********************************************************************/
/* SD_BOT_SKIP_CNT [03:00] - unsigned */
#define BGE_SOFT_SKIP_COUNT_SD_BOT_SKIP_CNT_ALIGN       0
#define BGE_SOFT_SKIP_COUNT_SD_BOT_SKIP_CNT_BITS        4
#define BGE_SOFT_SKIP_COUNT_SD_BOT_SKIP_CNT_MASK        0x0000000FUL
#define BGE_SOFT_SKIP_COUNT_SD_BOT_SKIP_CNT_SHIFT       0

/* SD_TOP_SKIP_CNT [07:04] - unsigned */
#define BGE_SOFT_SKIP_COUNT_SD_TOP_SKIP_CNT_ALIGN       0
#define BGE_SOFT_SKIP_COUNT_SD_TOP_SKIP_CNT_BITS        4
#define BGE_SOFT_SKIP_COUNT_SD_TOP_SKIP_CNT_MASK        0x000000F0UL
#define BGE_SOFT_SKIP_COUNT_SD_TOP_SKIP_CNT_SHIFT       4

/* HD_BOT_SKIP_CNT [11:08] - unsigned */
#define BGE_SOFT_SKIP_COUNT_HD_BOT_SKIP_CNT_ALIGN       0
#define BGE_SOFT_SKIP_COUNT_HD_BOT_SKIP_CNT_BITS        4
#define BGE_SOFT_SKIP_COUNT_HD_BOT_SKIP_CNT_MASK        0x00000F00UL
#define BGE_SOFT_SKIP_COUNT_HD_BOT_SKIP_CNT_SHIFT       8

/* HD_TOP_SKIP_CNT [15:12] - unsigned */
#define BGE_SOFT_SKIP_COUNT_HD_TOP_SKIP_CNT_ALIGN       0
#define BGE_SOFT_SKIP_COUNT_HD_TOP_SKIP_CNT_BITS        4
#define BGE_SOFT_SKIP_COUNT_HD_TOP_SKIP_CNT_MASK        0x0000F000UL
#define BGE_SOFT_SKIP_COUNT_HD_TOP_SKIP_CNT_SHIFT       12

/* reserved0 [31:16] -  */
#define BGE_SOFT_SKIP_COUNT_reserved0_ALIGN             0
#define BGE_SOFT_SKIP_COUNT_reserved0_BITS              16
#define BGE_SOFT_SKIP_COUNT_reserved0_MASK              0xFFFF0000UL
#define BGE_SOFT_SKIP_COUNT_reserved0_SHIFT             16

/**********************************************************************
 *BGE_CAP_MEND
 **********************************************************************/
/* CAP_MEND [25:00] - unsigned */
#define BGE_CAP_MEND_CAP_MEND_ALIGN                     0
#define BGE_CAP_MEND_CAP_MEND_BITS                      26
#define BGE_CAP_MEND_CAP_MEND_MASK                      0x03FFFFFFUL
#define BGE_CAP_MEND_CAP_MEND_SHIFT                     0

/* reserved0 [31:26] -  */
#define BGE_CAP_MEND_reserved0_ALIGN                    0
#define BGE_CAP_MEND_reserved0_BITS                     6
#define BGE_CAP_MEND_reserved0_MASK                     0xFC000000UL
#define BGE_CAP_MEND_reserved0_SHIFT                    26

/**********************************************************************
 *BGE_ANA_H_SIZE
 **********************************************************************/
/* ANA_H_SIZE [11:00] - unsigned */
#define BGE_ANA_H_SIZE_ANA_H_SIZE_ALIGN                 0
#define BGE_ANA_H_SIZE_ANA_H_SIZE_BITS                  12
#define BGE_ANA_H_SIZE_ANA_H_SIZE_MASK                  0x00000FFFUL
#define BGE_ANA_H_SIZE_ANA_H_SIZE_SHIFT                 0

/* reserved0 [31:12] -  */
#define BGE_ANA_H_SIZE_reserved0_ALIGN                  0
#define BGE_ANA_H_SIZE_reserved0_BITS                   20
#define BGE_ANA_H_SIZE_reserved0_MASK                   0xFFFFF000UL
#define BGE_ANA_H_SIZE_reserved0_SHIFT                  12

/**********************************************************************
 *BGE_CUR_VWIN_MSTART
 **********************************************************************/
/* CUR_VWIN_MSTART [25:00] - unsigned */
#define BGE_CUR_VWIN_MSTART_CUR_VWIN_MSTART_ALIGN       0
#define BGE_CUR_VWIN_MSTART_CUR_VWIN_MSTART_BITS        26
#define BGE_CUR_VWIN_MSTART_CUR_VWIN_MSTART_MASK        0x03FFFFFFUL
#define BGE_CUR_VWIN_MSTART_CUR_VWIN_MSTART_SHIFT       0

/* reserved0 [31:26] -  */
#define BGE_CUR_VWIN_MSTART_reserved0_ALIGN             0
#define BGE_CUR_VWIN_MSTART_reserved0_BITS              6
#define BGE_CUR_VWIN_MSTART_reserved0_MASK              0xFC000000UL
#define BGE_CUR_VWIN_MSTART_reserved0_SHIFT             26

/**********************************************************************
 *BGE_CUR_SD_VWIN_MSTART
 **********************************************************************/
/* CUR_SD_VWIN_MSTART [25:00] - unsigned */
#define BGE_CUR_SD_VWIN_MSTART_CUR_SD_VWIN_MSTART_ALIGN 0
#define BGE_CUR_SD_VWIN_MSTART_CUR_SD_VWIN_MSTART_BITS  26
#define BGE_CUR_SD_VWIN_MSTART_CUR_SD_VWIN_MSTART_MASK  0x03FFFFFFUL
#define BGE_CUR_SD_VWIN_MSTART_CUR_SD_VWIN_MSTART_SHIFT 0

/* reserved0 [31:26] -  */
#define BGE_CUR_SD_VWIN_MSTART_reserved0_ALIGN          0
#define BGE_CUR_SD_VWIN_MSTART_reserved0_BITS           6
#define BGE_CUR_SD_VWIN_MSTART_reserved0_MASK           0xFC000000UL
#define BGE_CUR_SD_VWIN_MSTART_reserved0_SHIFT          26

/**********************************************************************
 *BGE_SD_CRT_SYNC
 **********************************************************************/
/* SD_CRT_SYNC [09:00] - unsigned */
#define BGE_SD_CRT_SYNC_SD_CRT_SYNC_ALIGN               0
#define BGE_SD_CRT_SYNC_SD_CRT_SYNC_BITS                10
#define BGE_SD_CRT_SYNC_SD_CRT_SYNC_MASK                0x000003FFUL
#define BGE_SD_CRT_SYNC_SD_CRT_SYNC_SHIFT               0

/* reserved0 [31:10] -  */
#define BGE_SD_CRT_SYNC_reserved0_ALIGN                 0
#define BGE_SD_CRT_SYNC_reserved0_BITS                  22
#define BGE_SD_CRT_SYNC_reserved0_MASK                  0xFFFFFC00UL
#define BGE_SD_CRT_SYNC_reserved0_SHIFT                 10

/**********************************************************************
 *BGE_SD_H_LENGTH
 **********************************************************************/
/* SD_CRT_H_LENGTH [11:00] - unsigned */
#define BGE_SD_H_LENGTH_SD_CRT_H_LENGTH_ALIGN           0
#define BGE_SD_H_LENGTH_SD_CRT_H_LENGTH_BITS            12
#define BGE_SD_H_LENGTH_SD_CRT_H_LENGTH_MASK            0x00000FFFUL
#define BGE_SD_H_LENGTH_SD_CRT_H_LENGTH_SHIFT           0

/* reserved0 [31:12] -  */
#define BGE_SD_H_LENGTH_reserved0_ALIGN                 0
#define BGE_SD_H_LENGTH_reserved0_BITS                  20
#define BGE_SD_H_LENGTH_reserved0_MASK                  0xFFFFF000UL
#define BGE_SD_H_LENGTH_reserved0_SHIFT                 12

/**********************************************************************
 *BGE_SD_AV_H_START
 **********************************************************************/
/* SD_CRT_AV_H_START [11:00] - unsigned */
#define BGE_SD_AV_H_START_SD_CRT_AV_H_START_ALIGN       0
#define BGE_SD_AV_H_START_SD_CRT_AV_H_START_BITS        12
#define BGE_SD_AV_H_START_SD_CRT_AV_H_START_MASK        0x00000FFFUL
#define BGE_SD_AV_H_START_SD_CRT_AV_H_START_SHIFT       0

/* reserved0 [31:12] -  */
#define BGE_SD_AV_H_START_reserved0_ALIGN               0
#define BGE_SD_AV_H_START_reserved0_BITS                20
#define BGE_SD_AV_H_START_reserved0_MASK                0xFFFFF000UL
#define BGE_SD_AV_H_START_reserved0_SHIFT               12

/**********************************************************************
 *BGE_SD_AV_H_END
 **********************************************************************/
/* SD_CRT_AV_H_END [11:00] - unsigned */
#define BGE_SD_AV_H_END_SD_CRT_AV_H_END_ALIGN           0
#define BGE_SD_AV_H_END_SD_CRT_AV_H_END_BITS            12
#define BGE_SD_AV_H_END_SD_CRT_AV_H_END_MASK            0x00000FFFUL
#define BGE_SD_AV_H_END_SD_CRT_AV_H_END_SHIFT           0

/* reserved0 [31:12] -  */
#define BGE_SD_AV_H_END_reserved0_ALIGN                 0
#define BGE_SD_AV_H_END_reserved0_BITS                  20
#define BGE_SD_AV_H_END_reserved0_MASK                  0xFFFFF000UL
#define BGE_SD_AV_H_END_reserved0_SHIFT                 12

/**********************************************************************
 *BGE_SD_HS_WIDTH
 **********************************************************************/
/* SD_CRT_HS_WIDTH [11:00] - unsigned */
#define BGE_SD_HS_WIDTH_SD_CRT_HS_WIDTH_ALIGN           0
#define BGE_SD_HS_WIDTH_SD_CRT_HS_WIDTH_BITS            12
#define BGE_SD_HS_WIDTH_SD_CRT_HS_WIDTH_MASK            0x00000FFFUL
#define BGE_SD_HS_WIDTH_SD_CRT_HS_WIDTH_SHIFT           0

/* reserved0 [31:12] -  */
#define BGE_SD_HS_WIDTH_reserved0_ALIGN                 0
#define BGE_SD_HS_WIDTH_reserved0_BITS                  20
#define BGE_SD_HS_WIDTH_reserved0_MASK                  0xFFFFF000UL
#define BGE_SD_HS_WIDTH_reserved0_SHIFT                 12

/**********************************************************************
 *BGE_SD_V_HEIGHT
 **********************************************************************/
/* SD_CRT_V_HEIGHT [10:00] - unsigned */
#define BGE_SD_V_HEIGHT_SD_CRT_V_HEIGHT_ALIGN           0
#define BGE_SD_V_HEIGHT_SD_CRT_V_HEIGHT_BITS            11
#define BGE_SD_V_HEIGHT_SD_CRT_V_HEIGHT_MASK            0x000007FFUL
#define BGE_SD_V_HEIGHT_SD_CRT_V_HEIGHT_SHIFT           0

/* reserved0 [31:11] -  */
#define BGE_SD_V_HEIGHT_reserved0_ALIGN                 0
#define BGE_SD_V_HEIGHT_reserved0_BITS                  21
#define BGE_SD_V_HEIGHT_reserved0_MASK                  0xFFFFF800UL
#define BGE_SD_V_HEIGHT_reserved0_SHIFT                 11

/**********************************************************************
 *BGE_SD_AV_V_START
 **********************************************************************/
/* SD_CRT_AV_V_START [09:00] - unsigned */
#define BGE_SD_AV_V_START_SD_CRT_AV_V_START_ALIGN       0
#define BGE_SD_AV_V_START_SD_CRT_AV_V_START_BITS        10
#define BGE_SD_AV_V_START_SD_CRT_AV_V_START_MASK        0x000003FFUL
#define BGE_SD_AV_V_START_SD_CRT_AV_V_START_SHIFT       0

/* reserved0 [31:10] -  */
#define BGE_SD_AV_V_START_reserved0_ALIGN               0
#define BGE_SD_AV_V_START_reserved0_BITS                22
#define BGE_SD_AV_V_START_reserved0_MASK                0xFFFFFC00UL
#define BGE_SD_AV_V_START_reserved0_SHIFT               10

/**********************************************************************
 *BGE_SD_AV_V_END
 **********************************************************************/
/* SD_CRT_AV_V_END [09:00] - unsigned */
#define BGE_SD_AV_V_END_SD_CRT_AV_V_END_ALIGN           0
#define BGE_SD_AV_V_END_SD_CRT_AV_V_END_BITS            10
#define BGE_SD_AV_V_END_SD_CRT_AV_V_END_MASK            0x000003FFUL
#define BGE_SD_AV_V_END_SD_CRT_AV_V_END_SHIFT           0

/* reserved0 [31:10] -  */
#define BGE_SD_AV_V_END_reserved0_ALIGN                 0
#define BGE_SD_AV_V_END_reserved0_BITS                  22
#define BGE_SD_AV_V_END_reserved0_MASK                  0xFFFFFC00UL
#define BGE_SD_AV_V_END_reserved0_SHIFT                 10

/**********************************************************************
 *BGE_SD_NBLANK_START
 **********************************************************************/
/* SD_CRT_NBLK [09:00] - unsigned */
#define BGE_SD_NBLANK_START_SD_CRT_NBLK_ALIGN           0
#define BGE_SD_NBLANK_START_SD_CRT_NBLK_BITS            10
#define BGE_SD_NBLANK_START_SD_CRT_NBLK_MASK            0x000003FFUL
#define BGE_SD_NBLANK_START_SD_CRT_NBLK_SHIFT           0

/* reserved0 [31:10] -  */
#define BGE_SD_NBLANK_START_reserved0_ALIGN             0
#define BGE_SD_NBLANK_START_reserved0_BITS              22
#define BGE_SD_NBLANK_START_reserved0_MASK              0xFFFFFC00UL
#define BGE_SD_NBLANK_START_reserved0_SHIFT             10

/**********************************************************************
 *BGE_CPU_RAH_CTRL
 **********************************************************************/
/* RAH_EN [00:00] - boolean */
#define BGE_CPU_RAH_CTRL_RAH_EN_ALIGN                   0
#define BGE_CPU_RAH_CTRL_RAH_EN_BITS                    1
#define BGE_CPU_RAH_CTRL_RAH_EN_MASK                    0x00000001UL
#define BGE_CPU_RAH_CTRL_RAH_EN_SHIFT                   0

/* DIS_PREFETCH [01:01] - boolean */
#define BGE_CPU_RAH_CTRL_DIS_PREFETCH_ALIGN             0
#define BGE_CPU_RAH_CTRL_DIS_PREFETCH_BITS              1
#define BGE_CPU_RAH_CTRL_DIS_PREFETCH_MASK              0x00000002UL
#define BGE_CPU_RAH_CTRL_DIS_PREFETCH_SHIFT             1

/* reserved0 [31:02] -  */
#define BGE_CPU_RAH_CTRL_reserved0_ALIGN                0
#define BGE_CPU_RAH_CTRL_reserved0_BITS                 30
#define BGE_CPU_RAH_CTRL_reserved0_MASK                 0xFFFFFFFCUL
#define BGE_CPU_RAH_CTRL_reserved0_SHIFT                2

/**********************************************************************
 *BGE_CPU_RAH_INV_BLK
 **********************************************************************/
/* ADDR [31:00] - unsigned */
#define BGE_CPU_RAH_INV_BLK_ADDR_ALIGN                  0
#define BGE_CPU_RAH_INV_BLK_ADDR_BITS                   32
#define BGE_CPU_RAH_INV_BLK_ADDR_MASK                   0xFFFFFFFFUL
#define BGE_CPU_RAH_INV_BLK_ADDR_SHIFT                  0

/**********************************************************************
 *BGE_CPU_RAH_INV_ALL
 **********************************************************************/
/* DATA [31:00] - unsigned */
#define BGE_CPU_RAH_INV_ALL_DATA_ALIGN                  0
#define BGE_CPU_RAH_INV_ALL_DATA_BITS                   32
#define BGE_CPU_RAH_INV_ALL_DATA_MASK                   0xFFFFFFFFUL
#define BGE_CPU_RAH_INV_ALL_DATA_SHIFT                  0

/**********************************************************************
 *BGE_PIN_MUX_CTRL
 **********************************************************************/
/* IO_GPIO_0_SEL [00:00] - boolean */
#define BGE_PIN_MUX_CTRL_IO_GPIO_0_SEL_ALIGN            0
#define BGE_PIN_MUX_CTRL_IO_GPIO_0_SEL_BITS             1
#define BGE_PIN_MUX_CTRL_IO_GPIO_0_SEL_MASK             0x00000001UL
#define BGE_PIN_MUX_CTRL_IO_GPIO_0_SEL_SHIFT            0

/* IO_GPIO_1_SEL [01:01] - boolean */
#define BGE_PIN_MUX_CTRL_IO_GPIO_1_SEL_ALIGN            0
#define BGE_PIN_MUX_CTRL_IO_GPIO_1_SEL_BITS             1
#define BGE_PIN_MUX_CTRL_IO_GPIO_1_SEL_MASK             0x00000002UL
#define BGE_PIN_MUX_CTRL_IO_GPIO_1_SEL_SHIFT            1

/* PS_ERR_SEL_IOD [02:02] - boolean */
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_IOD_ALIGN           0
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_IOD_BITS            1
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_IOD_MASK            0x00000004UL
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_IOD_SHIFT           2

/* PS_VLD_SEL_IOD [03:03] - boolean */
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_IOD_ALIGN           0
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_IOD_BITS            1
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_IOD_MASK            0x00000008UL
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_IOD_SHIFT           3

/* PS_ERR_SEL_PCI_INT [04:04] - boolean */
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_PCI_INT_ALIGN       0
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_PCI_INT_BITS        1
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_PCI_INT_MASK        0x00000010UL
#define BGE_PIN_MUX_CTRL_PS_ERR_SEL_PCI_INT_SHIFT       4

/* PS_VLD_SEL_PCI_INT [05:05] - boolean */
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_PCI_INT_ALIGN       0
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_PCI_INT_BITS        1
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_PCI_INT_MASK        0x00000020UL
#define BGE_PIN_MUX_CTRL_PS_VLD_SEL_PCI_INT_SHIFT       5

/* IO_GPIO_2_SEL [06:06] - boolean */
#define BGE_PIN_MUX_CTRL_IO_GPIO_2_SEL_ALIGN            0
#define BGE_PIN_MUX_CTRL_IO_GPIO_2_SEL_BITS             1
#define BGE_PIN_MUX_CTRL_IO_GPIO_2_SEL_MASK             0x00000040UL
#define BGE_PIN_MUX_CTRL_IO_GPIO_2_SEL_SHIFT            6

/* PCM_I2S_0_SEL [07:07] - boolean */
#define BGE_PIN_MUX_CTRL_PCM_I2S_0_SEL_ALIGN            0
#define BGE_PIN_MUX_CTRL_PCM_I2S_0_SEL_BITS             1
#define BGE_PIN_MUX_CTRL_PCM_I2S_0_SEL_MASK             0x00000080UL
#define BGE_PIN_MUX_CTRL_PCM_I2S_0_SEL_SHIFT            7

/* PCM_I2S_1_SEL [08:08] - boolean */
#define BGE_PIN_MUX_CTRL_PCM_I2S_1_SEL_ALIGN            0
#define BGE_PIN_MUX_CTRL_PCM_I2S_1_SEL_BITS             1
#define BGE_PIN_MUX_CTRL_PCM_I2S_1_SEL_MASK             0x00000100UL
#define BGE_PIN_MUX_CTRL_PCM_I2S_1_SEL_SHIFT            8

/* DAC_EQ_DISP_SEL [09:09] - boolean */
#define BGE_PIN_MUX_CTRL_DAC_EQ_DISP_SEL_ALIGN          0
#define BGE_PIN_MUX_CTRL_DAC_EQ_DISP_SEL_BITS           1
#define BGE_PIN_MUX_CTRL_DAC_EQ_DISP_SEL_MASK           0x00000200UL
#define BGE_PIN_MUX_CTRL_DAC_EQ_DISP_SEL_SHIFT          9

/* I2S0_RESET [10:10] - boolean */
#define BGE_PIN_MUX_CTRL_I2S0_RESET_ALIGN               0
#define BGE_PIN_MUX_CTRL_I2S0_RESET_BITS                1
#define BGE_PIN_MUX_CTRL_I2S0_RESET_MASK                0x00000400UL
#define BGE_PIN_MUX_CTRL_I2S0_RESET_SHIFT               10

/* I2S1_RESET [11:11] - boolean */
#define BGE_PIN_MUX_CTRL_I2S1_RESET_ALIGN               0
#define BGE_PIN_MUX_CTRL_I2S1_RESET_BITS                1
#define BGE_PIN_MUX_CTRL_I2S1_RESET_MASK                0x00000800UL
#define BGE_PIN_MUX_CTRL_I2S1_RESET_SHIFT               11

/* IO_GPIO_3_SEL [12:12] - boolean */
#define BGE_PIN_MUX_CTRL_IO_GPIO_3_SEL_ALIGN            0
#define BGE_PIN_MUX_CTRL_IO_GPIO_3_SEL_BITS             1
#define BGE_PIN_MUX_CTRL_IO_GPIO_3_SEL_MASK             0x00001000UL
#define BGE_PIN_MUX_CTRL_IO_GPIO_3_SEL_SHIFT            12

/* VO656_2_ON_CSN_5 [13:13] - boolean */
#define BGE_PIN_MUX_CTRL_VO656_2_ON_CSN_5_ALIGN         0
#define BGE_PIN_MUX_CTRL_VO656_2_ON_CSN_5_BITS          1
#define BGE_PIN_MUX_CTRL_VO656_2_ON_CSN_5_MASK          0x00002000UL
#define BGE_PIN_MUX_CTRL_VO656_2_ON_CSN_5_SHIFT         13

/* VO656_2_ON_HSX [14:14] - boolean */
#define BGE_PIN_MUX_CTRL_VO656_2_ON_HSX_ALIGN           0
#define BGE_PIN_MUX_CTRL_VO656_2_ON_HSX_BITS            1
#define BGE_PIN_MUX_CTRL_VO656_2_ON_HSX_MASK            0x00004000UL
#define BGE_PIN_MUX_CTRL_VO656_2_ON_HSX_SHIFT           14

/* CSN_656_OE_SEL [15:15] - boolean */
#define BGE_PIN_MUX_CTRL_CSN_656_OE_SEL_ALIGN           0
#define BGE_PIN_MUX_CTRL_CSN_656_OE_SEL_BITS            1
#define BGE_PIN_MUX_CTRL_CSN_656_OE_SEL_MASK            0x00008000UL
#define BGE_PIN_MUX_CTRL_CSN_656_OE_SEL_SHIFT           15

/* reserved0 [31:16] -  */
#define BGE_PIN_MUX_CTRL_reserved0_ALIGN                0
#define BGE_PIN_MUX_CTRL_reserved0_BITS                 16
#define BGE_PIN_MUX_CTRL_reserved0_MASK                 0xFFFF0000UL
#define BGE_PIN_MUX_CTRL_reserved0_SHIFT                16

/**********************************************************************
 *AUDIO_CHANNEL_STATUS
 **********************************************************************/
/* CH0_ACTIVE [00:00] - boolean */
#define AUDIO_CHANNEL_STATUS_CH0_ACTIVE_ALIGN           0
#define AUDIO_CHANNEL_STATUS_CH0_ACTIVE_BITS            1
#define AUDIO_CHANNEL_STATUS_CH0_ACTIVE_MASK            0x00000001UL
#define AUDIO_CHANNEL_STATUS_CH0_ACTIVE_SHIFT           0

/* CH1_ACTIVE [01:01] - boolean */
#define AUDIO_CHANNEL_STATUS_CH1_ACTIVE_ALIGN           0
#define AUDIO_CHANNEL_STATUS_CH1_ACTIVE_BITS            1
#define AUDIO_CHANNEL_STATUS_CH1_ACTIVE_MASK            0x00000002UL
#define AUDIO_CHANNEL_STATUS_CH1_ACTIVE_SHIFT           1

/* CH2_ACTIVE [02:02] - boolean */
#define AUDIO_CHANNEL_STATUS_CH2_ACTIVE_ALIGN           0
#define AUDIO_CHANNEL_STATUS_CH2_ACTIVE_BITS            1
#define AUDIO_CHANNEL_STATUS_CH2_ACTIVE_MASK            0x00000004UL
#define AUDIO_CHANNEL_STATUS_CH2_ACTIVE_SHIFT           2

/* CH3_ACTIVE [03:03] - boolean */
#define AUDIO_CHANNEL_STATUS_CH3_ACTIVE_ALIGN           0
#define AUDIO_CHANNEL_STATUS_CH3_ACTIVE_BITS            1
#define AUDIO_CHANNEL_STATUS_CH3_ACTIVE_MASK            0x00000008UL
#define AUDIO_CHANNEL_STATUS_CH3_ACTIVE_SHIFT           3

/* CH4_ACTIVE [04:04] - boolean */
#define AUDIO_CHANNEL_STATUS_CH4_ACTIVE_ALIGN           0
#define AUDIO_CHANNEL_STATUS_CH4_ACTIVE_BITS            1
#define AUDIO_CHANNEL_STATUS_CH4_ACTIVE_MASK            0x00000010UL
#define AUDIO_CHANNEL_STATUS_CH4_ACTIVE_SHIFT           4

/* reserved0 [31:05] -  */
#define AUDIO_CHANNEL_STATUS_reserved0_ALIGN            0
#define AUDIO_CHANNEL_STATUS_reserved0_BITS             27
#define AUDIO_CHANNEL_STATUS_reserved0_MASK             0xFFFFFFE0UL
#define AUDIO_CHANNEL_STATUS_reserved0_SHIFT            5

/**********************************************************************
 *AUDIO_RUN_CTRL
 **********************************************************************/
/* CH0_START [00:00] - boolean */
#define AUDIO_RUN_CTRL_CH0_START_ALIGN                  0
#define AUDIO_RUN_CTRL_CH0_START_BITS                   1
#define AUDIO_RUN_CTRL_CH0_START_MASK                   0x00000001UL
#define AUDIO_RUN_CTRL_CH0_START_SHIFT                  0

/* CH0_RESTART [01:01] - boolean */
#define AUDIO_RUN_CTRL_CH0_RESTART_ALIGN                0
#define AUDIO_RUN_CTRL_CH0_RESTART_BITS                 1
#define AUDIO_RUN_CTRL_CH0_RESTART_MASK                 0x00000002UL
#define AUDIO_RUN_CTRL_CH0_RESTART_SHIFT                1

/* CH0_STOP [02:02] - boolean */
#define AUDIO_RUN_CTRL_CH0_STOP_ALIGN                   0
#define AUDIO_RUN_CTRL_CH0_STOP_BITS                    1
#define AUDIO_RUN_CTRL_CH0_STOP_MASK                    0x00000004UL
#define AUDIO_RUN_CTRL_CH0_STOP_SHIFT                   2

/* CH1_START [03:03] - boolean */
#define AUDIO_RUN_CTRL_CH1_START_ALIGN                  0
#define AUDIO_RUN_CTRL_CH1_START_BITS                   1
#define AUDIO_RUN_CTRL_CH1_START_MASK                   0x00000008UL
#define AUDIO_RUN_CTRL_CH1_START_SHIFT                  3

/* reserved0 [04:04] -  */
#define AUDIO_RUN_CTRL_reserved0_ALIGN                  0
#define AUDIO_RUN_CTRL_reserved0_BITS                   1
#define AUDIO_RUN_CTRL_reserved0_MASK                   0x00000010UL
#define AUDIO_RUN_CTRL_reserved0_SHIFT                  4

/* CH1_STOP [05:05] - boolean */
#define AUDIO_RUN_CTRL_CH1_STOP_ALIGN                   0
#define AUDIO_RUN_CTRL_CH1_STOP_BITS                    1
#define AUDIO_RUN_CTRL_CH1_STOP_MASK                    0x00000020UL
#define AUDIO_RUN_CTRL_CH1_STOP_SHIFT                   5

/* CH2_START [06:06] - boolean */
#define AUDIO_RUN_CTRL_CH2_START_ALIGN                  0
#define AUDIO_RUN_CTRL_CH2_START_BITS                   1
#define AUDIO_RUN_CTRL_CH2_START_MASK                   0x00000040UL
#define AUDIO_RUN_CTRL_CH2_START_SHIFT                  6

/* reserved1 [07:07] -  */
#define AUDIO_RUN_CTRL_reserved1_ALIGN                  0
#define AUDIO_RUN_CTRL_reserved1_BITS                   1
#define AUDIO_RUN_CTRL_reserved1_MASK                   0x00000080UL
#define AUDIO_RUN_CTRL_reserved1_SHIFT                  7

/* CH2_STOP [08:08] - boolean */
#define AUDIO_RUN_CTRL_CH2_STOP_ALIGN                   0
#define AUDIO_RUN_CTRL_CH2_STOP_BITS                    1
#define AUDIO_RUN_CTRL_CH2_STOP_MASK                    0x00000100UL
#define AUDIO_RUN_CTRL_CH2_STOP_SHIFT                   8

/* CH3_START [09:09] - boolean */
#define AUDIO_RUN_CTRL_CH3_START_ALIGN                  0
#define AUDIO_RUN_CTRL_CH3_START_BITS                   1
#define AUDIO_RUN_CTRL_CH3_START_MASK                   0x00000200UL
#define AUDIO_RUN_CTRL_CH3_START_SHIFT                  9

/* reserved2 [10:10] -  */
#define AUDIO_RUN_CTRL_reserved2_ALIGN                  0
#define AUDIO_RUN_CTRL_reserved2_BITS                   1
#define AUDIO_RUN_CTRL_reserved2_MASK                   0x00000400UL
#define AUDIO_RUN_CTRL_reserved2_SHIFT                  10

/* CH3_STOP [11:11] - boolean */
#define AUDIO_RUN_CTRL_CH3_STOP_ALIGN                   0
#define AUDIO_RUN_CTRL_CH3_STOP_BITS                    1
#define AUDIO_RUN_CTRL_CH3_STOP_MASK                    0x00000800UL
#define AUDIO_RUN_CTRL_CH3_STOP_SHIFT                   11

/* CH4_START [12:12] - boolean */
#define AUDIO_RUN_CTRL_CH4_START_ALIGN                  0
#define AUDIO_RUN_CTRL_CH4_START_BITS                   1
#define AUDIO_RUN_CTRL_CH4_START_MASK                   0x00001000UL
#define AUDIO_RUN_CTRL_CH4_START_SHIFT                  12

/* reserved3 [13:13] -  */
#define AUDIO_RUN_CTRL_reserved3_ALIGN                  0
#define AUDIO_RUN_CTRL_reserved3_BITS                   1
#define AUDIO_RUN_CTRL_reserved3_MASK                   0x00002000UL
#define AUDIO_RUN_CTRL_reserved3_SHIFT                  13

/* CH4_STOP [14:14] - boolean */
#define AUDIO_RUN_CTRL_CH4_STOP_ALIGN                   0
#define AUDIO_RUN_CTRL_CH4_STOP_BITS                    1
#define AUDIO_RUN_CTRL_CH4_STOP_MASK                    0x00004000UL
#define AUDIO_RUN_CTRL_CH4_STOP_SHIFT                   14

/* reserved4 [31:15] -  */
#define AUDIO_RUN_CTRL_reserved4_ALIGN                  0
#define AUDIO_RUN_CTRL_reserved4_BITS                   17
#define AUDIO_RUN_CTRL_reserved4_MASK                   0xFFFF8000UL
#define AUDIO_RUN_CTRL_reserved4_SHIFT                  15

/**********************************************************************
 *AUDIO_INTR_ENABLE
 **********************************************************************/
/* CH0_INT_EN [00:00] - boolean */
#define AUDIO_INTR_ENABLE_CH0_INT_EN_ALIGN              0
#define AUDIO_INTR_ENABLE_CH0_INT_EN_BITS               1
#define AUDIO_INTR_ENABLE_CH0_INT_EN_MASK               0x00000001UL
#define AUDIO_INTR_ENABLE_CH0_INT_EN_SHIFT              0

/* CH1_INT_EN [01:01] - boolean */
#define AUDIO_INTR_ENABLE_CH1_INT_EN_ALIGN              0
#define AUDIO_INTR_ENABLE_CH1_INT_EN_BITS               1
#define AUDIO_INTR_ENABLE_CH1_INT_EN_MASK               0x00000002UL
#define AUDIO_INTR_ENABLE_CH1_INT_EN_SHIFT              1

/* CH2_INT_EN [02:02] - boolean */
#define AUDIO_INTR_ENABLE_CH2_INT_EN_ALIGN              0
#define AUDIO_INTR_ENABLE_CH2_INT_EN_BITS               1
#define AUDIO_INTR_ENABLE_CH2_INT_EN_MASK               0x00000004UL
#define AUDIO_INTR_ENABLE_CH2_INT_EN_SHIFT              2

/* CH3_INT_EN [03:03] - boolean */
#define AUDIO_INTR_ENABLE_CH3_INT_EN_ALIGN              0
#define AUDIO_INTR_ENABLE_CH3_INT_EN_BITS               1
#define AUDIO_INTR_ENABLE_CH3_INT_EN_MASK               0x00000008UL
#define AUDIO_INTR_ENABLE_CH3_INT_EN_SHIFT              3

/* CH4_INT_EN [04:04] - boolean */
#define AUDIO_INTR_ENABLE_CH4_INT_EN_ALIGN              0
#define AUDIO_INTR_ENABLE_CH4_INT_EN_BITS               1
#define AUDIO_INTR_ENABLE_CH4_INT_EN_MASK               0x00000010UL
#define AUDIO_INTR_ENABLE_CH4_INT_EN_SHIFT              4

/* reserved0 [31:05] -  */
#define AUDIO_INTR_ENABLE_reserved0_ALIGN               0
#define AUDIO_INTR_ENABLE_reserved0_BITS                27
#define AUDIO_INTR_ENABLE_reserved0_MASK                0xFFFFFFE0UL
#define AUDIO_INTR_ENABLE_reserved0_SHIFT               5

/**********************************************************************
 *AUDIO_INTR_STATUS
 **********************************************************************/
/* CH0_ACTIVE [00:00] - boolean */
#define AUDIO_INTR_STATUS_CH0_ACTIVE_ALIGN              0
#define AUDIO_INTR_STATUS_CH0_ACTIVE_BITS               1
#define AUDIO_INTR_STATUS_CH0_ACTIVE_MASK               0x00000001UL
#define AUDIO_INTR_STATUS_CH0_ACTIVE_SHIFT              0

/* CH1_ACTIVE [01:01] - boolean */
#define AUDIO_INTR_STATUS_CH1_ACTIVE_ALIGN              0
#define AUDIO_INTR_STATUS_CH1_ACTIVE_BITS               1
#define AUDIO_INTR_STATUS_CH1_ACTIVE_MASK               0x00000002UL
#define AUDIO_INTR_STATUS_CH1_ACTIVE_SHIFT              1

/* CH2_ACTIVE [02:02] - boolean */
#define AUDIO_INTR_STATUS_CH2_ACTIVE_ALIGN              0
#define AUDIO_INTR_STATUS_CH2_ACTIVE_BITS               1
#define AUDIO_INTR_STATUS_CH2_ACTIVE_MASK               0x00000004UL
#define AUDIO_INTR_STATUS_CH2_ACTIVE_SHIFT              2

/* CH3_ACTIVE [03:03] - boolean */
#define AUDIO_INTR_STATUS_CH3_ACTIVE_ALIGN              0
#define AUDIO_INTR_STATUS_CH3_ACTIVE_BITS               1
#define AUDIO_INTR_STATUS_CH3_ACTIVE_MASK               0x00000008UL
#define AUDIO_INTR_STATUS_CH3_ACTIVE_SHIFT              3

/* CH4_ACTIVE [04:04] - boolean */
#define AUDIO_INTR_STATUS_CH4_ACTIVE_ALIGN              0
#define AUDIO_INTR_STATUS_CH4_ACTIVE_BITS               1
#define AUDIO_INTR_STATUS_CH4_ACTIVE_MASK               0x00000010UL
#define AUDIO_INTR_STATUS_CH4_ACTIVE_SHIFT              4

/* reserved0 [31:05] -  */
#define AUDIO_INTR_STATUS_reserved0_ALIGN               0
#define AUDIO_INTR_STATUS_reserved0_BITS                27
#define AUDIO_INTR_STATUS_reserved0_MASK                0xFFFFFFE0UL
#define AUDIO_INTR_STATUS_reserved0_SHIFT               5

/**********************************************************************
 *AUDIO_DIAG_ADRS_PORT
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_DIAG_ADRS_PORT_reserved0_ALIGN            0
#define AUDIO_DIAG_ADRS_PORT_reserved0_BITS             32
#define AUDIO_DIAG_ADRS_PORT_reserved0_MASK             0xFFFFFFFFUL
#define AUDIO_DIAG_ADRS_PORT_reserved0_SHIFT            0

/**********************************************************************
 *AUDIO_DIAG_DATA_PORT
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_DIAG_DATA_PORT_reserved0_ALIGN            0
#define AUDIO_DIAG_DATA_PORT_reserved0_BITS             32
#define AUDIO_DIAG_DATA_PORT_reserved0_MASK             0xFFFFFFFFUL
#define AUDIO_DIAG_DATA_PORT_reserved0_SHIFT            0

/**********************************************************************
 *AUDIO_CH0_AUDIO_CTRL
 **********************************************************************/
/* MODE [00:00] - boolean */
#define AUDIO_CH0_AUDIO_CTRL_MODE_ALIGN                 0
#define AUDIO_CH0_AUDIO_CTRL_MODE_BITS                  1
#define AUDIO_CH0_AUDIO_CTRL_MODE_MASK                  0x00000001UL
#define AUDIO_CH0_AUDIO_CTRL_MODE_SHIFT                 0

/* SIZE [01:01] - boolean */
#define AUDIO_CH0_AUDIO_CTRL_SIZE_ALIGN                 0
#define AUDIO_CH0_AUDIO_CTRL_SIZE_BITS                  1
#define AUDIO_CH0_AUDIO_CTRL_SIZE_MASK                  0x00000002UL
#define AUDIO_CH0_AUDIO_CTRL_SIZE_SHIFT                 1

/* reserved0 [31:02] -  */
#define AUDIO_CH0_AUDIO_CTRL_reserved0_ALIGN            0
#define AUDIO_CH0_AUDIO_CTRL_reserved0_BITS             30
#define AUDIO_CH0_AUDIO_CTRL_reserved0_MASK             0xFFFFFFFCUL
#define AUDIO_CH0_AUDIO_CTRL_reserved0_SHIFT            2

/**********************************************************************
 *AUDIO_CH0_DESC_ADRS
 **********************************************************************/
/* reserved0 [03:00] -  */
#define AUDIO_CH0_DESC_ADRS_reserved0_ALIGN             0
#define AUDIO_CH0_DESC_ADRS_reserved0_BITS              4
#define AUDIO_CH0_DESC_ADRS_reserved0_MASK              0x0000000FUL
#define AUDIO_CH0_DESC_ADRS_reserved0_SHIFT             0

/* ADRS [26:04] - unsigned */
#define AUDIO_CH0_DESC_ADRS_ADRS_ALIGN                  0
#define AUDIO_CH0_DESC_ADRS_ADRS_BITS                   23
#define AUDIO_CH0_DESC_ADRS_ADRS_MASK                   0x07FFFFF0UL
#define AUDIO_CH0_DESC_ADRS_ADRS_SHIFT                  4

/* reserved1 [31:27] -  */
#define AUDIO_CH0_DESC_ADRS_reserved1_ALIGN             0
#define AUDIO_CH0_DESC_ADRS_reserved1_BITS              5
#define AUDIO_CH0_DESC_ADRS_reserved1_MASK              0xF8000000UL
#define AUDIO_CH0_DESC_ADRS_reserved1_SHIFT             27

/**********************************************************************
 *AUDIO_CH0_VOLUME
 **********************************************************************/
/* RIGHT [12:00] - unsigned */
#define AUDIO_CH0_VOLUME_RIGHT_ALIGN                    0
#define AUDIO_CH0_VOLUME_RIGHT_BITS                     13
#define AUDIO_CH0_VOLUME_RIGHT_MASK                     0x00001FFFUL
#define AUDIO_CH0_VOLUME_RIGHT_SHIFT                    0

/* reserved0 [15:13] -  */
#define AUDIO_CH0_VOLUME_reserved0_ALIGN                0
#define AUDIO_CH0_VOLUME_reserved0_BITS                 3
#define AUDIO_CH0_VOLUME_reserved0_MASK                 0x0000E000UL
#define AUDIO_CH0_VOLUME_reserved0_SHIFT                13

/* LEFT [28:16] - unsigned */
#define AUDIO_CH0_VOLUME_LEFT_ALIGN                     0
#define AUDIO_CH0_VOLUME_LEFT_BITS                      13
#define AUDIO_CH0_VOLUME_LEFT_MASK                      0x1FFF0000UL
#define AUDIO_CH0_VOLUME_LEFT_SHIFT                     16

/* reserved1 [31:29] -  */
#define AUDIO_CH0_VOLUME_reserved1_ALIGN                0
#define AUDIO_CH0_VOLUME_reserved1_BITS                 3
#define AUDIO_CH0_VOLUME_reserved1_MASK                 0xE0000000UL
#define AUDIO_CH0_VOLUME_reserved1_SHIFT                29

/**********************************************************************
 *AUDIO_CH0_SRC_RATIO
 **********************************************************************/
/* RATIO [08:00] - unsigned */
#define AUDIO_CH0_SRC_RATIO_RATIO_ALIGN                 0
#define AUDIO_CH0_SRC_RATIO_RATIO_BITS                  9
#define AUDIO_CH0_SRC_RATIO_RATIO_MASK                  0x000001FFUL
#define AUDIO_CH0_SRC_RATIO_RATIO_SHIFT                 0

/* reserved0 [31:09] -  */
#define AUDIO_CH0_SRC_RATIO_reserved0_ALIGN             0
#define AUDIO_CH0_SRC_RATIO_reserved0_BITS              23
#define AUDIO_CH0_SRC_RATIO_reserved0_MASK              0xFFFFFE00UL
#define AUDIO_CH0_SRC_RATIO_reserved0_SHIFT             9

/**********************************************************************
 *AUDIO_CH0_CUR_BUF_ADRS
 **********************************************************************/
/* ADRS [26:00] - unsigned */
#define AUDIO_CH0_CUR_BUF_ADRS_ADRS_ALIGN               0
#define AUDIO_CH0_CUR_BUF_ADRS_ADRS_BITS                27
#define AUDIO_CH0_CUR_BUF_ADRS_ADRS_MASK                0x07FFFFFFUL
#define AUDIO_CH0_CUR_BUF_ADRS_ADRS_SHIFT               0

/* reserved0 [31:27] -  */
#define AUDIO_CH0_CUR_BUF_ADRS_reserved0_ALIGN          0
#define AUDIO_CH0_CUR_BUF_ADRS_reserved0_BITS           5
#define AUDIO_CH0_CUR_BUF_ADRS_reserved0_MASK           0xF8000000UL
#define AUDIO_CH0_CUR_BUF_ADRS_reserved0_SHIFT          27

/**********************************************************************
 *AUDIO_CH1_AUDIO_CTRL
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH1_AUDIO_CTRL_reserved0_ALIGN            0
#define AUDIO_CH1_AUDIO_CTRL_reserved0_BITS             32
#define AUDIO_CH1_AUDIO_CTRL_reserved0_MASK             0xFFFFFFFFUL
#define AUDIO_CH1_AUDIO_CTRL_reserved0_SHIFT            0

/**********************************************************************
 *AUDIO_CH1_DESC_ADRS
 **********************************************************************/
/* reserved0 [03:00] -  */
#define AUDIO_CH1_DESC_ADRS_reserved0_ALIGN             0
#define AUDIO_CH1_DESC_ADRS_reserved0_BITS              4
#define AUDIO_CH1_DESC_ADRS_reserved0_MASK              0x0000000FUL
#define AUDIO_CH1_DESC_ADRS_reserved0_SHIFT             0

/* ADRS [26:04] - unsigned */
#define AUDIO_CH1_DESC_ADRS_ADRS_ALIGN                  0
#define AUDIO_CH1_DESC_ADRS_ADRS_BITS                   23
#define AUDIO_CH1_DESC_ADRS_ADRS_MASK                   0x07FFFFF0UL
#define AUDIO_CH1_DESC_ADRS_ADRS_SHIFT                  4

/* reserved1 [31:27] -  */
#define AUDIO_CH1_DESC_ADRS_reserved1_ALIGN             0
#define AUDIO_CH1_DESC_ADRS_reserved1_BITS              5
#define AUDIO_CH1_DESC_ADRS_reserved1_MASK              0xF8000000UL
#define AUDIO_CH1_DESC_ADRS_reserved1_SHIFT             27

/**********************************************************************
 *AUDIO_CH1_VOLUME
 **********************************************************************/
/* RIGHT [12:00] - unsigned */
#define AUDIO_CH1_VOLUME_RIGHT_ALIGN                    0
#define AUDIO_CH1_VOLUME_RIGHT_BITS                     13
#define AUDIO_CH1_VOLUME_RIGHT_MASK                     0x00001FFFUL
#define AUDIO_CH1_VOLUME_RIGHT_SHIFT                    0

/* reserved0 [15:13] -  */
#define AUDIO_CH1_VOLUME_reserved0_ALIGN                0
#define AUDIO_CH1_VOLUME_reserved0_BITS                 3
#define AUDIO_CH1_VOLUME_reserved0_MASK                 0x0000E000UL
#define AUDIO_CH1_VOLUME_reserved0_SHIFT                13

/* LEFT [28:16] - unsigned */
#define AUDIO_CH1_VOLUME_LEFT_ALIGN                     0
#define AUDIO_CH1_VOLUME_LEFT_BITS                      13
#define AUDIO_CH1_VOLUME_LEFT_MASK                      0x1FFF0000UL
#define AUDIO_CH1_VOLUME_LEFT_SHIFT                     16

/* reserved1 [31:29] -  */
#define AUDIO_CH1_VOLUME_reserved1_ALIGN                0
#define AUDIO_CH1_VOLUME_reserved1_BITS                 3
#define AUDIO_CH1_VOLUME_reserved1_MASK                 0xE0000000UL
#define AUDIO_CH1_VOLUME_reserved1_SHIFT                29

/**********************************************************************
 *AUDIO_CH1_SRC_RATIO
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH1_SRC_RATIO_reserved0_ALIGN             0
#define AUDIO_CH1_SRC_RATIO_reserved0_BITS              32
#define AUDIO_CH1_SRC_RATIO_reserved0_MASK              0xFFFFFFFFUL
#define AUDIO_CH1_SRC_RATIO_reserved0_SHIFT             0

/**********************************************************************
 *AUDIO_CH1_CUR_BUF_ADRS
 **********************************************************************/
/* ADRS [26:00] - unsigned */
#define AUDIO_CH1_CUR_BUF_ADRS_ADRS_ALIGN               0
#define AUDIO_CH1_CUR_BUF_ADRS_ADRS_BITS                27
#define AUDIO_CH1_CUR_BUF_ADRS_ADRS_MASK                0x07FFFFFFUL
#define AUDIO_CH1_CUR_BUF_ADRS_ADRS_SHIFT               0

/* reserved0 [31:27] -  */
#define AUDIO_CH1_CUR_BUF_ADRS_reserved0_ALIGN          0
#define AUDIO_CH1_CUR_BUF_ADRS_reserved0_BITS           5
#define AUDIO_CH1_CUR_BUF_ADRS_reserved0_MASK           0xF8000000UL
#define AUDIO_CH1_CUR_BUF_ADRS_reserved0_SHIFT          27

/**********************************************************************
 *AUDIO_CH2_AUDIO_CTRL
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH2_AUDIO_CTRL_reserved0_ALIGN            0
#define AUDIO_CH2_AUDIO_CTRL_reserved0_BITS             32
#define AUDIO_CH2_AUDIO_CTRL_reserved0_MASK             0xFFFFFFFFUL
#define AUDIO_CH2_AUDIO_CTRL_reserved0_SHIFT            0

/**********************************************************************
 *AUDIO_CH2_DESC_ADRS
 **********************************************************************/
/* reserved0 [03:00] -  */
#define AUDIO_CH2_DESC_ADRS_reserved0_ALIGN             0
#define AUDIO_CH2_DESC_ADRS_reserved0_BITS              4
#define AUDIO_CH2_DESC_ADRS_reserved0_MASK              0x0000000FUL
#define AUDIO_CH2_DESC_ADRS_reserved0_SHIFT             0

/* ADRS [26:04] - unsigned */
#define AUDIO_CH2_DESC_ADRS_ADRS_ALIGN                  0
#define AUDIO_CH2_DESC_ADRS_ADRS_BITS                   23
#define AUDIO_CH2_DESC_ADRS_ADRS_MASK                   0x07FFFFF0UL
#define AUDIO_CH2_DESC_ADRS_ADRS_SHIFT                  4

/* reserved1 [31:27] -  */
#define AUDIO_CH2_DESC_ADRS_reserved1_ALIGN             0
#define AUDIO_CH2_DESC_ADRS_reserved1_BITS              5
#define AUDIO_CH2_DESC_ADRS_reserved1_MASK              0xF8000000UL
#define AUDIO_CH2_DESC_ADRS_reserved1_SHIFT             27

/**********************************************************************
 *AUDIO_CH2_VOLUME
 **********************************************************************/
/* RIGHT [12:00] - unsigned */
#define AUDIO_CH2_VOLUME_RIGHT_ALIGN                    0
#define AUDIO_CH2_VOLUME_RIGHT_BITS                     13
#define AUDIO_CH2_VOLUME_RIGHT_MASK                     0x00001FFFUL
#define AUDIO_CH2_VOLUME_RIGHT_SHIFT                    0

/* reserved0 [15:13] -  */
#define AUDIO_CH2_VOLUME_reserved0_ALIGN                0
#define AUDIO_CH2_VOLUME_reserved0_BITS                 3
#define AUDIO_CH2_VOLUME_reserved0_MASK                 0x0000E000UL
#define AUDIO_CH2_VOLUME_reserved0_SHIFT                13

/* LEFT [28:16] - unsigned */
#define AUDIO_CH2_VOLUME_LEFT_ALIGN                     0
#define AUDIO_CH2_VOLUME_LEFT_BITS                      13
#define AUDIO_CH2_VOLUME_LEFT_MASK                      0x1FFF0000UL
#define AUDIO_CH2_VOLUME_LEFT_SHIFT                     16

/* reserved1 [31:29] -  */
#define AUDIO_CH2_VOLUME_reserved1_ALIGN                0
#define AUDIO_CH2_VOLUME_reserved1_BITS                 3
#define AUDIO_CH2_VOLUME_reserved1_MASK                 0xE0000000UL
#define AUDIO_CH2_VOLUME_reserved1_SHIFT                29

/**********************************************************************
 *AUDIO_CH2_SRC_RATIO
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH2_SRC_RATIO_reserved0_ALIGN             0
#define AUDIO_CH2_SRC_RATIO_reserved0_BITS              32
#define AUDIO_CH2_SRC_RATIO_reserved0_MASK              0xFFFFFFFFUL
#define AUDIO_CH2_SRC_RATIO_reserved0_SHIFT             0

/**********************************************************************
 *AUDIO_CH2_CUR_BUF_ADRS
 **********************************************************************/
/* ADRS [26:00] - unsigned */
#define AUDIO_CH2_CUR_BUF_ADRS_ADRS_ALIGN               0
#define AUDIO_CH2_CUR_BUF_ADRS_ADRS_BITS                27
#define AUDIO_CH2_CUR_BUF_ADRS_ADRS_MASK                0x07FFFFFFUL
#define AUDIO_CH2_CUR_BUF_ADRS_ADRS_SHIFT               0

/* reserved0 [31:27] -  */
#define AUDIO_CH2_CUR_BUF_ADRS_reserved0_ALIGN          0
#define AUDIO_CH2_CUR_BUF_ADRS_reserved0_BITS           5
#define AUDIO_CH2_CUR_BUF_ADRS_reserved0_MASK           0xF8000000UL
#define AUDIO_CH2_CUR_BUF_ADRS_reserved0_SHIFT          27

/**********************************************************************
 *AUDIO_CH3_AUDIO_CTRL
 **********************************************************************/
/* reserved0 [03:00] -  */
#define AUDIO_CH3_AUDIO_CTRL_reserved0_ALIGN            0
#define AUDIO_CH3_AUDIO_CTRL_reserved0_BITS             4
#define AUDIO_CH3_AUDIO_CTRL_reserved0_MASK             0x0000000FUL
#define AUDIO_CH3_AUDIO_CTRL_reserved0_SHIFT            0

/* LRCLK_DLY [04:04] - boolean */
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_DLY_ALIGN            0
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_DLY_BITS             1
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_DLY_MASK             0x00000010UL
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_DLY_SHIFT            4

/* LRCLK_POLARITY [05:05] - boolean */
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_POLARITY_ALIGN       0
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_POLARITY_BITS        1
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_POLARITY_MASK        0x00000020UL
#define AUDIO_CH3_AUDIO_CTRL_LRCLK_POLARITY_SHIFT       5

/* reserved1 [07:06] -  */
#define AUDIO_CH3_AUDIO_CTRL_reserved1_ALIGN            0
#define AUDIO_CH3_AUDIO_CTRL_reserved1_BITS             2
#define AUDIO_CH3_AUDIO_CTRL_reserved1_MASK             0x000000C0UL
#define AUDIO_CH3_AUDIO_CTRL_reserved1_SHIFT            6

/* ADP_EN [08:08] - boolean */
#define AUDIO_CH3_AUDIO_CTRL_ADP_EN_ALIGN               0
#define AUDIO_CH3_AUDIO_CTRL_ADP_EN_BITS                1
#define AUDIO_CH3_AUDIO_CTRL_ADP_EN_MASK                0x00000100UL
#define AUDIO_CH3_AUDIO_CTRL_ADP_EN_SHIFT               8

/* THRESHOLD [11:09] - unsigned */
#define AUDIO_CH3_AUDIO_CTRL_THRESHOLD_ALIGN            0
#define AUDIO_CH3_AUDIO_CTRL_THRESHOLD_BITS             3
#define AUDIO_CH3_AUDIO_CTRL_THRESHOLD_MASK             0x00000E00UL
#define AUDIO_CH3_AUDIO_CTRL_THRESHOLD_SHIFT            9

/* reserved2 [31:12] -  */
#define AUDIO_CH3_AUDIO_CTRL_reserved2_ALIGN            0
#define AUDIO_CH3_AUDIO_CTRL_reserved2_BITS             20
#define AUDIO_CH3_AUDIO_CTRL_reserved2_MASK             0xFFFFF000UL
#define AUDIO_CH3_AUDIO_CTRL_reserved2_SHIFT            12

/**********************************************************************
 *AUDIO_CH3_DESC_ADRS
 **********************************************************************/
/* reserved0 [03:00] -  */
#define AUDIO_CH3_DESC_ADRS_reserved0_ALIGN             0
#define AUDIO_CH3_DESC_ADRS_reserved0_BITS              4
#define AUDIO_CH3_DESC_ADRS_reserved0_MASK              0x0000000FUL
#define AUDIO_CH3_DESC_ADRS_reserved0_SHIFT             0

/* ADRS [26:04] - unsigned */
#define AUDIO_CH3_DESC_ADRS_ADRS_ALIGN                  0
#define AUDIO_CH3_DESC_ADRS_ADRS_BITS                   23
#define AUDIO_CH3_DESC_ADRS_ADRS_MASK                   0x07FFFFF0UL
#define AUDIO_CH3_DESC_ADRS_ADRS_SHIFT                  4

/* reserved1 [31:27] -  */
#define AUDIO_CH3_DESC_ADRS_reserved1_ALIGN             0
#define AUDIO_CH3_DESC_ADRS_reserved1_BITS              5
#define AUDIO_CH3_DESC_ADRS_reserved1_MASK              0xF8000000UL
#define AUDIO_CH3_DESC_ADRS_reserved1_SHIFT             27

/**********************************************************************
 *AUDIO_CH3_VOLUME
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH3_VOLUME_reserved0_ALIGN                0
#define AUDIO_CH3_VOLUME_reserved0_BITS                 32
#define AUDIO_CH3_VOLUME_reserved0_MASK                 0xFFFFFFFFUL
#define AUDIO_CH3_VOLUME_reserved0_SHIFT                0

/**********************************************************************
 *AUDIO_CH3_SRC_RATIO
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH3_SRC_RATIO_reserved0_ALIGN             0
#define AUDIO_CH3_SRC_RATIO_reserved0_BITS              32
#define AUDIO_CH3_SRC_RATIO_reserved0_MASK              0xFFFFFFFFUL
#define AUDIO_CH3_SRC_RATIO_reserved0_SHIFT             0

/**********************************************************************
 *AUDIO_CH3_CUR_BUF_ADRS
 **********************************************************************/
/* ADRS [26:00] - unsigned */
#define AUDIO_CH3_CUR_BUF_ADRS_ADRS_ALIGN               0
#define AUDIO_CH3_CUR_BUF_ADRS_ADRS_BITS                27
#define AUDIO_CH3_CUR_BUF_ADRS_ADRS_MASK                0x07FFFFFFUL
#define AUDIO_CH3_CUR_BUF_ADRS_ADRS_SHIFT               0

/* reserved0 [31:27] -  */
#define AUDIO_CH3_CUR_BUF_ADRS_reserved0_ALIGN          0
#define AUDIO_CH3_CUR_BUF_ADRS_reserved0_BITS           5
#define AUDIO_CH3_CUR_BUF_ADRS_reserved0_MASK           0xF8000000UL
#define AUDIO_CH3_CUR_BUF_ADRS_reserved0_SHIFT          27

/**********************************************************************
 *AUDIO_CH4_AUDIO_CTRL
 **********************************************************************/
/* reserved0 [03:00] -  */
#define AUDIO_CH4_AUDIO_CTRL_reserved0_ALIGN            0
#define AUDIO_CH4_AUDIO_CTRL_reserved0_BITS             4
#define AUDIO_CH4_AUDIO_CTRL_reserved0_MASK             0x0000000FUL
#define AUDIO_CH4_AUDIO_CTRL_reserved0_SHIFT            0

/* LRCLK_DLY [04:04] - boolean */
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_DLY_ALIGN            0
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_DLY_BITS             1
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_DLY_MASK             0x00000010UL
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_DLY_SHIFT            4

/* LRCLK_POLARITY [05:05] - boolean */
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_POLARITY_ALIGN       0
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_POLARITY_BITS        1
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_POLARITY_MASK        0x00000020UL
#define AUDIO_CH4_AUDIO_CTRL_LRCLK_POLARITY_SHIFT       5

/* reserved1 [07:06] -  */
#define AUDIO_CH4_AUDIO_CTRL_reserved1_ALIGN            0
#define AUDIO_CH4_AUDIO_CTRL_reserved1_BITS             2
#define AUDIO_CH4_AUDIO_CTRL_reserved1_MASK             0x000000C0UL
#define AUDIO_CH4_AUDIO_CTRL_reserved1_SHIFT            6

/* ADP_EN [08:08] - boolean */
#define AUDIO_CH4_AUDIO_CTRL_ADP_EN_ALIGN               0
#define AUDIO_CH4_AUDIO_CTRL_ADP_EN_BITS                1
#define AUDIO_CH4_AUDIO_CTRL_ADP_EN_MASK                0x00000100UL
#define AUDIO_CH4_AUDIO_CTRL_ADP_EN_SHIFT               8

/* THRESHOLD [11:09] - unsigned */
#define AUDIO_CH4_AUDIO_CTRL_THRESHOLD_ALIGN            0
#define AUDIO_CH4_AUDIO_CTRL_THRESHOLD_BITS             3
#define AUDIO_CH4_AUDIO_CTRL_THRESHOLD_MASK             0x00000E00UL
#define AUDIO_CH4_AUDIO_CTRL_THRESHOLD_SHIFT            9

/* reserved2 [31:12] -  */
#define AUDIO_CH4_AUDIO_CTRL_reserved2_ALIGN            0
#define AUDIO_CH4_AUDIO_CTRL_reserved2_BITS             20
#define AUDIO_CH4_AUDIO_CTRL_reserved2_MASK             0xFFFFF000UL
#define AUDIO_CH4_AUDIO_CTRL_reserved2_SHIFT            12

/**********************************************************************
 *AUDIO_CH4_DESC_ADRS
 **********************************************************************/
/* reserved0 [03:00] -  */
#define AUDIO_CH4_DESC_ADRS_reserved0_ALIGN             0
#define AUDIO_CH4_DESC_ADRS_reserved0_BITS              4
#define AUDIO_CH4_DESC_ADRS_reserved0_MASK              0x0000000FUL
#define AUDIO_CH4_DESC_ADRS_reserved0_SHIFT             0

/* ADRS [26:04] - unsigned */
#define AUDIO_CH4_DESC_ADRS_ADRS_ALIGN                  0
#define AUDIO_CH4_DESC_ADRS_ADRS_BITS                   23
#define AUDIO_CH4_DESC_ADRS_ADRS_MASK                   0x07FFFFF0UL
#define AUDIO_CH4_DESC_ADRS_ADRS_SHIFT                  4

/* reserved1 [31:27] -  */
#define AUDIO_CH4_DESC_ADRS_reserved1_ALIGN             0
#define AUDIO_CH4_DESC_ADRS_reserved1_BITS              5
#define AUDIO_CH4_DESC_ADRS_reserved1_MASK              0xF8000000UL
#define AUDIO_CH4_DESC_ADRS_reserved1_SHIFT             27

/**********************************************************************
 *AUDIO_CH4_VOLUME
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH4_VOLUME_reserved0_ALIGN                0
#define AUDIO_CH4_VOLUME_reserved0_BITS                 32
#define AUDIO_CH4_VOLUME_reserved0_MASK                 0xFFFFFFFFUL
#define AUDIO_CH4_VOLUME_reserved0_SHIFT                0

/**********************************************************************
 *AUDIO_CH4_SRC_RATIO
 **********************************************************************/
/* reserved0 [31:00] -  */
#define AUDIO_CH4_SRC_RATIO_reserved0_ALIGN             0
#define AUDIO_CH4_SRC_RATIO_reserved0_BITS              32
#define AUDIO_CH4_SRC_RATIO_reserved0_MASK              0xFFFFFFFFUL
#define AUDIO_CH4_SRC_RATIO_reserved0_SHIFT             0

/**********************************************************************
 *AUDIO_CH4_CUR_BUF_ADRS
 **********************************************************************/
/* ADRS [26:00] - unsigned */
#define AUDIO_CH4_CUR_BUF_ADRS_ADRS_ALIGN               0
#define AUDIO_CH4_CUR_BUF_ADRS_ADRS_BITS                27
#define AUDIO_CH4_CUR_BUF_ADRS_ADRS_MASK                0x07FFFFFFUL
#define AUDIO_CH4_CUR_BUF_ADRS_ADRS_SHIFT               0

/* reserved0 [31:27] -  */
#define AUDIO_CH4_CUR_BUF_ADRS_reserved0_ALIGN          0
#define AUDIO_CH4_CUR_BUF_ADRS_reserved0_BITS           5
#define AUDIO_CH4_CUR_BUF_ADRS_reserved0_MASK           0xF8000000UL
#define AUDIO_CH4_CUR_BUF_ADRS_reserved0_SHIFT          27

/**********************************************************************
 *CCD_Control
 **********************************************************************/
/* ENABLE_CLOSED_CAPTION [00:00] - boolean */
#define CCD_NP_Control_ENABLE_CLOSED_CAPTION_ALIGN      0
#define CCD_NP_Control_ENABLE_CLOSED_CAPTION_BITS       1
#define CCD_NP_Control_ENABLE_CLOSED_CAPTION_MASK       0x00000001UL
#define CCD_NP_Control_ENABLE_CLOSED_CAPTION_SHIFT      0
#define CCD_NP_Control_ENABLE_CLOSED_CAPTION_DISABLED   0
#define CCD_NP_Control_ENABLE_CLOSED_CAPTION_ENABLED    1

/* REGISTER_USE_MODE [01:01] - boolean */
#define CCD_NP_Control_REGISTER_USE_MODE_ALIGN          0
#define CCD_NP_Control_REGISTER_USE_MODE_BITS           1
#define CCD_NP_Control_REGISTER_USE_MODE_MASK           0x00000002UL
#define CCD_NP_Control_REGISTER_USE_MODE_SHIFT          1
#define CCD_NP_Control_REGISTER_USE_MODE_SPLIT          0
#define CCD_NP_Control_REGISTER_USE_MODE_SHARE          1

/* INTERRUPT_OPTION_TF [02:02] - boolean */
#define CCD_NP_Control_INTERRUPT_OPTION_TF_ALIGN        0
#define CCD_NP_Control_INTERRUPT_OPTION_TF_BITS         1
#define CCD_NP_Control_INTERRUPT_OPTION_TF_MASK         0x00000004UL
#define CCD_NP_Control_INTERRUPT_OPTION_TF_SHIFT        2
#define CCD_NP_Control_INTERRUPT_OPTION_TF_INACTIVE     0
#define CCD_NP_Control_INTERRUPT_OPTION_TF_ACTIVE       1

/* INTERRUPT_OPTION_BF [03:03] - boolean */
#define CCD_NP_Control_INTERRUPT_OPTION_BF_ALIGN        0
#define CCD_NP_Control_INTERRUPT_OPTION_BF_BITS         1
#define CCD_NP_Control_INTERRUPT_OPTION_BF_MASK         0x00000008UL
#define CCD_NP_Control_INTERRUPT_OPTION_BF_SHIFT        3
#define CCD_NP_Control_INTERRUPT_OPTION_BF_INACTIVE     0
#define CCD_NP_Control_INTERRUPT_OPTION_BF_ACTIVE       1

/* SHIFT_DIRECTION [04:04] - boolean */
#define CCD_NP_Control_SHIFT_DIRECTION_ALIGN            0
#define CCD_NP_Control_SHIFT_DIRECTION_BITS             1
#define CCD_NP_Control_SHIFT_DIRECTION_MASK             0x00000010UL
#define CCD_NP_Control_SHIFT_DIRECTION_SHIFT            4
#define CCD_NP_Control_SHIFT_DIRECTION_LSB2MSB          0
#define CCD_NP_Control_SHIFT_DIRECTION_MSB2LSB          1

/* BYTE_ORDER [05:05] - boolean */
#define CCD_NP_Control_BYTE_ORDER_ALIGN                 0
#define CCD_NP_Control_BYTE_ORDER_BITS                  1
#define CCD_NP_Control_BYTE_ORDER_MASK                  0x00000020UL
#define CCD_NP_Control_BYTE_ORDER_SHIFT                 5
#define CCD_NP_Control_BYTE_ORDER_LOW_BYTE_FIRST        0
#define CCD_NP_Control_BYTE_ORDER_HIGH_BYTE_FIRST       1

/* VIDEO_FORMAT [06:06] - boolean */
#define CCD_NP_Control_VIDEO_FORMAT_ALIGN               0
#define CCD_NP_Control_VIDEO_FORMAT_BITS                1
#define CCD_NP_Control_VIDEO_FORMAT_MASK                0x00000040UL
#define CCD_NP_Control_VIDEO_FORMAT_SHIFT               6
#define CCD_NP_Control_VIDEO_FORMAT_NTSC                0
#define CCD_NP_Control_VIDEO_FORMAT_PAL                 1

/* PHASE_SYNC_DELAY [16:07] - unsigned */
#define CCD_NP_Control_PHASE_SYNC_DELAY_ALIGN           0
#define CCD_NP_Control_PHASE_SYNC_DELAY_BITS            10
#define CCD_NP_Control_PHASE_SYNC_DELAY_MASK            0x0001FF80UL
#define CCD_NP_Control_PHASE_SYNC_DELAY_SHIFT           7

/* SIGNAL_THRESHOLD [26:17] - unsigned */
#define CCD_NP_Control_SIGNAL_THRESHOLD_ALIGN           0
#define CCD_NP_Control_SIGNAL_THRESHOLD_BITS            10
#define CCD_NP_Control_SIGNAL_THRESHOLD_MASK            0x07FE0000UL
#define CCD_NP_Control_SIGNAL_THRESHOLD_SHIFT           17

/* reserved0 [31:27] -  */
#define CCD_NP_Control_reserved0_ALIGN                  0
#define CCD_NP_Control_reserved0_BITS                   5
#define CCD_NP_Control_reserved0_MASK                   0xF8000000UL
#define CCD_NP_Control_reserved0_SHIFT                  27

/**********************************************************************
 *CCD_Status
 **********************************************************************/
/* TOP_INTERRUPT [00:00] - boolean */
#define CCD_NP_Status_TOP_INTERRUPT_ALIGN               0
#define CCD_NP_Status_TOP_INTERRUPT_BITS                1
#define CCD_NP_Status_TOP_INTERRUPT_MASK                0x00000001UL
#define CCD_NP_Status_TOP_INTERRUPT_SHIFT               0

/* BOTTOM_INTERRUPT [01:01] - boolean */
#define CCD_NP_Status_BOTTOM_INTERRUPT_ALIGN            0
#define CCD_NP_Status_BOTTOM_INTERRUPT_BITS             1
#define CCD_NP_Status_BOTTOM_INTERRUPT_MASK             0x00000002UL
#define CCD_NP_Status_BOTTOM_INTERRUPT_SHIFT            1

/* DATA_OVERRUN [02:02] - boolean */
#define CCD_NP_Status_DATA_OVERRUN_ALIGN                0
#define CCD_NP_Status_DATA_OVERRUN_BITS                 1
#define CCD_NP_Status_DATA_OVERRUN_MASK                 0x00000004UL
#define CCD_NP_Status_DATA_OVERRUN_SHIFT                2
#define CCD_NP_Status_DATA_OVERRUN_NO_ERROR             0
#define CCD_NP_Status_DATA_OVERRUN_ERROR                1

/* reserved0 [31:03] -  */
#define CCD_NP_Status_reserved0_ALIGN                   0
#define CCD_NP_Status_reserved0_BITS                    29
#define CCD_NP_Status_reserved0_MASK                    0xFFFFFFF8UL
#define CCD_NP_Status_reserved0_SHIFT                   3

/**********************************************************************
 *CCD_Reset
 **********************************************************************/
/* RESET [31:00] - unsigned */
#define CCD_NP_Reset_RESET_ALIGN                        0
#define CCD_NP_Reset_RESET_BITS                         32
#define CCD_NP_Reset_RESET_MASK                         0xFFFFFFFFUL
#define CCD_NP_Reset_RESET_SHIFT                        0

/**********************************************************************
 *CCD_Top
 **********************************************************************/
/* STATUS [11:00] - unsigned */
#define CCD_NP_Top_STATUS_ALIGN                         0
#define CCD_NP_Top_STATUS_BITS                          12
#define CCD_NP_Top_STATUS_MASK                          0x00000FFFUL
#define CCD_NP_Top_STATUS_SHIFT                         0

/* VSYNC_OFFSET [15:12] - signed */
#define CCD_NP_Top_VSYNC_OFFSET_ALIGN                   0
#define CCD_NP_Top_VSYNC_OFFSET_BITS                    4
#define CCD_NP_Top_VSYNC_OFFSET_MASK                    0x0000F000UL
#define CCD_NP_Top_VSYNC_OFFSET_SHIFT                   12

/* ACTIVE_LINES [27:16] - unsigned */
#define CCD_NP_Top_ACTIVE_LINES_ALIGN                   0
#define CCD_NP_Top_ACTIVE_LINES_BITS                    12
#define CCD_NP_Top_ACTIVE_LINES_MASK                    0x0FFF0000UL
#define CCD_NP_Top_ACTIVE_LINES_SHIFT                   16

/* reserved0 [31:28] -  */
#define CCD_NP_Top_reserved0_ALIGN                      0
#define CCD_NP_Top_reserved0_BITS                       4
#define CCD_NP_Top_reserved0_MASK                       0xF0000000UL
#define CCD_NP_Top_reserved0_SHIFT                      28

/**********************************************************************
 *CCD_Bottom
 **********************************************************************/
/* STATUS [11:00] - unsigned */
#define CCD_NP_Bottom_STATUS_ALIGN                      0
#define CCD_NP_Bottom_STATUS_BITS                       12
#define CCD_NP_Bottom_STATUS_MASK                       0x00000FFFUL
#define CCD_NP_Bottom_STATUS_SHIFT                      0

/* VSYNC_OFFSET [15:12] - signed */
#define CCD_NP_Bottom_VSYNC_OFFSET_ALIGN                0
#define CCD_NP_Bottom_VSYNC_OFFSET_BITS                 4
#define CCD_NP_Bottom_VSYNC_OFFSET_MASK                 0x0000F000UL
#define CCD_NP_Bottom_VSYNC_OFFSET_SHIFT                12

/* ACTIVE_LINES [27:16] - unsigned */
#define CCD_NP_Bottom_ACTIVE_LINES_ALIGN                0
#define CCD_NP_Bottom_ACTIVE_LINES_BITS                 12
#define CCD_NP_Bottom_ACTIVE_LINES_MASK                 0x0FFF0000UL
#define CCD_NP_Bottom_ACTIVE_LINES_SHIFT                16

/* reserved0 [31:28] -  */
#define CCD_NP_Bottom_reserved0_ALIGN                   0
#define CCD_NP_Bottom_reserved0_BITS                    4
#define CCD_NP_Bottom_reserved0_MASK                    0xF0000000UL
#define CCD_NP_Bottom_reserved0_SHIFT                   28

/**********************************************************************
 *CCD_Data0
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_NP_Data0_WORD0_ALIGN                        0
#define CCD_NP_Data0_WORD0_BITS                         16
#define CCD_NP_Data0_WORD0_MASK                         0x0000FFFFUL
#define CCD_NP_Data0_WORD0_SHIFT                        0

/* WORD1 [31:16] - unsigned */
#define CCD_NP_Data0_WORD1_ALIGN                        0
#define CCD_NP_Data0_WORD1_BITS                         16
#define CCD_NP_Data0_WORD1_MASK                         0xFFFF0000UL
#define CCD_NP_Data0_WORD1_SHIFT                        16

/**********************************************************************
 *CCD_Data1
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_NP_Data1_WORD0_ALIGN                        0
#define CCD_NP_Data1_WORD0_BITS                         16
#define CCD_NP_Data1_WORD0_MASK                         0x0000FFFFUL
#define CCD_NP_Data1_WORD0_SHIFT                        0

/* WORD1 [31:16] - unsigned */
#define CCD_NP_Data1_WORD1_ALIGN                        0
#define CCD_NP_Data1_WORD1_BITS                         16
#define CCD_NP_Data1_WORD1_MASK                         0xFFFF0000UL
#define CCD_NP_Data1_WORD1_SHIFT                        16

/**********************************************************************
 *CCD_Data2
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_NP_Data2_WORD0_ALIGN                        0
#define CCD_NP_Data2_WORD0_BITS                         16
#define CCD_NP_Data2_WORD0_MASK                         0x0000FFFFUL
#define CCD_NP_Data2_WORD0_SHIFT                        0

/* WORD1 [31:16] - unsigned */
#define CCD_NP_Data2_WORD1_ALIGN                        0
#define CCD_NP_Data2_WORD1_BITS                         16
#define CCD_NP_Data2_WORD1_MASK                         0xFFFF0000UL
#define CCD_NP_Data2_WORD1_SHIFT                        16

/**********************************************************************
 *CCD_Data3
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_NP_Data3_WORD0_ALIGN                        0
#define CCD_NP_Data3_WORD0_BITS                         16
#define CCD_NP_Data3_WORD0_MASK                         0x0000FFFFUL
#define CCD_NP_Data3_WORD0_SHIFT                        0

/* WORD1 [31:16] - unsigned */
#define CCD_NP_Data3_WORD1_ALIGN                        0
#define CCD_NP_Data3_WORD1_BITS                         16
#define CCD_NP_Data3_WORD1_MASK                         0xFFFF0000UL
#define CCD_NP_Data3_WORD1_SHIFT                        16

/**********************************************************************
 *CCD_Data4
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_NP_Data4_WORD0_ALIGN                        0
#define CCD_NP_Data4_WORD0_BITS                         16
#define CCD_NP_Data4_WORD0_MASK                         0x0000FFFFUL
#define CCD_NP_Data4_WORD0_SHIFT                        0

/* WORD1 [31:16] - unsigned */
#define CCD_NP_Data4_WORD1_ALIGN                        0
#define CCD_NP_Data4_WORD1_BITS                         16
#define CCD_NP_Data4_WORD1_MASK                         0xFFFF0000UL
#define CCD_NP_Data4_WORD1_SHIFT                        16

/**********************************************************************
 *CCD_Data5
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_NP_Data5_WORD0_ALIGN                        0
#define CCD_NP_Data5_WORD0_BITS                         16
#define CCD_NP_Data5_WORD0_MASK                         0x0000FFFFUL
#define CCD_NP_Data5_WORD0_SHIFT                        0

/* WORD1 [31:16] - unsigned */
#define CCD_NP_Data5_WORD1_ALIGN                        0
#define CCD_NP_Data5_WORD1_BITS                         16
#define CCD_NP_Data5_WORD1_MASK                         0xFFFF0000UL
#define CCD_NP_Data5_WORD1_SHIFT                        16

/**********************************************************************
 *CCD_Lock
 **********************************************************************/
/* STATUS [11:00] - unsigned */
#define CCD_NP_Lock_STATUS_ALIGN                        0
#define CCD_NP_Lock_STATUS_BITS                         12
#define CCD_NP_Lock_STATUS_MASK                         0x00000FFFUL
#define CCD_NP_Lock_STATUS_SHIFT                        0

/* DELAY [15:12] - unsigned */
#define CCD_NP_Lock_DELAY_ALIGN                         0
#define CCD_NP_Lock_DELAY_BITS                          4
#define CCD_NP_Lock_DELAY_MASK                          0x0000F000UL
#define CCD_NP_Lock_DELAY_SHIFT                         12

/* reserved0 [31:16] -  */
#define CCD_NP_Lock_reserved0_ALIGN                     0
#define CCD_NP_Lock_reserved0_BITS                      16
#define CCD_NP_Lock_reserved0_MASK                      0xFFFF0000UL
#define CCD_NP_Lock_reserved0_SHIFT                     16

/**********************************************************************
 *TTD_reset
 **********************************************************************/
/* reset [31:00] - unsigned */
#define TTD_NP_reset_reset_ALIGN                        0
#define TTD_NP_reset_reset_BITS                         32
#define TTD_NP_reset_reset_MASK                         0xFFFFFFFFUL
#define TTD_NP_reset_reset_SHIFT                        0

/**********************************************************************
 *TTD_status
 **********************************************************************/
/* current_field [00:00] - boolean */
#define TTD_NP_status_current_field_ALIGN               0
#define TTD_NP_status_current_field_BITS                1
#define TTD_NP_status_current_field_MASK                0x00000001UL
#define TTD_NP_status_current_field_SHIFT               0
#define TTD_NP_status_current_field_Top                 0
#define TTD_NP_status_current_field_Bottom              1

/* run_in_lock [01:01] - boolean */
#define TTD_NP_status_run_in_lock_ALIGN                 0
#define TTD_NP_status_run_in_lock_BITS                  1
#define TTD_NP_status_run_in_lock_MASK                  0x00000002UL
#define TTD_NP_status_run_in_lock_SHIFT                 1

/* frame_code_lock [02:02] - boolean */
#define TTD_NP_status_frame_code_lock_ALIGN             0
#define TTD_NP_status_frame_code_lock_BITS              1
#define TTD_NP_status_frame_code_lock_MASK              0x00000004UL
#define TTD_NP_status_frame_code_lock_SHIFT             2

/* frame_is_locked [03:03] - boolean */
#define TTD_NP_status_frame_is_locked_ALIGN             0
#define TTD_NP_status_frame_is_locked_BITS              1
#define TTD_NP_status_frame_is_locked_MASK              0x00000008UL
#define TTD_NP_status_frame_is_locked_SHIFT             3

/* buffer_complete_tf [04:04] - boolean */
#define TTD_NP_status_buffer_complete_tf_ALIGN          0
#define TTD_NP_status_buffer_complete_tf_BITS           1
#define TTD_NP_status_buffer_complete_tf_MASK           0x00000010UL
#define TTD_NP_status_buffer_complete_tf_SHIFT          4

/* buffer_complete_bf [05:05] - boolean */
#define TTD_NP_status_buffer_complete_bf_ALIGN          0
#define TTD_NP_status_buffer_complete_bf_BITS           1
#define TTD_NP_status_buffer_complete_bf_MASK           0x00000020UL
#define TTD_NP_status_buffer_complete_bf_SHIFT          5

/* interrupt_tf [06:06] - boolean */
#define TTD_NP_status_interrupt_tf_ALIGN                0
#define TTD_NP_status_interrupt_tf_BITS                 1
#define TTD_NP_status_interrupt_tf_MASK                 0x00000040UL
#define TTD_NP_status_interrupt_tf_SHIFT                6

/* interrupt_bf [07:07] - boolean */
#define TTD_NP_status_interrupt_bf_ALIGN                0
#define TTD_NP_status_interrupt_bf_BITS                 1
#define TTD_NP_status_interrupt_bf_MASK                 0x00000080UL
#define TTD_NP_status_interrupt_bf_SHIFT                7

/* no_framing_code_found [08:08] - boolean */
#define TTD_NP_status_no_framing_code_found_ALIGN       0
#define TTD_NP_status_no_framing_code_found_BITS        1
#define TTD_NP_status_no_framing_code_found_MASK        0x00000100UL
#define TTD_NP_status_no_framing_code_found_SHIFT       8

/* no_signal_found [09:09] - boolean */
#define TTD_NP_status_no_signal_found_ALIGN             0
#define TTD_NP_status_no_signal_found_BITS              1
#define TTD_NP_status_no_signal_found_MASK              0x00000200UL
#define TTD_NP_status_no_signal_found_SHIFT             9

/* reserved0 [31:10] -  */
#define TTD_NP_status_reserved0_ALIGN                   0
#define TTD_NP_status_reserved0_BITS                    22
#define TTD_NP_status_reserved0_MASK                    0xFFFFFC00UL
#define TTD_NP_status_reserved0_SHIFT                   10

/**********************************************************************
 *TTD_signal_valid
 **********************************************************************/
/* top_field [15:00] - unsigned */
#define TTD_NP_signal_valid_top_field_ALIGN             0
#define TTD_NP_signal_valid_top_field_BITS              16
#define TTD_NP_signal_valid_top_field_MASK              0x0000FFFFUL
#define TTD_NP_signal_valid_top_field_SHIFT             0

/* bottom_field [31:16] - unsigned */
#define TTD_NP_signal_valid_bottom_field_ALIGN          0
#define TTD_NP_signal_valid_bottom_field_BITS           16
#define TTD_NP_signal_valid_bottom_field_MASK           0xFFFF0000UL
#define TTD_NP_signal_valid_bottom_field_SHIFT          16

/**********************************************************************
 *TTD_control
 **********************************************************************/
/* length_tf [03:00] - unsigned */
#define TTD_NP_control_length_tf_ALIGN                  0
#define TTD_NP_control_length_tf_BITS                   4
#define TTD_NP_control_length_tf_MASK                   0x0000000FUL
#define TTD_NP_control_length_tf_SHIFT                  0

/* startline_tf [08:04] - unsigned */
#define TTD_NP_control_startline_tf_ALIGN               0
#define TTD_NP_control_startline_tf_BITS                5
#define TTD_NP_control_startline_tf_MASK                0x000001F0UL
#define TTD_NP_control_startline_tf_SHIFT               4

/* enable_tf [09:09] - boolean */
#define TTD_NP_control_enable_tf_ALIGN                  0
#define TTD_NP_control_enable_tf_BITS                   1
#define TTD_NP_control_enable_tf_MASK                   0x00000200UL
#define TTD_NP_control_enable_tf_SHIFT                  9

/* interrupt_enable_tf [10:10] - boolean */
#define TTD_NP_control_interrupt_enable_tf_ALIGN        0
#define TTD_NP_control_interrupt_enable_tf_BITS         1
#define TTD_NP_control_interrupt_enable_tf_MASK         0x00000400UL
#define TTD_NP_control_interrupt_enable_tf_SHIFT        10

/* teletext_mode [11:11] - boolean */
#define TTD_NP_control_teletext_mode_ALIGN              0
#define TTD_NP_control_teletext_mode_BITS               1
#define TTD_NP_control_teletext_mode_MASK               0x00000800UL
#define TTD_NP_control_teletext_mode_SHIFT              11
#define TTD_NP_control_teletext_mode_ETSTeletext        0
#define TTD_NP_control_teletext_mode_NABTS              1

/* constant_phase [12:12] - boolean */
#define TTD_NP_control_constant_phase_ALIGN             0
#define TTD_NP_control_constant_phase_BITS              1
#define TTD_NP_control_constant_phase_MASK              0x00001000UL
#define TTD_NP_control_constant_phase_SHIFT             12

/* hsync_polarity [13:13] - boolean */
#define TTD_NP_control_hsync_polarity_ALIGN             0
#define TTD_NP_control_hsync_polarity_BITS              1
#define TTD_NP_control_hsync_polarity_MASK              0x00002000UL
#define TTD_NP_control_hsync_polarity_SHIFT             13

/* adjust_start [14:14] - boolean */
#define TTD_NP_control_adjust_start_ALIGN               0
#define TTD_NP_control_adjust_start_BITS                1
#define TTD_NP_control_adjust_start_MASK                0x00004000UL
#define TTD_NP_control_adjust_start_SHIFT               14

/* interrupt_enable_bf [15:15] - boolean */
#define TTD_NP_control_interrupt_enable_bf_ALIGN        0
#define TTD_NP_control_interrupt_enable_bf_BITS         1
#define TTD_NP_control_interrupt_enable_bf_MASK         0x00008000UL
#define TTD_NP_control_interrupt_enable_bf_SHIFT        15

/* length_bf [19:16] - unsigned */
#define TTD_NP_control_length_bf_ALIGN                  0
#define TTD_NP_control_length_bf_BITS                   4
#define TTD_NP_control_length_bf_MASK                   0x000F0000UL
#define TTD_NP_control_length_bf_SHIFT                  16

/* startline_bf [24:20] - unsigned */
#define TTD_NP_control_startline_bf_ALIGN               0
#define TTD_NP_control_startline_bf_BITS                5
#define TTD_NP_control_startline_bf_MASK                0x01F00000UL
#define TTD_NP_control_startline_bf_SHIFT               20

/* enable_bf [25:25] - boolean */
#define TTD_NP_control_enable_bf_ALIGN                  0
#define TTD_NP_control_enable_bf_BITS                   1
#define TTD_NP_control_enable_bf_MASK                   0x02000000UL
#define TTD_NP_control_enable_bf_SHIFT                  25

/* start_delay [31:26] - unsigned */
#define TTD_NP_control_start_delay_ALIGN                0
#define TTD_NP_control_start_delay_BITS                 6
#define TTD_NP_control_start_delay_MASK                 0xFC000000UL
#define TTD_NP_control_start_delay_SHIFT                26

/**********************************************************************
 *TTD_lock_control
 **********************************************************************/
/* framing_code [07:00] - unsigned */
#define TTD_NP_lock_control_framing_code_ALIGN          0
#define TTD_NP_lock_control_framing_code_BITS           8
#define TTD_NP_lock_control_framing_code_MASK           0x000000FFUL
#define TTD_NP_lock_control_framing_code_SHIFT          0

/* run_in_lines [14:08] - unsigned */
#define TTD_NP_lock_control_run_in_lines_ALIGN          0
#define TTD_NP_lock_control_run_in_lines_BITS           7
#define TTD_NP_lock_control_run_in_lines_MASK           0x00007F00UL
#define TTD_NP_lock_control_run_in_lines_SHIFT          8

/* write_inhibit [15:15] - unsigned */
#define TTD_NP_lock_control_write_inhibit_ALIGN         0
#define TTD_NP_lock_control_write_inhibit_BITS          1
#define TTD_NP_lock_control_write_inhibit_MASK          0x00008000UL
#define TTD_NP_lock_control_write_inhibit_SHIFT         15

/* frame_code_lines [22:16] - unsigned */
#define TTD_NP_lock_control_frame_code_lines_ALIGN      0
#define TTD_NP_lock_control_frame_code_lines_BITS       7
#define TTD_NP_lock_control_frame_code_lines_MASK       0x007F0000UL
#define TTD_NP_lock_control_frame_code_lines_SHIFT      16

/* error_threshold [28:23] - unsigned */
#define TTD_NP_lock_control_error_threshold_ALIGN       0
#define TTD_NP_lock_control_error_threshold_BITS        6
#define TTD_NP_lock_control_error_threshold_MASK        0x1F800000UL
#define TTD_NP_lock_control_error_threshold_SHIFT       23

/* phase_adj_attenuation [31:29] - unsigned */
#define TTD_NP_lock_control_phase_adj_attenuation_ALIGN 0
#define TTD_NP_lock_control_phase_adj_attenuation_BITS  3
#define TTD_NP_lock_control_phase_adj_attenuation_MASK  0xE0000000UL
#define TTD_NP_lock_control_phase_adj_attenuation_SHIFT 29

/**********************************************************************
 *TTD_shift_control
 **********************************************************************/
/* multiplier_shift [03:00] - unsigned */
#define TTD_NP_shift_control_multiplier_shift_ALIGN     0
#define TTD_NP_shift_control_multiplier_shift_BITS      4
#define TTD_NP_shift_control_multiplier_shift_MASK      0x0000000FUL
#define TTD_NP_shift_control_multiplier_shift_SHIFT     0

/* byte_order [04:04] - boolean */
#define TTD_NP_shift_control_byte_order_ALIGN           0
#define TTD_NP_shift_control_byte_order_BITS            1
#define TTD_NP_shift_control_byte_order_MASK            0x00000010UL
#define TTD_NP_shift_control_byte_order_SHIFT           4
#define TTD_NP_shift_control_byte_order_LowToHigh       0
#define TTD_NP_shift_control_byte_order_HighToLow       1

/* word_order [05:05] - boolean */
#define TTD_NP_shift_control_word_order_ALIGN           0
#define TTD_NP_shift_control_word_order_BITS            1
#define TTD_NP_shift_control_word_order_MASK            0x00000020UL
#define TTD_NP_shift_control_word_order_SHIFT           5
#define TTD_NP_shift_control_word_order_LowToHigh       0
#define TTD_NP_shift_control_word_order_HighToLow       1

/* black_level [15:06] - unsigned */
#define TTD_NP_shift_control_black_level_ALIGN          0
#define TTD_NP_shift_control_black_level_BITS           10
#define TTD_NP_shift_control_black_level_MASK           0x0000FFC0UL
#define TTD_NP_shift_control_black_level_SHIFT          6

/* shift_direction [16:16] - boolean */
#define TTD_NP_shift_control_shift_direction_ALIGN      0
#define TTD_NP_shift_control_shift_direction_BITS       1
#define TTD_NP_shift_control_shift_direction_MASK       0x00010000UL
#define TTD_NP_shift_control_shift_direction_SHIFT      16
#define TTD_NP_shift_control_shift_direction_LSBToMSB   0
#define TTD_NP_shift_control_shift_direction_MSBToLSB   1

/* signal_threshold [20:17] - unsigned */
#define TTD_NP_shift_control_signal_threshold_ALIGN     0
#define TTD_NP_shift_control_signal_threshold_BITS      4
#define TTD_NP_shift_control_signal_threshold_MASK      0x001E0000UL
#define TTD_NP_shift_control_signal_threshold_SHIFT     17

/* Reserved [31:21] - unsigned */
#define TTD_NP_shift_control_Reserved_ALIGN             0
#define TTD_NP_shift_control_Reserved_BITS              11
#define TTD_NP_shift_control_Reserved_MASK              0xFFE00000UL
#define TTD_NP_shift_control_Reserved_SHIFT             21

/**********************************************************************
 *TTD_write_address_top
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTD_NP_write_address_top_SlabAddress_ALIGN      0
#define TTD_NP_write_address_top_SlabAddress_BITS       32
#define TTD_NP_write_address_top_SlabAddress_MASK       0xFFFFFFFFUL
#define TTD_NP_write_address_top_SlabAddress_SHIFT      0

/**********************************************************************
 *TTD_write_address_bottom
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTD_NP_write_address_bottom_SlabAddress_ALIGN   0
#define TTD_NP_write_address_bottom_SlabAddress_BITS    32
#define TTD_NP_write_address_bottom_SlabAddress_MASK    0xFFFFFFFFUL
#define TTD_NP_write_address_bottom_SlabAddress_SHIFT   0

/**********************************************************************
 *VDEC_SW_Reset
 **********************************************************************/
/* RESET [31:00] - unsigned */
#define VDEC_NP_SW_Reset_RESET_ALIGN                    0
#define VDEC_NP_SW_Reset_RESET_BITS                     32
#define VDEC_NP_SW_Reset_RESET_MASK                     0xFFFFFFFFUL
#define VDEC_NP_SW_Reset_RESET_SHIFT                    0

/**********************************************************************
 *VDEC_Mode
 **********************************************************************/
/* TV_SYSTEM [01:00] - unsigned */
#define VDEC_NP_Mode_TV_SYSTEM_ALIGN                    0
#define VDEC_NP_Mode_TV_SYSTEM_BITS                     2
#define VDEC_NP_Mode_TV_SYSTEM_MASK                     0x00000003UL
#define VDEC_NP_Mode_TV_SYSTEM_SHIFT                    0
#define VDEC_NP_Mode_TV_SYSTEM_NTSC                     0
#define VDEC_NP_Mode_TV_SYSTEM_PAL                      1
#define VDEC_NP_Mode_TV_SYSTEM_PAL_N                    2
#define VDEC_NP_Mode_TV_SYSTEM_PAL_M                    3

/* CHROMA_FILTER [03:02] - unsigned */
#define VDEC_NP_Mode_CHROMA_FILTER_ALIGN                0
#define VDEC_NP_Mode_CHROMA_FILTER_BITS                 2
#define VDEC_NP_Mode_CHROMA_FILTER_MASK                 0x0000000CUL
#define VDEC_NP_Mode_CHROMA_FILTER_SHIFT                2
#define VDEC_NP_Mode_CHROMA_FILTER_OFF                  0
#define VDEC_NP_Mode_CHROMA_FILTER_HORIZONTAL           1
#define VDEC_NP_Mode_CHROMA_FILTER_VERTICAL             2
#define VDEC_NP_Mode_CHROMA_FILTER_ADAPTIVE             3

/* LUMA_FILTER [05:04] - unsigned */
#define VDEC_NP_Mode_LUMA_FILTER_ALIGN                  0
#define VDEC_NP_Mode_LUMA_FILTER_BITS                   2
#define VDEC_NP_Mode_LUMA_FILTER_MASK                   0x00000030UL
#define VDEC_NP_Mode_LUMA_FILTER_SHIFT                  4
#define VDEC_NP_Mode_LUMA_FILTER_RESERVED               0
#define VDEC_NP_Mode_LUMA_FILTER_NOTCH                  1
#define VDEC_NP_Mode_LUMA_FILTER_COMB                   2
#define VDEC_NP_Mode_LUMA_FILTER_ADAPTIVE               3

/* MAIN_AGC [07:06] - unsigned */
#define VDEC_NP_Mode_MAIN_AGC_ALIGN                     0
#define VDEC_NP_Mode_MAIN_AGC_BITS                      2
#define VDEC_NP_Mode_MAIN_AGC_MASK                      0x000000C0UL
#define VDEC_NP_Mode_MAIN_AGC_SHIFT                     6
#define VDEC_NP_Mode_MAIN_AGC_OFF                       0
#define VDEC_NP_Mode_MAIN_AGC_SYNC                      1
#define VDEC_NP_Mode_MAIN_AGC_PP                        2
#define VDEC_NP_Mode_MAIN_AGC_SW                        3

/* DC_RESTORE_TYPE [08:08] - boolean */
#define VDEC_NP_Mode_DC_RESTORE_TYPE_ALIGN              0
#define VDEC_NP_Mode_DC_RESTORE_TYPE_BITS               1
#define VDEC_NP_Mode_DC_RESTORE_TYPE_MASK               0x00000100UL
#define VDEC_NP_Mode_DC_RESTORE_TYPE_SHIFT              8
#define VDEC_NP_Mode_DC_RESTORE_TYPE_PWM                0
#define VDEC_NP_Mode_DC_RESTORE_TYPE_PULSE              1

/* SW_COLOR_MODE [09:09] - boolean */
#define VDEC_NP_Mode_SW_COLOR_MODE_ALIGN                0
#define VDEC_NP_Mode_SW_COLOR_MODE_BITS                 1
#define VDEC_NP_Mode_SW_COLOR_MODE_MASK                 0x00000200UL
#define VDEC_NP_Mode_SW_COLOR_MODE_SHIFT                9
#define VDEC_NP_Mode_SW_COLOR_MODE_BLACK_WHITE          0
#define VDEC_NP_Mode_SW_COLOR_MODE_COLOR                1

/* COLOR_MODE [10:10] - boolean */
#define VDEC_NP_Mode_COLOR_MODE_ALIGN                   0
#define VDEC_NP_Mode_COLOR_MODE_BITS                    1
#define VDEC_NP_Mode_COLOR_MODE_MASK                    0x00000400UL
#define VDEC_NP_Mode_COLOR_MODE_SHIFT                   10
#define VDEC_NP_Mode_COLOR_MODE_MANUAL                  0
#define VDEC_NP_Mode_COLOR_MODE_AUTO                    1

/* PWM_ENABLE [11:11] - boolean */
#define VDEC_NP_Mode_PWM_ENABLE_ALIGN                   0
#define VDEC_NP_Mode_PWM_ENABLE_BITS                    1
#define VDEC_NP_Mode_PWM_ENABLE_MASK                    0x00000800UL
#define VDEC_NP_Mode_PWM_ENABLE_SHIFT                   11

/* PWM_INVERT [12:12] - boolean */
#define VDEC_NP_Mode_PWM_INVERT_ALIGN                   0
#define VDEC_NP_Mode_PWM_INVERT_BITS                    1
#define VDEC_NP_Mode_PWM_INVERT_MASK                    0x00001000UL
#define VDEC_NP_Mode_PWM_INVERT_SHIFT                   12

/* CCIR656_SRC [13:13] - boolean */
#define VDEC_NP_Mode_CCIR656_SRC_ALIGN                  0
#define VDEC_NP_Mode_CCIR656_SRC_BITS                   1
#define VDEC_NP_Mode_CCIR656_SRC_MASK                   0x00002000UL
#define VDEC_NP_Mode_CCIR656_SRC_SHIFT                  13
#define VDEC_NP_Mode_CCIR656_SRC_INTERNAL               0
#define VDEC_NP_Mode_CCIR656_SRC_EXTERNAL               1

/* SW_USE_COMB [14:14] - boolean */
#define VDEC_NP_Mode_SW_USE_COMB_ALIGN                  0
#define VDEC_NP_Mode_SW_USE_COMB_BITS                   1
#define VDEC_NP_Mode_SW_USE_COMB_MASK                   0x00004000UL
#define VDEC_NP_Mode_SW_USE_COMB_SHIFT                  14

/* USE_COMB [15:15] - boolean */
#define VDEC_NP_Mode_USE_COMB_ALIGN                     0
#define VDEC_NP_Mode_USE_COMB_BITS                      1
#define VDEC_NP_Mode_USE_COMB_MASK                      0x00008000UL
#define VDEC_NP_Mode_USE_COMB_SHIFT                     15
#define VDEC_NP_Mode_USE_COMB_MANUAL                    0
#define VDEC_NP_Mode_USE_COMB_AUTO                      1

/* ANCILLARY_OFF [16:16] - boolean */
#define VDEC_NP_Mode_ANCILLARY_OFF_ALIGN                0
#define VDEC_NP_Mode_ANCILLARY_OFF_BITS                 1
#define VDEC_NP_Mode_ANCILLARY_OFF_MASK                 0x00010000UL
#define VDEC_NP_Mode_ANCILLARY_OFF_SHIFT                16

/* INVERTED_CLOCK [17:17] - boolean */
#define VDEC_NP_Mode_INVERTED_CLOCK_ALIGN               0
#define VDEC_NP_Mode_INVERTED_CLOCK_BITS                1
#define VDEC_NP_Mode_INVERTED_CLOCK_MASK                0x00020000UL
#define VDEC_NP_Mode_INVERTED_CLOCK_SHIFT               17

/* SW_COLOR_MODE_STATUS [18:18] - boolean */
#define VDEC_NP_Mode_SW_COLOR_MODE_STATUS_ALIGN         0
#define VDEC_NP_Mode_SW_COLOR_MODE_STATUS_BITS          1
#define VDEC_NP_Mode_SW_COLOR_MODE_STATUS_MASK          0x00040000UL
#define VDEC_NP_Mode_SW_COLOR_MODE_STATUS_SHIFT         18
#define VDEC_NP_Mode_SW_COLOR_MODE_STATUS_BLACK_WHITE   0
#define VDEC_NP_Mode_SW_COLOR_MODE_STATUS_COLOR         1

/* VIDEO_STATUS [19:19] - boolean */
#define VDEC_NP_Mode_VIDEO_STATUS_ALIGN                 0
#define VDEC_NP_Mode_VIDEO_STATUS_BITS                  1
#define VDEC_NP_Mode_VIDEO_STATUS_MASK                  0x00080000UL
#define VDEC_NP_Mode_VIDEO_STATUS_SHIFT                 19

/* TV_SYSTEM_STATUS [20:20] - boolean */
#define VDEC_NP_Mode_TV_SYSTEM_STATUS_ALIGN             0
#define VDEC_NP_Mode_TV_SYSTEM_STATUS_BITS              1
#define VDEC_NP_Mode_TV_SYSTEM_STATUS_MASK              0x00100000UL
#define VDEC_NP_Mode_TV_SYSTEM_STATUS_SHIFT             20

/* reserved0 [31:21] -  */
#define VDEC_NP_Mode_reserved0_ALIGN                    0
#define VDEC_NP_Mode_reserved0_BITS                     11
#define VDEC_NP_Mode_reserved0_MASK                     0xFFE00000UL
#define VDEC_NP_Mode_reserved0_SHIFT                    21

/**********************************************************************
 *VDEC_Vertical_Blanking
 **********************************************************************/
/* FIELD0_START [09:00] - unsigned */
#define VDEC_NP_Vertical_Blanking_FIELD0_START_ALIGN    0
#define VDEC_NP_Vertical_Blanking_FIELD0_START_BITS     10
#define VDEC_NP_Vertical_Blanking_FIELD0_START_MASK     0x000003FFUL
#define VDEC_NP_Vertical_Blanking_FIELD0_START_SHIFT    0

/* FIELD0_END [14:10] - unsigned */
#define VDEC_NP_Vertical_Blanking_FIELD0_END_ALIGN      0
#define VDEC_NP_Vertical_Blanking_FIELD0_END_BITS       5
#define VDEC_NP_Vertical_Blanking_FIELD0_END_MASK       0x00007C00UL
#define VDEC_NP_Vertical_Blanking_FIELD0_END_SHIFT      10

/* FIELD1_START [20:15] - unsigned */
#define VDEC_NP_Vertical_Blanking_FIELD1_START_ALIGN    0
#define VDEC_NP_Vertical_Blanking_FIELD1_START_BITS     6
#define VDEC_NP_Vertical_Blanking_FIELD1_START_MASK     0x001F8000UL
#define VDEC_NP_Vertical_Blanking_FIELD1_START_SHIFT    15

/* FIELD1_END [27:21] - unsigned */
#define VDEC_NP_Vertical_Blanking_FIELD1_END_ALIGN      0
#define VDEC_NP_Vertical_Blanking_FIELD1_END_BITS       7
#define VDEC_NP_Vertical_Blanking_FIELD1_END_MASK       0x0FE00000UL
#define VDEC_NP_Vertical_Blanking_FIELD1_END_SHIFT      21

/* reserved0 [31:28] -  */
#define VDEC_NP_Vertical_Blanking_reserved0_ALIGN       0
#define VDEC_NP_Vertical_Blanking_reserved0_BITS        4
#define VDEC_NP_Vertical_Blanking_reserved0_MASK        0xF0000000UL
#define VDEC_NP_Vertical_Blanking_reserved0_SHIFT       28

/**********************************************************************
 *VDEC_Vertical_Clamping
 **********************************************************************/
/* FIELD0_START [07:00] - unsigned */
#define VDEC_NP_Vertical_Clamping_FIELD0_START_ALIGN    0
#define VDEC_NP_Vertical_Clamping_FIELD0_START_BITS     8
#define VDEC_NP_Vertical_Clamping_FIELD0_START_MASK     0x000000FFUL
#define VDEC_NP_Vertical_Clamping_FIELD0_START_SHIFT    0

/* FIELD0_END [12:08] - unsigned */
#define VDEC_NP_Vertical_Clamping_FIELD0_END_ALIGN      0
#define VDEC_NP_Vertical_Clamping_FIELD0_END_BITS       5
#define VDEC_NP_Vertical_Clamping_FIELD0_END_MASK       0x00001F00UL
#define VDEC_NP_Vertical_Clamping_FIELD0_END_SHIFT      8

/* FIELD1_START [18:13] - unsigned */
#define VDEC_NP_Vertical_Clamping_FIELD1_START_ALIGN    0
#define VDEC_NP_Vertical_Clamping_FIELD1_START_BITS     6
#define VDEC_NP_Vertical_Clamping_FIELD1_START_MASK     0x0007E000UL
#define VDEC_NP_Vertical_Clamping_FIELD1_START_SHIFT    13

/* FIELD1_END [25:19] - unsigned */
#define VDEC_NP_Vertical_Clamping_FIELD1_END_ALIGN      0
#define VDEC_NP_Vertical_Clamping_FIELD1_END_BITS       7
#define VDEC_NP_Vertical_Clamping_FIELD1_END_MASK       0x03F80000UL
#define VDEC_NP_Vertical_Clamping_FIELD1_END_SHIFT      19

/* reserved0 [31:26] -  */
#define VDEC_NP_Vertical_Clamping_reserved0_ALIGN       0
#define VDEC_NP_Vertical_Clamping_reserved0_BITS        6
#define VDEC_NP_Vertical_Clamping_reserved0_MASK        0xFC000000UL
#define VDEC_NP_Vertical_Clamping_reserved0_SHIFT       26

/**********************************************************************
 *VDEC_Vertical_Sync
 **********************************************************************/
/* FIELD0_START [09:00] - unsigned */
#define VDEC_NP_Vertical_Sync_FIELD0_START_ALIGN        0
#define VDEC_NP_Vertical_Sync_FIELD0_START_BITS         10
#define VDEC_NP_Vertical_Sync_FIELD0_START_MASK         0x000003FFUL
#define VDEC_NP_Vertical_Sync_FIELD0_START_SHIFT        0

/* FIELD0_END [14:10] - unsigned */
#define VDEC_NP_Vertical_Sync_FIELD0_END_ALIGN          0
#define VDEC_NP_Vertical_Sync_FIELD0_END_BITS           5
#define VDEC_NP_Vertical_Sync_FIELD0_END_MASK           0x00007C00UL
#define VDEC_NP_Vertical_Sync_FIELD0_END_SHIFT          10

/* FIELD1_START [20:15] - unsigned */
#define VDEC_NP_Vertical_Sync_FIELD1_START_ALIGN        0
#define VDEC_NP_Vertical_Sync_FIELD1_START_BITS         6
#define VDEC_NP_Vertical_Sync_FIELD1_START_MASK         0x001F8000UL
#define VDEC_NP_Vertical_Sync_FIELD1_START_SHIFT        15

/* FIELD1_END [27:21] - unsigned */
#define VDEC_NP_Vertical_Sync_FIELD1_END_ALIGN          0
#define VDEC_NP_Vertical_Sync_FIELD1_END_BITS           7
#define VDEC_NP_Vertical_Sync_FIELD1_END_MASK           0x0FE00000UL
#define VDEC_NP_Vertical_Sync_FIELD1_END_SHIFT          21

/* INTERNAL_FIELD_ID [28:28] - boolean */
#define VDEC_NP_Vertical_Sync_INTERNAL_FIELD_ID_ALIGN   0
#define VDEC_NP_Vertical_Sync_INTERNAL_FIELD_ID_BITS    1
#define VDEC_NP_Vertical_Sync_INTERNAL_FIELD_ID_MASK    0x10000000UL
#define VDEC_NP_Vertical_Sync_INTERNAL_FIELD_ID_SHIFT   28

/* EXTERNAL_FIELD_ID [29:29] - boolean */
#define VDEC_NP_Vertical_Sync_EXTERNAL_FIELD_ID_ALIGN   0
#define VDEC_NP_Vertical_Sync_EXTERNAL_FIELD_ID_BITS    1
#define VDEC_NP_Vertical_Sync_EXTERNAL_FIELD_ID_MASK    0x20000000UL
#define VDEC_NP_Vertical_Sync_EXTERNAL_FIELD_ID_SHIFT   29

/* reserved0 [31:30] -  */
#define VDEC_NP_Vertical_Sync_reserved0_ALIGN           0
#define VDEC_NP_Vertical_Sync_reserved0_BITS            2
#define VDEC_NP_Vertical_Sync_reserved0_MASK            0xC0000000UL
#define VDEC_NP_Vertical_Sync_reserved0_SHIFT           30

/**********************************************************************
 *VDEC_Vertical_AGC
 **********************************************************************/
/* FIELD0_KILL_START [09:00] - unsigned */
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_START_ALIGN    0
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_START_BITS     10
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_START_MASK     0x000003FFUL
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_START_SHIFT    0

/* FIELD0_KILL_END [14:10] - unsigned */
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_END_ALIGN      0
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_END_BITS       5
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_END_MASK       0x00007C00UL
#define VDEC_NP_Vertical_AGC_FIELD0_KILL_END_SHIFT      10

/* FIELD1_KILL_START [23:15] - unsigned */
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_START_ALIGN    0
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_START_BITS     9
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_START_MASK     0x00FF8000UL
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_START_SHIFT    15

/* FIELD1_KILL_END [30:24] - unsigned */
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_END_ALIGN      0
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_END_BITS       7
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_END_MASK       0x7F000000UL
#define VDEC_NP_Vertical_AGC_FIELD1_KILL_END_SHIFT      24

/* reserved0 [31:31] -  */
#define VDEC_NP_Vertical_AGC_reserved0_ALIGN            0
#define VDEC_NP_Vertical_AGC_reserved0_BITS             1
#define VDEC_NP_Vertical_AGC_reserved0_MASK             0x80000000UL
#define VDEC_NP_Vertical_AGC_reserved0_SHIFT            31

/**********************************************************************
 *VDEC_Vertical_Misc1
 **********************************************************************/
/* FIELD0_START [09:00] - unsigned */
#define VDEC_NP_Vertical_Misc1_FIELD0_START_ALIGN       0
#define VDEC_NP_Vertical_Misc1_FIELD0_START_BITS        10
#define VDEC_NP_Vertical_Misc1_FIELD0_START_MASK        0x000003FFUL
#define VDEC_NP_Vertical_Misc1_FIELD0_START_SHIFT       0

/* FIELD0_END [15:10] - unsigned */
#define VDEC_NP_Vertical_Misc1_FIELD0_END_ALIGN         0
#define VDEC_NP_Vertical_Misc1_FIELD0_END_BITS          6
#define VDEC_NP_Vertical_Misc1_FIELD0_END_MASK          0x0000FC00UL
#define VDEC_NP_Vertical_Misc1_FIELD0_END_SHIFT         10

/* NMV_CSYNC_THRESHOLD [23:16] - unsigned */
#define VDEC_NP_Vertical_Misc1_NMV_CSYNC_THRESHOLD_ALIGN 0
#define VDEC_NP_Vertical_Misc1_NMV_CSYNC_THRESHOLD_BITS 8
#define VDEC_NP_Vertical_Misc1_NMV_CSYNC_THRESHOLD_MASK 0x00FF0000UL
#define VDEC_NP_Vertical_Misc1_NMV_CSYNC_THRESHOLD_SHIFT 16

/* WMV_CSYNC_THRESHOLD [28:24] - unsigned */
#define VDEC_NP_Vertical_Misc1_WMV_CSYNC_THRESHOLD_ALIGN 0
#define VDEC_NP_Vertical_Misc1_WMV_CSYNC_THRESHOLD_BITS 5
#define VDEC_NP_Vertical_Misc1_WMV_CSYNC_THRESHOLD_MASK 0x1F000000UL
#define VDEC_NP_Vertical_Misc1_WMV_CSYNC_THRESHOLD_SHIFT 24

/* reserved0 [31:29] -  */
#define VDEC_NP_Vertical_Misc1_reserved0_ALIGN          0
#define VDEC_NP_Vertical_Misc1_reserved0_BITS           3
#define VDEC_NP_Vertical_Misc1_reserved0_MASK           0xE0000000UL
#define VDEC_NP_Vertical_Misc1_reserved0_SHIFT          29

/**********************************************************************
 *VDEC_Vertical_Misc2
 **********************************************************************/
/* FRAME_TOTAL_LINE [07:00] - unsigned */
#define VDEC_NP_Vertical_Misc2_FRAME_TOTAL_LINE_ALIGN   0
#define VDEC_NP_Vertical_Misc2_FRAME_TOTAL_LINE_BITS    8
#define VDEC_NP_Vertical_Misc2_FRAME_TOTAL_LINE_MASK    0x000000FFUL
#define VDEC_NP_Vertical_Misc2_FRAME_TOTAL_LINE_SHIFT   0

/* MAX_LINE [14:08] - unsigned */
#define VDEC_NP_Vertical_Misc2_MAX_LINE_ALIGN           0
#define VDEC_NP_Vertical_Misc2_MAX_LINE_BITS            7
#define VDEC_NP_Vertical_Misc2_MAX_LINE_MASK            0x00007F00UL
#define VDEC_NP_Vertical_Misc2_MAX_LINE_SHIFT           8

/* FRAME_LINE_COUNT_READ_BACK [24:15] - unsigned */
#define VDEC_NP_Vertical_Misc2_FRAME_LINE_COUNT_READ_BACK_ALIGN 0
#define VDEC_NP_Vertical_Misc2_FRAME_LINE_COUNT_READ_BACK_BITS 10
#define VDEC_NP_Vertical_Misc2_FRAME_LINE_COUNT_READ_BACK_MASK 0x01FF8000UL
#define VDEC_NP_Vertical_Misc2_FRAME_LINE_COUNT_READ_BACK_SHIFT 15

/* reserved0 [31:25] -  */
#define VDEC_NP_Vertical_Misc2_reserved0_ALIGN          0
#define VDEC_NP_Vertical_Misc2_reserved0_BITS           7
#define VDEC_NP_Vertical_Misc2_reserved0_MASK           0xFE000000UL
#define VDEC_NP_Vertical_Misc2_reserved0_SHIFT          25

/**********************************************************************
 *VDEC_Horizontal_Misc
 **********************************************************************/
/* HSYNC_POSITION [06:00] - unsigned */
#define VDEC_NP_Horizontal_Misc_HSYNC_POSITION_ALIGN    0
#define VDEC_NP_Horizontal_Misc_HSYNC_POSITION_BITS     7
#define VDEC_NP_Horizontal_Misc_HSYNC_POSITION_MASK     0x0000007FUL
#define VDEC_NP_Horizontal_Misc_HSYNC_POSITION_SHIFT    0

/* HORIZONTAL_LENGTH [13:07] - unsigned */
#define VDEC_NP_Horizontal_Misc_HORIZONTAL_LENGTH_ALIGN 0
#define VDEC_NP_Horizontal_Misc_HORIZONTAL_LENGTH_BITS  7
#define VDEC_NP_Horizontal_Misc_HORIZONTAL_LENGTH_MASK  0x00003F80UL
#define VDEC_NP_Horizontal_Misc_HORIZONTAL_LENGTH_SHIFT 7

/* DELTA_LENGTH [19:14] - unsigned */
#define VDEC_NP_Horizontal_Misc_DELTA_LENGTH_ALIGN      0
#define VDEC_NP_Horizontal_Misc_DELTA_LENGTH_BITS       6
#define VDEC_NP_Horizontal_Misc_DELTA_LENGTH_MASK       0x000FC000UL
#define VDEC_NP_Horizontal_Misc_DELTA_LENGTH_SHIFT      14

/* HSYNC_OFFSET [27:20] - unsigned */
#define VDEC_NP_Horizontal_Misc_HSYNC_OFFSET_ALIGN      0
#define VDEC_NP_Horizontal_Misc_HSYNC_OFFSET_BITS       8
#define VDEC_NP_Horizontal_Misc_HSYNC_OFFSET_MASK       0x0FF00000UL
#define VDEC_NP_Horizontal_Misc_HSYNC_OFFSET_SHIFT      20

/* reserved0 [31:28] -  */
#define VDEC_NP_Horizontal_Misc_reserved0_ALIGN         0
#define VDEC_NP_Horizontal_Misc_reserved0_BITS          4
#define VDEC_NP_Horizontal_Misc_reserved0_MASK          0xF0000000UL
#define VDEC_NP_Horizontal_Misc_reserved0_SHIFT         28

/**********************************************************************
 *VDEC_SW_AGC
 **********************************************************************/
/* AGC_GAIN [29:00] - unsigned */
#define VDEC_NP_SW_AGC_AGC_GAIN_ALIGN                   0
#define VDEC_NP_SW_AGC_AGC_GAIN_BITS                    30
#define VDEC_NP_SW_AGC_AGC_GAIN_MASK                    0x3FFFFFFFUL
#define VDEC_NP_SW_AGC_AGC_GAIN_SHIFT                   0

/* reserved0 [31:30] -  */
#define VDEC_NP_SW_AGC_reserved0_ALIGN                  0
#define VDEC_NP_SW_AGC_reserved0_BITS                   2
#define VDEC_NP_SW_AGC_reserved0_MASK                   0xC0000000UL
#define VDEC_NP_SW_AGC_reserved0_SHIFT                  30

/**********************************************************************
 *VDEC_AUTO_AGC
 **********************************************************************/
/* AGC_GAIN [03:00] - unsigned */
#define VDEC_NP_AUTO_AGC_AGC_GAIN_ALIGN                 0
#define VDEC_NP_AUTO_AGC_AGC_GAIN_BITS                  4
#define VDEC_NP_AUTO_AGC_AGC_GAIN_MASK                  0x0000000FUL
#define VDEC_NP_AUTO_AGC_AGC_GAIN_SHIFT                 0

/* AGC_TARGET [13:04] - unsigned */
#define VDEC_NP_AUTO_AGC_AGC_TARGET_ALIGN               0
#define VDEC_NP_AUTO_AGC_AGC_TARGET_BITS                10
#define VDEC_NP_AUTO_AGC_AGC_TARGET_MASK                0x00003FF0UL
#define VDEC_NP_AUTO_AGC_AGC_TARGET_SHIFT               4

/* reserved0 [31:14] -  */
#define VDEC_NP_AUTO_AGC_reserved0_ALIGN                0
#define VDEC_NP_AUTO_AGC_reserved0_BITS                 18
#define VDEC_NP_AUTO_AGC_reserved0_MASK                 0xFFFFC000UL
#define VDEC_NP_AUTO_AGC_reserved0_SHIFT                14

/**********************************************************************
 *VDEC_Sync_Luma_Blank
 **********************************************************************/
/* SYNC_TIP_LEVEL [09:00] - unsigned */
#define VDEC_NP_Sync_Luma_Blank_SYNC_TIP_LEVEL_ALIGN    0
#define VDEC_NP_Sync_Luma_Blank_SYNC_TIP_LEVEL_BITS     10
#define VDEC_NP_Sync_Luma_Blank_SYNC_TIP_LEVEL_MASK     0x000003FFUL
#define VDEC_NP_Sync_Luma_Blank_SYNC_TIP_LEVEL_SHIFT    0

/* LUMA_LEVEL [19:10] - unsigned */
#define VDEC_NP_Sync_Luma_Blank_LUMA_LEVEL_ALIGN        0
#define VDEC_NP_Sync_Luma_Blank_LUMA_LEVEL_BITS         10
#define VDEC_NP_Sync_Luma_Blank_LUMA_LEVEL_MASK         0x000FFC00UL
#define VDEC_NP_Sync_Luma_Blank_LUMA_LEVEL_SHIFT        10

/* BLANK_LEVEL [29:20] - unsigned */
#define VDEC_NP_Sync_Luma_Blank_BLANK_LEVEL_ALIGN       0
#define VDEC_NP_Sync_Luma_Blank_BLANK_LEVEL_BITS        10
#define VDEC_NP_Sync_Luma_Blank_BLANK_LEVEL_MASK        0x3FF00000UL
#define VDEC_NP_Sync_Luma_Blank_BLANK_LEVEL_SHIFT       20

/* reserved0 [31:30] -  */
#define VDEC_NP_Sync_Luma_Blank_reserved0_ALIGN         0
#define VDEC_NP_Sync_Luma_Blank_reserved0_BITS          2
#define VDEC_NP_Sync_Luma_Blank_reserved0_MASK          0xC0000000UL
#define VDEC_NP_Sync_Luma_Blank_reserved0_SHIFT         30

/**********************************************************************
 *VDEC_Burst_Ampl
 **********************************************************************/
/* BURST_AMPL [09:00] - unsigned */
#define VDEC_NP_Burst_Ampl_BURST_AMPL_ALIGN             0
#define VDEC_NP_Burst_Ampl_BURST_AMPL_BITS              10
#define VDEC_NP_Burst_Ampl_BURST_AMPL_MASK              0x000003FFUL
#define VDEC_NP_Burst_Ampl_BURST_AMPL_SHIFT             0

/* SLICE_LEVEL [19:10] - unsigned */
#define VDEC_NP_Burst_Ampl_SLICE_LEVEL_ALIGN            0
#define VDEC_NP_Burst_Ampl_SLICE_LEVEL_BITS             10
#define VDEC_NP_Burst_Ampl_SLICE_LEVEL_MASK             0x000FFC00UL
#define VDEC_NP_Burst_Ampl_SLICE_LEVEL_SHIFT            10

/* reserved0 [31:20] -  */
#define VDEC_NP_Burst_Ampl_reserved0_ALIGN              0
#define VDEC_NP_Burst_Ampl_reserved0_BITS               12
#define VDEC_NP_Burst_Ampl_reserved0_MASK               0xFFF00000UL
#define VDEC_NP_Burst_Ampl_reserved0_SHIFT              20

/**********************************************************************
 *VDEC_Clamp_Control
 **********************************************************************/
/* CLAMP_START [07:00] - unsigned */
#define VDEC_NP_Clamp_Control_CLAMP_START_ALIGN         0
#define VDEC_NP_Clamp_Control_CLAMP_START_BITS          8
#define VDEC_NP_Clamp_Control_CLAMP_START_MASK          0x000000FFUL
#define VDEC_NP_Clamp_Control_CLAMP_START_SHIFT         0

/* CLAMP_COMPARE [17:08] - unsigned */
#define VDEC_NP_Clamp_Control_CLAMP_COMPARE_ALIGN       0
#define VDEC_NP_Clamp_Control_CLAMP_COMPARE_BITS        10
#define VDEC_NP_Clamp_Control_CLAMP_COMPARE_MASK        0x0003FF00UL
#define VDEC_NP_Clamp_Control_CLAMP_COMPARE_SHIFT       8

/* USE_32_SAMPLES [18:18] - unsigned */
#define VDEC_NP_Clamp_Control_USE_32_SAMPLES_ALIGN      0
#define VDEC_NP_Clamp_Control_USE_32_SAMPLES_BITS       1
#define VDEC_NP_Clamp_Control_USE_32_SAMPLES_MASK       0x00040000UL
#define VDEC_NP_Clamp_Control_USE_32_SAMPLES_SHIFT      18

/* reserved0 [31:19] -  */
#define VDEC_NP_Clamp_Control_reserved0_ALIGN           0
#define VDEC_NP_Clamp_Control_reserved0_BITS            13
#define VDEC_NP_Clamp_Control_reserved0_MASK            0xFFF80000UL
#define VDEC_NP_Clamp_Control_reserved0_SHIFT           19

/**********************************************************************
 *VDEC_Macrov_Setup
 **********************************************************************/
/* PSEUDO_START [04:00] - unsigned */
#define VDEC_NP_Macrov_Setup_PSEUDO_START_ALIGN         0
#define VDEC_NP_Macrov_Setup_PSEUDO_START_BITS          5
#define VDEC_NP_Macrov_Setup_PSEUDO_START_MASK          0x0000001FUL
#define VDEC_NP_Macrov_Setup_PSEUDO_START_SHIFT         0

/* PSEUDO_END [09:05] - unsigned */
#define VDEC_NP_Macrov_Setup_PSEUDO_END_ALIGN           0
#define VDEC_NP_Macrov_Setup_PSEUDO_END_BITS            5
#define VDEC_NP_Macrov_Setup_PSEUDO_END_MASK            0x000003E0UL
#define VDEC_NP_Macrov_Setup_PSEUDO_END_SHIFT           5

/* PSEUDO_THRESHOLD [13:10] - unsigned */
#define VDEC_NP_Macrov_Setup_PSEUDO_THRESHOLD_ALIGN     0
#define VDEC_NP_Macrov_Setup_PSEUDO_THRESHOLD_BITS      4
#define VDEC_NP_Macrov_Setup_PSEUDO_THRESHOLD_MASK      0x00003C00UL
#define VDEC_NP_Macrov_Setup_PSEUDO_THRESHOLD_SHIFT     10

/* CLAMP_GAIN [17:14] - unsigned */
#define VDEC_NP_Macrov_Setup_CLAMP_GAIN_ALIGN           0
#define VDEC_NP_Macrov_Setup_CLAMP_GAIN_BITS            4
#define VDEC_NP_Macrov_Setup_CLAMP_GAIN_MASK            0x0003C000UL
#define VDEC_NP_Macrov_Setup_CLAMP_GAIN_SHIFT           14

/* MACROV_DETECT [18:18] - boolean */
#define VDEC_NP_Macrov_Setup_MACROV_DETECT_ALIGN        0
#define VDEC_NP_Macrov_Setup_MACROV_DETECT_BITS         1
#define VDEC_NP_Macrov_Setup_MACROV_DETECT_MASK         0x00040000UL
#define VDEC_NP_Macrov_Setup_MACROV_DETECT_SHIFT        18

/* reserved0 [31:19] -  */
#define VDEC_NP_Macrov_Setup_reserved0_ALIGN            0
#define VDEC_NP_Macrov_Setup_reserved0_BITS             13
#define VDEC_NP_Macrov_Setup_reserved0_MASK             0xFFF80000UL
#define VDEC_NP_Macrov_Setup_reserved0_SHIFT            19

/**********************************************************************
 *VDEC_Picture_Control
 **********************************************************************/
/* BRIGHTNESS_VALUE [07:00] - unsigned */
#define VDEC_NP_Picture_Control_BRIGHTNESS_VALUE_ALIGN  0
#define VDEC_NP_Picture_Control_BRIGHTNESS_VALUE_BITS   8
#define VDEC_NP_Picture_Control_BRIGHTNESS_VALUE_MASK   0x000000FFUL
#define VDEC_NP_Picture_Control_BRIGHTNESS_VALUE_SHIFT  0

/* CONTRAST_VALUE [16:08] - unsigned */
#define VDEC_NP_Picture_Control_CONTRAST_VALUE_ALIGN    0
#define VDEC_NP_Picture_Control_CONTRAST_VALUE_BITS     9
#define VDEC_NP_Picture_Control_CONTRAST_VALUE_MASK     0x0001FF00UL
#define VDEC_NP_Picture_Control_CONTRAST_VALUE_SHIFT    8

/* TINT_VALUE [24:17] - unsigned */
#define VDEC_NP_Picture_Control_TINT_VALUE_ALIGN        0
#define VDEC_NP_Picture_Control_TINT_VALUE_BITS         8
#define VDEC_NP_Picture_Control_TINT_VALUE_MASK         0x01FE0000UL
#define VDEC_NP_Picture_Control_TINT_VALUE_SHIFT        17

/* SATURATION_VALUE [31:25] - unsigned */
#define VDEC_NP_Picture_Control_SATURATION_VALUE_ALIGN  0
#define VDEC_NP_Picture_Control_SATURATION_VALUE_BITS   7
#define VDEC_NP_Picture_Control_SATURATION_VALUE_MASK   0xFE000000UL
#define VDEC_NP_Picture_Control_SATURATION_VALUE_SHIFT  25

/**********************************************************************
 *VDEC_Picture_Adjust
 **********************************************************************/
/* CORING_DETAIL [00:00] - unsigned */
#define VDEC_NP_Picture_Adjust_CORING_DETAIL_ALIGN      0
#define VDEC_NP_Picture_Adjust_CORING_DETAIL_BITS       1
#define VDEC_NP_Picture_Adjust_CORING_DETAIL_MASK       0x00000001UL
#define VDEC_NP_Picture_Adjust_CORING_DETAIL_SHIFT      0

/* CORING_MAX_Y [06:01] - unsigned */
#define VDEC_NP_Picture_Adjust_CORING_MAX_Y_ALIGN       0
#define VDEC_NP_Picture_Adjust_CORING_MAX_Y_BITS        6
#define VDEC_NP_Picture_Adjust_CORING_MAX_Y_MASK        0x0000007EUL
#define VDEC_NP_Picture_Adjust_CORING_MAX_Y_SHIFT       1

/* CORING_MAX_X [10:07] - unsigned */
#define VDEC_NP_Picture_Adjust_CORING_MAX_X_ALIGN       0
#define VDEC_NP_Picture_Adjust_CORING_MAX_X_BITS        4
#define VDEC_NP_Picture_Adjust_CORING_MAX_X_MASK        0x00000780UL
#define VDEC_NP_Picture_Adjust_CORING_MAX_X_SHIFT       7

/* reserved0 [31:11] -  */
#define VDEC_NP_Picture_Adjust_reserved0_ALIGN          0
#define VDEC_NP_Picture_Adjust_reserved0_BITS           21
#define VDEC_NP_Picture_Adjust_reserved0_MASK           0xFFFFF800UL
#define VDEC_NP_Picture_Adjust_reserved0_SHIFT          11

/**********************************************************************
 *VDEC_Subcarrier_Freq
 **********************************************************************/
/* FREQUENCY [31:00] - unsigned */
#define VDEC_NP_Subcarrier_Freq_FREQUENCY_ALIGN         0
#define VDEC_NP_Subcarrier_Freq_FREQUENCY_BITS          32
#define VDEC_NP_Subcarrier_Freq_FREQUENCY_MASK          0xFFFFFFFFUL
#define VDEC_NP_Subcarrier_Freq_FREQUENCY_SHIFT         0

/**********************************************************************
 *VDEC_Luma_Filter_012
 **********************************************************************/
/* TAP0 [08:00] - unsigned */
#define VDEC_NP_Luma_Filter_012_TAP0_ALIGN              0
#define VDEC_NP_Luma_Filter_012_TAP0_BITS               9
#define VDEC_NP_Luma_Filter_012_TAP0_MASK               0x000001FFUL
#define VDEC_NP_Luma_Filter_012_TAP0_SHIFT              0

/* TAP1 [17:09] - unsigned */
#define VDEC_NP_Luma_Filter_012_TAP1_ALIGN              0
#define VDEC_NP_Luma_Filter_012_TAP1_BITS               9
#define VDEC_NP_Luma_Filter_012_TAP1_MASK               0x0003FE00UL
#define VDEC_NP_Luma_Filter_012_TAP1_SHIFT              9

/* TAP2 [26:18] - unsigned */
#define VDEC_NP_Luma_Filter_012_TAP2_ALIGN              0
#define VDEC_NP_Luma_Filter_012_TAP2_BITS               9
#define VDEC_NP_Luma_Filter_012_TAP2_MASK               0x07FC0000UL
#define VDEC_NP_Luma_Filter_012_TAP2_SHIFT              18

/* reserved0 [31:27] -  */
#define VDEC_NP_Luma_Filter_012_reserved0_ALIGN         0
#define VDEC_NP_Luma_Filter_012_reserved0_BITS          5
#define VDEC_NP_Luma_Filter_012_reserved0_MASK          0xF8000000UL
#define VDEC_NP_Luma_Filter_012_reserved0_SHIFT         27

/**********************************************************************
 *VDEC_Luma_Filter_345
 **********************************************************************/
/* TAP3 [08:00] - unsigned */
#define VDEC_NP_Luma_Filter_345_TAP3_ALIGN              0
#define VDEC_NP_Luma_Filter_345_TAP3_BITS               9
#define VDEC_NP_Luma_Filter_345_TAP3_MASK               0x000001FFUL
#define VDEC_NP_Luma_Filter_345_TAP3_SHIFT              0

/* TAP4 [17:09] - unsigned */
#define VDEC_NP_Luma_Filter_345_TAP4_ALIGN              0
#define VDEC_NP_Luma_Filter_345_TAP4_BITS               9
#define VDEC_NP_Luma_Filter_345_TAP4_MASK               0x0003FE00UL
#define VDEC_NP_Luma_Filter_345_TAP4_SHIFT              9

/* TAP5 [26:18] - unsigned */
#define VDEC_NP_Luma_Filter_345_TAP5_ALIGN              0
#define VDEC_NP_Luma_Filter_345_TAP5_BITS               9
#define VDEC_NP_Luma_Filter_345_TAP5_MASK               0x07FC0000UL
#define VDEC_NP_Luma_Filter_345_TAP5_SHIFT              18

/* reserved0 [31:27] -  */
#define VDEC_NP_Luma_Filter_345_reserved0_ALIGN         0
#define VDEC_NP_Luma_Filter_345_reserved0_BITS          5
#define VDEC_NP_Luma_Filter_345_reserved0_MASK          0xF8000000UL
#define VDEC_NP_Luma_Filter_345_reserved0_SHIFT         27

/**********************************************************************
 *VDEC_Luma_filter_6
 **********************************************************************/
/* TAP6 [08:00] - unsigned */
#define VDEC_NP_Luma_filter_6_TAP6_ALIGN                0
#define VDEC_NP_Luma_filter_6_TAP6_BITS                 9
#define VDEC_NP_Luma_filter_6_TAP6_MASK                 0x000001FFUL
#define VDEC_NP_Luma_filter_6_TAP6_SHIFT                0

/* BYPASS [09:09] - boolean */
#define VDEC_NP_Luma_filter_6_BYPASS_ALIGN              0
#define VDEC_NP_Luma_filter_6_BYPASS_BITS               1
#define VDEC_NP_Luma_filter_6_BYPASS_MASK               0x00000200UL
#define VDEC_NP_Luma_filter_6_BYPASS_SHIFT              9

/* reserved0 [31:10] -  */
#define VDEC_NP_Luma_filter_6_reserved0_ALIGN           0
#define VDEC_NP_Luma_filter_6_reserved0_BITS            22
#define VDEC_NP_Luma_filter_6_reserved0_MASK            0xFFFFFC00UL
#define VDEC_NP_Luma_filter_6_reserved0_SHIFT           10

/**********************************************************************
 *VDEC_Besrc_output
 **********************************************************************/
/* SIZE [09:00] - unsigned */
#define VDEC_NP_Besrc_output_SIZE_ALIGN                 0
#define VDEC_NP_Besrc_output_SIZE_BITS                  10
#define VDEC_NP_Besrc_output_SIZE_MASK                  0x000003FFUL
#define VDEC_NP_Besrc_output_SIZE_SHIFT                 0

/* DISABLE_SRC [10:10] - boolean */
#define VDEC_NP_Besrc_output_DISABLE_SRC_ALIGN          0
#define VDEC_NP_Besrc_output_DISABLE_SRC_BITS           1
#define VDEC_NP_Besrc_output_DISABLE_SRC_MASK           0x00000400UL
#define VDEC_NP_Besrc_output_DISABLE_SRC_SHIFT          10

/* SWAP [11:11] - boolean */
#define VDEC_NP_Besrc_output_SWAP_ALIGN                 0
#define VDEC_NP_Besrc_output_SWAP_BITS                  1
#define VDEC_NP_Besrc_output_SWAP_MASK                  0x00000800UL
#define VDEC_NP_Besrc_output_SWAP_SHIFT                 11

/* reserved0 [31:12] -  */
#define VDEC_NP_Besrc_output_reserved0_ALIGN            0
#define VDEC_NP_Besrc_output_reserved0_BITS             20
#define VDEC_NP_Besrc_output_reserved0_MASK             0xFFFFF000UL
#define VDEC_NP_Besrc_output_reserved0_SHIFT            12

/**********************************************************************
 *VDEC_Besrc_fifo
 **********************************************************************/
/* READ_START [08:00] - unsigned */
#define VDEC_NP_Besrc_fifo_READ_START_ALIGN             0
#define VDEC_NP_Besrc_fifo_READ_START_BITS              9
#define VDEC_NP_Besrc_fifo_READ_START_MASK              0x000001FFUL
#define VDEC_NP_Besrc_fifo_READ_START_SHIFT             0

/* YWRITE_START [17:09] - unsigned */
#define VDEC_NP_Besrc_fifo_YWRITE_START_ALIGN           0
#define VDEC_NP_Besrc_fifo_YWRITE_START_BITS            9
#define VDEC_NP_Besrc_fifo_YWRITE_START_MASK            0x0003FE00UL
#define VDEC_NP_Besrc_fifo_YWRITE_START_SHIFT           9

/* CWRITE_START [26:18] - unsigned */
#define VDEC_NP_Besrc_fifo_CWRITE_START_ALIGN           0
#define VDEC_NP_Besrc_fifo_CWRITE_START_BITS            9
#define VDEC_NP_Besrc_fifo_CWRITE_START_MASK            0x07FC0000UL
#define VDEC_NP_Besrc_fifo_CWRITE_START_SHIFT           18

/* BESRC_START [28:27] - unsigned */
#define VDEC_NP_Besrc_fifo_BESRC_START_ALIGN            0
#define VDEC_NP_Besrc_fifo_BESRC_START_BITS             2
#define VDEC_NP_Besrc_fifo_BESRC_START_MASK             0x18000000UL
#define VDEC_NP_Besrc_fifo_BESRC_START_SHIFT            27

/* reserved0 [31:29] -  */
#define VDEC_NP_Besrc_fifo_reserved0_ALIGN              0
#define VDEC_NP_Besrc_fifo_reserved0_BITS               3
#define VDEC_NP_Besrc_fifo_reserved0_MASK               0xE0000000UL
#define VDEC_NP_Besrc_fifo_reserved0_SHIFT              29

/**********************************************************************
 *VDEC_Acgc
 **********************************************************************/
/* SW_GAIN [08:00] - unsigned */
#define VDEC_NP_Acgc_SW_GAIN_ALIGN                      0
#define VDEC_NP_Acgc_SW_GAIN_BITS                       9
#define VDEC_NP_Acgc_SW_GAIN_MASK                       0x000001FFUL
#define VDEC_NP_Acgc_SW_GAIN_SHIFT                      0

/* TYPE [09:09] - boolean */
#define VDEC_NP_Acgc_TYPE_ALIGN                         0
#define VDEC_NP_Acgc_TYPE_BITS                          1
#define VDEC_NP_Acgc_TYPE_MASK                          0x00000200UL
#define VDEC_NP_Acgc_TYPE_SHIFT                         9
#define VDEC_NP_Acgc_TYPE_MANUAL                        0
#define VDEC_NP_Acgc_TYPE_AUTO                          1

/* REFERENCE [17:10] - unsigned */
#define VDEC_NP_Acgc_REFERENCE_ALIGN                    0
#define VDEC_NP_Acgc_REFERENCE_BITS                     8
#define VDEC_NP_Acgc_REFERENCE_MASK                     0x0003FC00UL
#define VDEC_NP_Acgc_REFERENCE_SHIFT                    10

/* THRESHOLD [21:18] - unsigned */
#define VDEC_NP_Acgc_THRESHOLD_ALIGN                    0
#define VDEC_NP_Acgc_THRESHOLD_BITS                     4
#define VDEC_NP_Acgc_THRESHOLD_MASK                     0x003C0000UL
#define VDEC_NP_Acgc_THRESHOLD_SHIFT                    18

/* ACC_ENABLE [22:22] - boolean */
#define VDEC_NP_Acgc_ACC_ENABLE_ALIGN                   0
#define VDEC_NP_Acgc_ACC_ENABLE_BITS                    1
#define VDEC_NP_Acgc_ACC_ENABLE_MASK                    0x00400000UL
#define VDEC_NP_Acgc_ACC_ENABLE_SHIFT                   22

/* GAIN_SELECT [24:23] - unsigned */
#define VDEC_NP_Acgc_GAIN_SELECT_ALIGN                  0
#define VDEC_NP_Acgc_GAIN_SELECT_BITS                   2
#define VDEC_NP_Acgc_GAIN_SELECT_MASK                   0x01800000UL
#define VDEC_NP_Acgc_GAIN_SELECT_SHIFT                  23

/* FILTER_GAIN [27:25] - unsigned */
#define VDEC_NP_Acgc_FILTER_GAIN_ALIGN                  0
#define VDEC_NP_Acgc_FILTER_GAIN_BITS                   3
#define VDEC_NP_Acgc_FILTER_GAIN_MASK                   0x0E000000UL
#define VDEC_NP_Acgc_FILTER_GAIN_SHIFT                  25

/* LOCK_STATUS [28:28] - boolean */
#define VDEC_NP_Acgc_LOCK_STATUS_ALIGN                  0
#define VDEC_NP_Acgc_LOCK_STATUS_BITS                   1
#define VDEC_NP_Acgc_LOCK_STATUS_MASK                   0x10000000UL
#define VDEC_NP_Acgc_LOCK_STATUS_SHIFT                  28

/* reserved0 [31:29] -  */
#define VDEC_NP_Acgc_reserved0_ALIGN                    0
#define VDEC_NP_Acgc_reserved0_BITS                     3
#define VDEC_NP_Acgc_reserved0_MASK                     0xE0000000UL
#define VDEC_NP_Acgc_reserved0_SHIFT                    29

/**********************************************************************
 *VDEC_Chroma_lock
 **********************************************************************/
/* LOOP_GAIN [02:00] - unsigned */
#define VDEC_NP_Chroma_lock_LOOP_GAIN_ALIGN             0
#define VDEC_NP_Chroma_lock_LOOP_GAIN_BITS              3
#define VDEC_NP_Chroma_lock_LOOP_GAIN_MASK              0x00000007UL
#define VDEC_NP_Chroma_lock_LOOP_GAIN_SHIFT             0

/* MODE [03:03] - boolean */
#define VDEC_NP_Chroma_lock_MODE_ALIGN                  0
#define VDEC_NP_Chroma_lock_MODE_BITS                   1
#define VDEC_NP_Chroma_lock_MODE_MASK                   0x00000008UL
#define VDEC_NP_Chroma_lock_MODE_SHIFT                  3
#define VDEC_NP_Chroma_lock_MODE_PLL                    0
#define VDEC_NP_Chroma_lock_MODE_LOCK                   1

/* THRESHOLD [07:04] - unsigned */
#define VDEC_NP_Chroma_lock_THRESHOLD_ALIGN             0
#define VDEC_NP_Chroma_lock_THRESHOLD_BITS              4
#define VDEC_NP_Chroma_lock_THRESHOLD_MASK              0x000000F0UL
#define VDEC_NP_Chroma_lock_THRESHOLD_SHIFT             4

/* ACC_ENABLE [08:08] - boolean */
#define VDEC_NP_Chroma_lock_ACC_ENABLE_ALIGN            0
#define VDEC_NP_Chroma_lock_ACC_ENABLE_BITS             1
#define VDEC_NP_Chroma_lock_ACC_ENABLE_MASK             0x00000100UL
#define VDEC_NP_Chroma_lock_ACC_ENABLE_SHIFT            8

/* GAIN_SELECT [10:09] - unsigned */
#define VDEC_NP_Chroma_lock_GAIN_SELECT_ALIGN           0
#define VDEC_NP_Chroma_lock_GAIN_SELECT_BITS            2
#define VDEC_NP_Chroma_lock_GAIN_SELECT_MASK            0x00000600UL
#define VDEC_NP_Chroma_lock_GAIN_SELECT_SHIFT           9

/* FILTER_GAIN [13:11] - unsigned */
#define VDEC_NP_Chroma_lock_FILTER_GAIN_ALIGN           0
#define VDEC_NP_Chroma_lock_FILTER_GAIN_BITS            3
#define VDEC_NP_Chroma_lock_FILTER_GAIN_MASK            0x00003800UL
#define VDEC_NP_Chroma_lock_FILTER_GAIN_SHIFT           11

/* STATUS [14:14] - boolean */
#define VDEC_NP_Chroma_lock_STATUS_ALIGN                0
#define VDEC_NP_Chroma_lock_STATUS_BITS                 1
#define VDEC_NP_Chroma_lock_STATUS_MASK                 0x00004000UL
#define VDEC_NP_Chroma_lock_STATUS_SHIFT                14

/* reserved0 [31:15] -  */
#define VDEC_NP_Chroma_lock_reserved0_ALIGN             0
#define VDEC_NP_Chroma_lock_reserved0_BITS              17
#define VDEC_NP_Chroma_lock_reserved0_MASK              0xFFFF8000UL
#define VDEC_NP_Chroma_lock_reserved0_SHIFT             15

/**********************************************************************
 *VDEC_Burst_Gate
 **********************************************************************/
/* WIDE_START [07:00] - unsigned */
#define VDEC_NP_Burst_Gate_WIDE_START_ALIGN             0
#define VDEC_NP_Burst_Gate_WIDE_START_BITS              8
#define VDEC_NP_Burst_Gate_WIDE_START_MASK              0x000000FFUL
#define VDEC_NP_Burst_Gate_WIDE_START_SHIFT             0

/* WIDE_END [15:08] - unsigned */
#define VDEC_NP_Burst_Gate_WIDE_END_ALIGN               0
#define VDEC_NP_Burst_Gate_WIDE_END_BITS                8
#define VDEC_NP_Burst_Gate_WIDE_END_MASK                0x0000FF00UL
#define VDEC_NP_Burst_Gate_WIDE_END_SHIFT               8

/* NARROW_START [23:16] - unsigned */
#define VDEC_NP_Burst_Gate_NARROW_START_ALIGN           0
#define VDEC_NP_Burst_Gate_NARROW_START_BITS            8
#define VDEC_NP_Burst_Gate_NARROW_START_MASK            0x00FF0000UL
#define VDEC_NP_Burst_Gate_NARROW_START_SHIFT           16

/* NARROW_END [31:24] - unsigned */
#define VDEC_NP_Burst_Gate_NARROW_END_ALIGN             0
#define VDEC_NP_Burst_Gate_NARROW_END_BITS              8
#define VDEC_NP_Burst_Gate_NARROW_END_MASK              0xFF000000UL
#define VDEC_NP_Burst_Gate_NARROW_END_SHIFT             24

/**********************************************************************
 *VDEC_Vit_agc1
 **********************************************************************/
/* FIELD0_START [09:00] - unsigned */
#define VDEC_NP_Vit_agc1_FIELD0_START_ALIGN             0
#define VDEC_NP_Vit_agc1_FIELD0_START_BITS              10
#define VDEC_NP_Vit_agc1_FIELD0_START_MASK              0x000003FFUL
#define VDEC_NP_Vit_agc1_FIELD0_START_SHIFT             0

/* FIELD0_END [19:10] - unsigned */
#define VDEC_NP_Vit_agc1_FIELD0_END_ALIGN               0
#define VDEC_NP_Vit_agc1_FIELD0_END_BITS                10
#define VDEC_NP_Vit_agc1_FIELD0_END_MASK                0x000FFC00UL
#define VDEC_NP_Vit_agc1_FIELD0_END_SHIFT               10

/* SWITCH [20:20] - boolean */
#define VDEC_NP_Vit_agc1_SWITCH_ALIGN                   0
#define VDEC_NP_Vit_agc1_SWITCH_BITS                    1
#define VDEC_NP_Vit_agc1_SWITCH_MASK                    0x00100000UL
#define VDEC_NP_Vit_agc1_SWITCH_SHIFT                   20

/* reserved0 [31:21] -  */
#define VDEC_NP_Vit_agc1_reserved0_ALIGN                0
#define VDEC_NP_Vit_agc1_reserved0_BITS                 11
#define VDEC_NP_Vit_agc1_reserved0_MASK                 0xFFE00000UL
#define VDEC_NP_Vit_agc1_reserved0_SHIFT                21

/**********************************************************************
 *VDEC_Vit_agc2
 **********************************************************************/
/* FIELD1_START [09:00] - unsigned */
#define VDEC_NP_Vit_agc2_FIELD1_START_ALIGN             0
#define VDEC_NP_Vit_agc2_FIELD1_START_BITS              10
#define VDEC_NP_Vit_agc2_FIELD1_START_MASK              0x000003FFUL
#define VDEC_NP_Vit_agc2_FIELD1_START_SHIFT             0

/* FIELD1_END [19:10] - unsigned */
#define VDEC_NP_Vit_agc2_FIELD1_END_ALIGN               0
#define VDEC_NP_Vit_agc2_FIELD1_END_BITS                10
#define VDEC_NP_Vit_agc2_FIELD1_END_MASK                0x000FFC00UL
#define VDEC_NP_Vit_agc2_FIELD1_END_SHIFT               10

/* reserved0 [31:20] -  */
#define VDEC_NP_Vit_agc2_reserved0_ALIGN                0
#define VDEC_NP_Vit_agc2_reserved0_BITS                 12
#define VDEC_NP_Vit_agc2_reserved0_MASK                 0xFFF00000UL
#define VDEC_NP_Vit_agc2_reserved0_SHIFT                20

/**********************************************************************
 *VDEC_Misc
 **********************************************************************/
/* BLACK_LEVEL [05:00] - unsigned */
#define VDEC_NP_Misc_BLACK_LEVEL_ALIGN                  0
#define VDEC_NP_Misc_BLACK_LEVEL_BITS                   6
#define VDEC_NP_Misc_BLACK_LEVEL_MASK                   0x0000003FUL
#define VDEC_NP_Misc_BLACK_LEVEL_SHIFT                  0

/* SLICE_LEVEL [15:06] - unsigned */
#define VDEC_NP_Misc_SLICE_LEVEL_ALIGN                  0
#define VDEC_NP_Misc_SLICE_LEVEL_BITS                   10
#define VDEC_NP_Misc_SLICE_LEVEL_MASK                   0x0000FFC0UL
#define VDEC_NP_Misc_SLICE_LEVEL_SHIFT                  6

/* SLICE_SELECTION [17:16] - unsigned */
#define VDEC_NP_Misc_SLICE_SELECTION_ALIGN              0
#define VDEC_NP_Misc_SLICE_SELECTION_BITS               2
#define VDEC_NP_Misc_SLICE_SELECTION_MASK               0x00030000UL
#define VDEC_NP_Misc_SLICE_SELECTION_SHIFT              16

/* CHROMA_CORE_VALUE [22:18] - unsigned */
#define VDEC_NP_Misc_CHROMA_CORE_VALUE_ALIGN            0
#define VDEC_NP_Misc_CHROMA_CORE_VALUE_BITS             5
#define VDEC_NP_Misc_CHROMA_CORE_VALUE_MASK             0x007C0000UL
#define VDEC_NP_Misc_CHROMA_CORE_VALUE_SHIFT            18

/* LUMA_CORE_VALUE [27:23] - unsigned */
#define VDEC_NP_Misc_LUMA_CORE_VALUE_ALIGN              0
#define VDEC_NP_Misc_LUMA_CORE_VALUE_BITS               5
#define VDEC_NP_Misc_LUMA_CORE_VALUE_MASK               0x0F800000UL
#define VDEC_NP_Misc_LUMA_CORE_VALUE_SHIFT              23

/* reserved0 [31:28] -  */
#define VDEC_NP_Misc_reserved0_ALIGN                    0
#define VDEC_NP_Misc_reserved0_BITS                     4
#define VDEC_NP_Misc_reserved0_MASK                     0xF0000000UL
#define VDEC_NP_Misc_reserved0_SHIFT                    28

/**********************************************************************
 *VDEC_Test
 **********************************************************************/
/* BIST_ENABLE [00:00] - boolean */
#define VDEC_NP_Test_BIST_ENABLE_ALIGN                  0
#define VDEC_NP_Test_BIST_ENABLE_BITS                   1
#define VDEC_NP_Test_BIST_ENABLE_MASK                   0x00000001UL
#define VDEC_NP_Test_BIST_ENABLE_SHIFT                  0

/* BIST_DONE [01:01] - boolean */
#define VDEC_NP_Test_BIST_DONE_ALIGN                    0
#define VDEC_NP_Test_BIST_DONE_BITS                     1
#define VDEC_NP_Test_BIST_DONE_MASK                     0x00000002UL
#define VDEC_NP_Test_BIST_DONE_SHIFT                    1

/* BIST_FAIL [05:02] - unsigned */
#define VDEC_NP_Test_BIST_FAIL_ALIGN                    0
#define VDEC_NP_Test_BIST_FAIL_BITS                     4
#define VDEC_NP_Test_BIST_FAIL_MASK                     0x0000003CUL
#define VDEC_NP_Test_BIST_FAIL_SHIFT                    2

/* TEST_MODE [06:06] - boolean */
#define VDEC_NP_Test_TEST_MODE_ALIGN                    0
#define VDEC_NP_Test_TEST_MODE_BITS                     1
#define VDEC_NP_Test_TEST_MODE_MASK                     0x00000040UL
#define VDEC_NP_Test_TEST_MODE_SHIFT                    6
#define VDEC_NP_Test_TEST_MODE_OFF                      0
#define VDEC_NP_Test_TEST_MODE_ON                       1

/* TEST_SELECT [08:07] - unsigned */
#define VDEC_NP_Test_TEST_SELECT_ALIGN                  0
#define VDEC_NP_Test_TEST_SELECT_BITS                   2
#define VDEC_NP_Test_TEST_SELECT_MASK                   0x00000180UL
#define VDEC_NP_Test_TEST_SELECT_SHIFT                  7

/* BESRC_DEBUG [09:09] - boolean */
#define VDEC_NP_Test_BESRC_DEBUG_ALIGN                  0
#define VDEC_NP_Test_BESRC_DEBUG_BITS                   1
#define VDEC_NP_Test_BESRC_DEBUG_MASK                   0x00000200UL
#define VDEC_NP_Test_BESRC_DEBUG_SHIFT                  9
#define VDEC_NP_Test_BESRC_DEBUG_OFF                    0
#define VDEC_NP_Test_BESRC_DEBUG_ON                     1

/* reserved0 [31:10] -  */
#define VDEC_NP_Test_reserved0_ALIGN                    0
#define VDEC_NP_Test_reserved0_BITS                     22
#define VDEC_NP_Test_reserved0_MASK                     0xFFFFFC00UL
#define VDEC_NP_Test_reserved0_SHIFT                    10

/**********************************************************************
 *IIC_CHIP_ADDRESS
 **********************************************************************/
/* reserved0 [00:00] -  */
#define IIC_CHIP_ADDRESS_reserved0_ALIGN                0
#define IIC_CHIP_ADDRESS_reserved0_BITS                 1
#define IIC_CHIP_ADDRESS_reserved0_MASK                 0x00000001UL
#define IIC_CHIP_ADDRESS_reserved0_SHIFT                0

/* CHIP_ADDRESS [07:01] - unsigned */
#define IIC_CHIP_ADDRESS_CHIP_ADDRESS_ALIGN             0
#define IIC_CHIP_ADDRESS_CHIP_ADDRESS_BITS              7
#define IIC_CHIP_ADDRESS_CHIP_ADDRESS_MASK              0x000000FEUL
#define IIC_CHIP_ADDRESS_CHIP_ADDRESS_SHIFT             1

/* reserved1 [31:08] -  */
#define IIC_CHIP_ADDRESS_reserved1_ALIGN                0
#define IIC_CHIP_ADDRESS_reserved1_BITS                 24
#define IIC_CHIP_ADDRESS_reserved1_MASK                 0xFFFFFF00UL
#define IIC_CHIP_ADDRESS_reserved1_SHIFT                8

/**********************************************************************
 *IIC_DATA_IN_BYTE0
 **********************************************************************/
/* DATA_IN_0 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE0_DATA_IN_0_ALIGN               0
#define IIC_DATA_IN_BYTE0_DATA_IN_0_BITS                8
#define IIC_DATA_IN_BYTE0_DATA_IN_0_MASK                0x000000FFUL
#define IIC_DATA_IN_BYTE0_DATA_IN_0_SHIFT               0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE0_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE0_reserved0_BITS                24
#define IIC_DATA_IN_BYTE0_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE0_reserved0_SHIFT               8

/**********************************************************************
 *IIC_DATA_IN_BYTE1
 **********************************************************************/
/* DATA_IN_1 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE1_DATA_IN_1_ALIGN               0
#define IIC_DATA_IN_BYTE1_DATA_IN_1_BITS                8
#define IIC_DATA_IN_BYTE1_DATA_IN_1_MASK                0x000000FFUL
#define IIC_DATA_IN_BYTE1_DATA_IN_1_SHIFT               0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE1_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE1_reserved0_BITS                24
#define IIC_DATA_IN_BYTE1_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE1_reserved0_SHIFT               8

/**********************************************************************
 *IIC_DATA_IN_BYTE2
 **********************************************************************/
/* DATA_IN_2 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE2_DATA_IN_2_ALIGN               0
#define IIC_DATA_IN_BYTE2_DATA_IN_2_BITS                8
#define IIC_DATA_IN_BYTE2_DATA_IN_2_MASK                0x000000FFUL
#define IIC_DATA_IN_BYTE2_DATA_IN_2_SHIFT               0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE2_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE2_reserved0_BITS                24
#define IIC_DATA_IN_BYTE2_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE2_reserved0_SHIFT               8

/**********************************************************************
 *IIC_DATA_IN_BYTE3
 **********************************************************************/
/* DATA_IN_3 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE3_DATA_IN_3_ALIGN               0
#define IIC_DATA_IN_BYTE3_DATA_IN_3_BITS                8
#define IIC_DATA_IN_BYTE3_DATA_IN_3_MASK                0x000000FFUL
#define IIC_DATA_IN_BYTE3_DATA_IN_3_SHIFT               0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE3_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE3_reserved0_BITS                24
#define IIC_DATA_IN_BYTE3_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE3_reserved0_SHIFT               8

/**********************************************************************
 *IIC_DATA_IN_BYTE4
 **********************************************************************/
/* DATA_OUT_4 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE4_DATA_OUT_4_ALIGN              0
#define IIC_DATA_IN_BYTE4_DATA_OUT_4_BITS               8
#define IIC_DATA_IN_BYTE4_DATA_OUT_4_MASK               0x000000FFUL
#define IIC_DATA_IN_BYTE4_DATA_OUT_4_SHIFT              0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE4_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE4_reserved0_BITS                24
#define IIC_DATA_IN_BYTE4_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE4_reserved0_SHIFT               8

/**********************************************************************
 *IIC_DATA_IN_BYTE5
 **********************************************************************/
/* DATA_IN_5 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE5_DATA_IN_5_ALIGN               0
#define IIC_DATA_IN_BYTE5_DATA_IN_5_BITS                8
#define IIC_DATA_IN_BYTE5_DATA_IN_5_MASK                0x000000FFUL
#define IIC_DATA_IN_BYTE5_DATA_IN_5_SHIFT               0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE5_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE5_reserved0_BITS                24
#define IIC_DATA_IN_BYTE5_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE5_reserved0_SHIFT               8

/**********************************************************************
 *IIC_DATA_IN_BYTE6
 **********************************************************************/
/* DATA_IN_6 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE6_DATA_IN_6_ALIGN               0
#define IIC_DATA_IN_BYTE6_DATA_IN_6_BITS                8
#define IIC_DATA_IN_BYTE6_DATA_IN_6_MASK                0x000000FFUL
#define IIC_DATA_IN_BYTE6_DATA_IN_6_SHIFT               0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE6_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE6_reserved0_BITS                24
#define IIC_DATA_IN_BYTE6_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE6_reserved0_SHIFT               8

/**********************************************************************
 *IIC_DATA_IN_BYTE7
 **********************************************************************/
/* DATA_IN_7 [07:00] - unsigned */
#define IIC_DATA_IN_BYTE7_DATA_IN_7_ALIGN               0
#define IIC_DATA_IN_BYTE7_DATA_IN_7_BITS                8
#define IIC_DATA_IN_BYTE7_DATA_IN_7_MASK                0x000000FFUL
#define IIC_DATA_IN_BYTE7_DATA_IN_7_SHIFT               0

/* reserved0 [31:08] -  */
#define IIC_DATA_IN_BYTE7_reserved0_ALIGN               0
#define IIC_DATA_IN_BYTE7_reserved0_BITS                24
#define IIC_DATA_IN_BYTE7_reserved0_MASK                0xFFFFFF00UL
#define IIC_DATA_IN_BYTE7_reserved0_SHIFT               8

/**********************************************************************
 *IIC_CNT_REG
 **********************************************************************/
/* CNT_REG1 [03:00] - unsigned */
#define IIC_CNT_REG_CNT_REG1_ALIGN                      0
#define IIC_CNT_REG_CNT_REG1_BITS                       4
#define IIC_CNT_REG_CNT_REG1_MASK                       0x0000000FUL
#define IIC_CNT_REG_CNT_REG1_SHIFT                      0

/* CNT_REG2 [07:04] - unsigned */
#define IIC_CNT_REG_CNT_REG2_ALIGN                      0
#define IIC_CNT_REG_CNT_REG2_BITS                       4
#define IIC_CNT_REG_CNT_REG2_MASK                       0x000000F0UL
#define IIC_CNT_REG_CNT_REG2_SHIFT                      4

/* reserved0 [31:08] -  */
#define IIC_CNT_REG_reserved0_ALIGN                     0
#define IIC_CNT_REG_reserved0_BITS                      24
#define IIC_CNT_REG_reserved0_MASK                      0xFFFFFF00UL
#define IIC_CNT_REG_reserved0_SHIFT                     8

/**********************************************************************
 *IIC_CTL_REG
 **********************************************************************/
/* DTF [01:00] - unsigned */
#define IIC_CTL_REG_DTF_ALIGN                           0
#define IIC_CTL_REG_DTF_BITS                            2
#define IIC_CTL_REG_DTF_MASK                            0x00000003UL
#define IIC_CTL_REG_DTF_SHIFT                           0

/* DEGLITCH_DIS [02:02] - boolean */
#define IIC_CTL_REG_DEGLITCH_DIS_ALIGN                  0
#define IIC_CTL_REG_DEGLITCH_DIS_BITS                   1
#define IIC_CTL_REG_DEGLITCH_DIS_MASK                   0x00000004UL
#define IIC_CTL_REG_DEGLITCH_DIS_SHIFT                  2

/* DELAY_DIS [03:03] - boolean */
#define IIC_CTL_REG_DELAY_DIS_ALIGN                     0
#define IIC_CTL_REG_DELAY_DIS_BITS                      1
#define IIC_CTL_REG_DELAY_DIS_MASK                      0x00000008UL
#define IIC_CTL_REG_DELAY_DIS_SHIFT                     3

/* SCL_SEL [05:04] - unsigned */
#define IIC_CTL_REG_SCL_SEL_ALIGN                       0
#define IIC_CTL_REG_SCL_SEL_BITS                        2
#define IIC_CTL_REG_SCL_SEL_MASK                        0x00000030UL
#define IIC_CTL_REG_SCL_SEL_SHIFT                       4

/* INT_EN [06:06] - boolean */
#define IIC_CTL_REG_INT_EN_ALIGN                        0
#define IIC_CTL_REG_INT_EN_BITS                         1
#define IIC_CTL_REG_INT_EN_MASK                         0x00000040UL
#define IIC_CTL_REG_INT_EN_SHIFT                        6

/* SCL_DIV [07:07] - boolean */
#define IIC_CTL_REG_SCL_DIV_ALIGN                       0
#define IIC_CTL_REG_SCL_DIV_BITS                        1
#define IIC_CTL_REG_SCL_DIV_MASK                        0x00000080UL
#define IIC_CTL_REG_SCL_DIV_SHIFT                       7

/* reserved0 [31:08] -  */
#define IIC_CTL_REG_reserved0_ALIGN                     0
#define IIC_CTL_REG_reserved0_BITS                      24
#define IIC_CTL_REG_reserved0_MASK                      0xFFFFFF00UL
#define IIC_CTL_REG_reserved0_SHIFT                     8

/**********************************************************************
 *IIC_GO
 **********************************************************************/
/* ENABLE [00:00] - boolean */
#define IIC_GO_ENABLE_ALIGN                             0
#define IIC_GO_ENABLE_BITS                              1
#define IIC_GO_ENABLE_MASK                              0x00000001UL
#define IIC_GO_ENABLE_SHIFT                             0

/* INTRP [01:01] - boolean */
#define IIC_GO_INTRP_ALIGN                              0
#define IIC_GO_INTRP_BITS                               1
#define IIC_GO_INTRP_MASK                               0x00000002UL
#define IIC_GO_INTRP_SHIFT                              1

/* NO_ACK [02:02] - boolean */
#define IIC_GO_NO_ACK_ALIGN                             0
#define IIC_GO_NO_ACK_BITS                              1
#define IIC_GO_NO_ACK_MASK                              0x00000004UL
#define IIC_GO_NO_ACK_SHIFT                             2

/* reserved0 [31:03] -  */
#define IIC_GO_reserved0_ALIGN                          0
#define IIC_GO_reserved0_BITS                           29
#define IIC_GO_reserved0_MASK                           0xFFFFFFF8UL
#define IIC_GO_reserved0_SHIFT                          3

/**********************************************************************
 *IIC_DATA_OUT_BYTE0
 **********************************************************************/
/* DATA_OUT_0 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE0_DATA_OUT_0_ALIGN             0
#define IIC_DATA_OUT_BYTE0_DATA_OUT_0_BITS              8
#define IIC_DATA_OUT_BYTE0_DATA_OUT_0_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE0_DATA_OUT_0_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE0_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE0_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE0_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE0_reserved0_SHIFT              8

/**********************************************************************
 *IIC_DATA_OUT_BYTE1
 **********************************************************************/
/* DATA_OUT_1 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE1_DATA_OUT_1_ALIGN             0
#define IIC_DATA_OUT_BYTE1_DATA_OUT_1_BITS              8
#define IIC_DATA_OUT_BYTE1_DATA_OUT_1_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE1_DATA_OUT_1_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE1_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE1_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE1_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE1_reserved0_SHIFT              8

/**********************************************************************
 *IIC_DATA_OUT_BYTE2
 **********************************************************************/
/* DATA_OUT_2 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE2_DATA_OUT_2_ALIGN             0
#define IIC_DATA_OUT_BYTE2_DATA_OUT_2_BITS              8
#define IIC_DATA_OUT_BYTE2_DATA_OUT_2_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE2_DATA_OUT_2_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE2_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE2_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE2_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE2_reserved0_SHIFT              8

/**********************************************************************
 *IIC_DATA_OUT_BYTE3
 **********************************************************************/
/* DATA_OUT_3 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE3_DATA_OUT_3_ALIGN             0
#define IIC_DATA_OUT_BYTE3_DATA_OUT_3_BITS              8
#define IIC_DATA_OUT_BYTE3_DATA_OUT_3_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE3_DATA_OUT_3_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE3_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE3_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE3_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE3_reserved0_SHIFT              8

/**********************************************************************
 *IIC_DATA_OUT_BYTE4
 **********************************************************************/
/* DATA_OUT_4 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE4_DATA_OUT_4_ALIGN             0
#define IIC_DATA_OUT_BYTE4_DATA_OUT_4_BITS              8
#define IIC_DATA_OUT_BYTE4_DATA_OUT_4_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE4_DATA_OUT_4_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE4_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE4_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE4_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE4_reserved0_SHIFT              8

/**********************************************************************
 *IIC_DATA_OUT_BYTE5
 **********************************************************************/
/* DATA_OUT_5 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE5_DATA_OUT_5_ALIGN             0
#define IIC_DATA_OUT_BYTE5_DATA_OUT_5_BITS              8
#define IIC_DATA_OUT_BYTE5_DATA_OUT_5_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE5_DATA_OUT_5_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE5_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE5_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE5_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE5_reserved0_SHIFT              8

/**********************************************************************
 *IIC_DATA_OUT_BYTE6
 **********************************************************************/
/* DATA_OUT_6 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE6_DATA_OUT_6_ALIGN             0
#define IIC_DATA_OUT_BYTE6_DATA_OUT_6_BITS              8
#define IIC_DATA_OUT_BYTE6_DATA_OUT_6_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE6_DATA_OUT_6_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE6_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE6_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE6_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE6_reserved0_SHIFT              8

/**********************************************************************
 *IIC_DATA_OUT_BYTE7
 **********************************************************************/
/* DATA_OUT_7 [07:00] - unsigned */
#define IIC_DATA_OUT_BYTE7_DATA_OUT_7_ALIGN             0
#define IIC_DATA_OUT_BYTE7_DATA_OUT_7_BITS              8
#define IIC_DATA_OUT_BYTE7_DATA_OUT_7_MASK              0x000000FFUL
#define IIC_DATA_OUT_BYTE7_DATA_OUT_7_SHIFT             0

/* reserved0 [31:08] -  */
#define IIC_DATA_OUT_BYTE7_reserved0_ALIGN              0
#define IIC_DATA_OUT_BYTE7_reserved0_BITS               24
#define IIC_DATA_OUT_BYTE7_reserved0_MASK               0xFFFFFF00UL
#define IIC_DATA_OUT_BYTE7_reserved0_SHIFT              8

/**********************************************************************
 *CCE_Active_Lines
 **********************************************************************/
/* TOP_ACTIVE [15:00] - unsigned */
#define CCE_2_Active_Lines_TOP_ACTIVE_ALIGN             0
#define CCE_2_Active_Lines_TOP_ACTIVE_BITS              16
#define CCE_2_Active_Lines_TOP_ACTIVE_MASK              0x0000FFFFUL
#define CCE_2_Active_Lines_TOP_ACTIVE_SHIFT             0

/* BOT_ACTIVE [31:16] - unsigned */
#define CCE_2_Active_Lines_BOT_ACTIVE_ALIGN             0
#define CCE_2_Active_Lines_BOT_ACTIVE_BITS              16
#define CCE_2_Active_Lines_BOT_ACTIVE_MASK              0xFFFF0000UL
#define CCE_2_Active_Lines_BOT_ACTIVE_SHIFT             16

/**********************************************************************
 *CCE_Control
 **********************************************************************/
/* ENABLE_CLOSED_CAPTION [00:00] - boolean */
#define CCE_2_Control_ENABLE_CLOSED_CAPTION_ALIGN       0
#define CCE_2_Control_ENABLE_CLOSED_CAPTION_BITS        1
#define CCE_2_Control_ENABLE_CLOSED_CAPTION_MASK        0x00000001UL
#define CCE_2_Control_ENABLE_CLOSED_CAPTION_SHIFT       0
#define CCE_2_Control_ENABLE_CLOSED_CAPTION_DISABLED    0
#define CCE_2_Control_ENABLE_CLOSED_CAPTION_ENABLED     1

/* MODE [01:01] - boolean */
#define CCE_2_Control_MODE_ALIGN                        0
#define CCE_2_Control_MODE_BITS                         1
#define CCE_2_Control_MODE_MASK                         0x00000002UL
#define CCE_2_Control_MODE_SHIFT                        1
#define CCE_2_Control_MODE_SPLIT                        0
#define CCE_2_Control_MODE_SHARE                        1

/* ENABLE_TOP_INTERRUPT [02:02] - boolean */
#define CCE_2_Control_ENABLE_TOP_INTERRUPT_ALIGN        0
#define CCE_2_Control_ENABLE_TOP_INTERRUPT_BITS         1
#define CCE_2_Control_ENABLE_TOP_INTERRUPT_MASK         0x00000004UL
#define CCE_2_Control_ENABLE_TOP_INTERRUPT_SHIFT        2
#define CCE_2_Control_ENABLE_TOP_INTERRUPT_INACTIVE     0
#define CCE_2_Control_ENABLE_TOP_INTERRUPT_ACTIVE       1

/* ENABLE_BOT_INTERRUPT [03:03] - boolean */
#define CCE_2_Control_ENABLE_BOT_INTERRUPT_ALIGN        0
#define CCE_2_Control_ENABLE_BOT_INTERRUPT_BITS         1
#define CCE_2_Control_ENABLE_BOT_INTERRUPT_MASK         0x00000008UL
#define CCE_2_Control_ENABLE_BOT_INTERRUPT_SHIFT        3
#define CCE_2_Control_ENABLE_BOT_INTERRUPT_INACTIVE     0
#define CCE_2_Control_ENABLE_BOT_INTERRUPT_ACTIVE       1

/* SHIFT_DIRECTION [04:04] - boolean */
#define CCE_2_Control_SHIFT_DIRECTION_ALIGN             0
#define CCE_2_Control_SHIFT_DIRECTION_BITS              1
#define CCE_2_Control_SHIFT_DIRECTION_MASK              0x00000010UL
#define CCE_2_Control_SHIFT_DIRECTION_SHIFT             4
#define CCE_2_Control_SHIFT_DIRECTION_LSB2MSB           0
#define CCE_2_Control_SHIFT_DIRECTION_MSB2LSB           1

/* BYTE_SWAP [05:05] - boolean */
#define CCE_2_Control_BYTE_SWAP_ALIGN                   0
#define CCE_2_Control_BYTE_SWAP_BITS                    1
#define CCE_2_Control_BYTE_SWAP_MASK                    0x00000020UL
#define CCE_2_Control_BYTE_SWAP_SHIFT                   5
#define CCE_2_Control_BYTE_SWAP_LITTLE_ENDIAN           0
#define CCE_2_Control_BYTE_SWAP_BIG_ENDIAN              1

/* VIDEO_FORMAT [06:06] - boolean */
#define CCE_2_Control_VIDEO_FORMAT_ALIGN                0
#define CCE_2_Control_VIDEO_FORMAT_BITS                 1
#define CCE_2_Control_VIDEO_FORMAT_MASK                 0x00000040UL
#define CCE_2_Control_VIDEO_FORMAT_SHIFT                6
#define CCE_2_Control_VIDEO_FORMAT_NTSC                 0
#define CCE_2_Control_VIDEO_FORMAT_PAL                  1

/* HSYNC_EDGE [07:07] - boolean */
#define CCE_2_Control_HSYNC_EDGE_ALIGN                  0
#define CCE_2_Control_HSYNC_EDGE_BITS                   1
#define CCE_2_Control_HSYNC_EDGE_MASK                   0x00000080UL
#define CCE_2_Control_HSYNC_EDGE_SHIFT                  7
#define CCE_2_Control_HSYNC_EDGE_POSITIVE               0
#define CCE_2_Control_HSYNC_EDGE_NEGATIVE               1

/* NULL_CHARACTER [15:08] - unsigned */
#define CCE_2_Control_NULL_CHARACTER_ALIGN              0
#define CCE_2_Control_NULL_CHARACTER_BITS               8
#define CCE_2_Control_NULL_CHARACTER_MASK               0x0000FF00UL
#define CCE_2_Control_NULL_CHARACTER_SHIFT              8

/* VCOUNT_MODE [16:16] - boolean */
#define CCE_2_Control_VCOUNT_MODE_ALIGN                 0
#define CCE_2_Control_VCOUNT_MODE_BITS                  1
#define CCE_2_Control_VCOUNT_MODE_MASK                  0x00010000UL
#define CCE_2_Control_VCOUNT_MODE_SHIFT                 16
#define CCE_2_Control_VCOUNT_MODE_NORMAL                0
#define CCE_2_Control_VCOUNT_MODE_TEST                  1

/* BOT_FLD_STAT [17:17] - boolean */
#define CCE_2_Control_BOT_FLD_STAT_ALIGN                0
#define CCE_2_Control_BOT_FLD_STAT_BITS                 1
#define CCE_2_Control_BOT_FLD_STAT_MASK                 0x00020000UL
#define CCE_2_Control_BOT_FLD_STAT_SHIFT                17
#define CCE_2_Control_BOT_FLD_STAT_DATA_TRANSMITTED     0
#define CCE_2_Control_BOT_FLD_STAT_DATA_NOT_TRANSMITTED 1

/* TOP_FLD_STAT [18:18] - boolean */
#define CCE_2_Control_TOP_FLD_STAT_ALIGN                0
#define CCE_2_Control_TOP_FLD_STAT_BITS                 1
#define CCE_2_Control_TOP_FLD_STAT_MASK                 0x00040000UL
#define CCE_2_Control_TOP_FLD_STAT_SHIFT                18
#define CCE_2_Control_TOP_FLD_STAT_DATA_TRANSMITTED     0
#define CCE_2_Control_TOP_FLD_STAT_DATA_NOT_TRANSMITTED 1

/* reserved0 [31:19] -  */
#define CCE_2_Control_reserved0_ALIGN                   0
#define CCE_2_Control_reserved0_BITS                    13
#define CCE_2_Control_reserved0_MASK                    0xFFF80000UL
#define CCE_2_Control_reserved0_SHIFT                   19

/**********************************************************************
 *CCE_Gain_Offset
 **********************************************************************/
/* OFFSET [07:00] - unsigned */
#define CCE_2_Gain_Offset_OFFSET_ALIGN                  0
#define CCE_2_Gain_Offset_OFFSET_BITS                   8
#define CCE_2_Gain_Offset_OFFSET_MASK                   0x000000FFUL
#define CCE_2_Gain_Offset_OFFSET_SHIFT                  0

/* GAIN [15:08] - unsigned */
#define CCE_2_Gain_Offset_GAIN_ALIGN                    0
#define CCE_2_Gain_Offset_GAIN_BITS                     8
#define CCE_2_Gain_Offset_GAIN_MASK                     0x0000FF00UL
#define CCE_2_Gain_Offset_GAIN_SHIFT                    8

/* DELAY_COUNT [23:16] - unsigned */
#define CCE_2_Gain_Offset_DELAY_COUNT_ALIGN             0
#define CCE_2_Gain_Offset_DELAY_COUNT_BITS              8
#define CCE_2_Gain_Offset_DELAY_COUNT_MASK              0x00FF0000UL
#define CCE_2_Gain_Offset_DELAY_COUNT_SHIFT             16

/* reserved0 [31:24] -  */
#define CCE_2_Gain_Offset_reserved0_ALIGN               0
#define CCE_2_Gain_Offset_reserved0_BITS                8
#define CCE_2_Gain_Offset_reserved0_MASK                0xFF000000UL
#define CCE_2_Gain_Offset_reserved0_SHIFT               24

/**********************************************************************
 *CCE_Soft_Reset
 **********************************************************************/
/* CLOSED_CAPTION_RESET [31:00] - unsigned */
#define CCE_2_Soft_Reset_CLOSED_CAPTION_RESET_ALIGN     0
#define CCE_2_Soft_Reset_CLOSED_CAPTION_RESET_BITS      32
#define CCE_2_Soft_Reset_CLOSED_CAPTION_RESET_MASK      0xFFFFFFFFUL
#define CCE_2_Soft_Reset_CLOSED_CAPTION_RESET_SHIFT     0

/**********************************************************************
 *CCE_Data0
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_2_Data0_BYTE0_ALIGN                         0
#define CCE_2_Data0_BYTE0_BITS                          8
#define CCE_2_Data0_BYTE0_MASK                          0x000000FFUL
#define CCE_2_Data0_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_2_Data0_BYTE1_ALIGN                         0
#define CCE_2_Data0_BYTE1_BITS                          8
#define CCE_2_Data0_BYTE1_MASK                          0x0000FF00UL
#define CCE_2_Data0_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_2_Data0_BYTE2_ALIGN                         0
#define CCE_2_Data0_BYTE2_BITS                          8
#define CCE_2_Data0_BYTE2_MASK                          0x00FF0000UL
#define CCE_2_Data0_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_2_Data0_BYTE3_ALIGN                         0
#define CCE_2_Data0_BYTE3_BITS                          8
#define CCE_2_Data0_BYTE3_MASK                          0xFF000000UL
#define CCE_2_Data0_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data1
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_2_Data1_BYTE0_ALIGN                         0
#define CCE_2_Data1_BYTE0_BITS                          8
#define CCE_2_Data1_BYTE0_MASK                          0x000000FFUL
#define CCE_2_Data1_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_2_Data1_BYTE1_ALIGN                         0
#define CCE_2_Data1_BYTE1_BITS                          8
#define CCE_2_Data1_BYTE1_MASK                          0x0000FF00UL
#define CCE_2_Data1_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_2_Data1_BYTE2_ALIGN                         0
#define CCE_2_Data1_BYTE2_BITS                          8
#define CCE_2_Data1_BYTE2_MASK                          0x00FF0000UL
#define CCE_2_Data1_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_2_Data1_BYTE3_ALIGN                         0
#define CCE_2_Data1_BYTE3_BITS                          8
#define CCE_2_Data1_BYTE3_MASK                          0xFF000000UL
#define CCE_2_Data1_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data2
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_2_Data2_BYTE0_ALIGN                         0
#define CCE_2_Data2_BYTE0_BITS                          8
#define CCE_2_Data2_BYTE0_MASK                          0x000000FFUL
#define CCE_2_Data2_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_2_Data2_BYTE1_ALIGN                         0
#define CCE_2_Data2_BYTE1_BITS                          8
#define CCE_2_Data2_BYTE1_MASK                          0x0000FF00UL
#define CCE_2_Data2_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_2_Data2_BYTE2_ALIGN                         0
#define CCE_2_Data2_BYTE2_BITS                          8
#define CCE_2_Data2_BYTE2_MASK                          0x00FF0000UL
#define CCE_2_Data2_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_2_Data2_BYTE3_ALIGN                         0
#define CCE_2_Data2_BYTE3_BITS                          8
#define CCE_2_Data2_BYTE3_MASK                          0xFF000000UL
#define CCE_2_Data2_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data3
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_2_Data3_BYTE0_ALIGN                         0
#define CCE_2_Data3_BYTE0_BITS                          8
#define CCE_2_Data3_BYTE0_MASK                          0x000000FFUL
#define CCE_2_Data3_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_2_Data3_BYTE1_ALIGN                         0
#define CCE_2_Data3_BYTE1_BITS                          8
#define CCE_2_Data3_BYTE1_MASK                          0x0000FF00UL
#define CCE_2_Data3_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_2_Data3_BYTE2_ALIGN                         0
#define CCE_2_Data3_BYTE2_BITS                          8
#define CCE_2_Data3_BYTE2_MASK                          0x00FF0000UL
#define CCE_2_Data3_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_2_Data3_BYTE3_ALIGN                         0
#define CCE_2_Data3_BYTE3_BITS                          8
#define CCE_2_Data3_BYTE3_MASK                          0xFF000000UL
#define CCE_2_Data3_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data4
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_2_Data4_BYTE0_ALIGN                         0
#define CCE_2_Data4_BYTE0_BITS                          8
#define CCE_2_Data4_BYTE0_MASK                          0x000000FFUL
#define CCE_2_Data4_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_2_Data4_BYTE1_ALIGN                         0
#define CCE_2_Data4_BYTE1_BITS                          8
#define CCE_2_Data4_BYTE1_MASK                          0x0000FF00UL
#define CCE_2_Data4_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_2_Data4_BYTE2_ALIGN                         0
#define CCE_2_Data4_BYTE2_BITS                          8
#define CCE_2_Data4_BYTE2_MASK                          0x00FF0000UL
#define CCE_2_Data4_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_2_Data4_BYTE3_ALIGN                         0
#define CCE_2_Data4_BYTE3_BITS                          8
#define CCE_2_Data4_BYTE3_MASK                          0xFF000000UL
#define CCE_2_Data4_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data5
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_2_Data5_BYTE0_ALIGN                         0
#define CCE_2_Data5_BYTE0_BITS                          8
#define CCE_2_Data5_BYTE0_MASK                          0x000000FFUL
#define CCE_2_Data5_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_2_Data5_BYTE1_ALIGN                         0
#define CCE_2_Data5_BYTE1_BITS                          8
#define CCE_2_Data5_BYTE1_MASK                          0x0000FF00UL
#define CCE_2_Data5_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_2_Data5_BYTE2_ALIGN                         0
#define CCE_2_Data5_BYTE2_BITS                          8
#define CCE_2_Data5_BYTE2_MASK                          0x00FF0000UL
#define CCE_2_Data5_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_2_Data5_BYTE3_ALIGN                         0
#define CCE_2_Data5_BYTE3_BITS                          8
#define CCE_2_Data5_BYTE3_MASK                          0xFF000000UL
#define CCE_2_Data5_BYTE3_SHIFT                         24

/**********************************************************************
 *TTE_reset
 **********************************************************************/
/* reset [31:00] - unsigned */
#define TTE_2_reset_reset_ALIGN                         0
#define TTE_2_reset_reset_BITS                          32
#define TTE_2_reset_reset_MASK                          0xFFFFFFFFUL
#define TTE_2_reset_reset_SHIFT                         0

/**********************************************************************
 *TTE_status
 **********************************************************************/
/* data_sent_tf [00:00] - boolean */
#define TTE_2_status_data_sent_tf_ALIGN                 0
#define TTE_2_status_data_sent_tf_BITS                  1
#define TTE_2_status_data_sent_tf_MASK                  0x00000001UL
#define TTE_2_status_data_sent_tf_SHIFT                 0

/* data_sent_bf [01:01] - boolean */
#define TTE_2_status_data_sent_bf_ALIGN                 0
#define TTE_2_status_data_sent_bf_BITS                  1
#define TTE_2_status_data_sent_bf_MASK                  0x00000002UL
#define TTE_2_status_data_sent_bf_SHIFT                 1

/* reserved0 [31:02] -  */
#define TTE_2_status_reserved0_ALIGN                    0
#define TTE_2_status_reserved0_BITS                     30
#define TTE_2_status_reserved0_MASK                     0xFFFFFFFCUL
#define TTE_2_status_reserved0_SHIFT                    2

/**********************************************************************
 *TTE_control
 **********************************************************************/
/* enable_tf [00:00] - boolean */
#define TTE_2_control_enable_tf_ALIGN                   0
#define TTE_2_control_enable_tf_BITS                    1
#define TTE_2_control_enable_tf_MASK                    0x00000001UL
#define TTE_2_control_enable_tf_SHIFT                   0

/* enable_bf [01:01] - boolean */
#define TTE_2_control_enable_bf_ALIGN                   0
#define TTE_2_control_enable_bf_BITS                    1
#define TTE_2_control_enable_bf_MASK                    0x00000002UL
#define TTE_2_control_enable_bf_SHIFT                   1

/* shift_direction [02:02] - boolean */
#define TTE_2_control_shift_direction_ALIGN             0
#define TTE_2_control_shift_direction_BITS              1
#define TTE_2_control_shift_direction_MASK              0x00000004UL
#define TTE_2_control_shift_direction_SHIFT             2
#define TTE_2_control_shift_direction_LSBToMSB          0
#define TTE_2_control_shift_direction_MSBToLSB          1

/* teletext_mode [03:03] - boolean */
#define TTE_2_control_teletext_mode_ALIGN               0
#define TTE_2_control_teletext_mode_BITS                1
#define TTE_2_control_teletext_mode_MASK                0x00000008UL
#define TTE_2_control_teletext_mode_SHIFT               3
#define TTE_2_control_teletext_mode_ETSTeletext         0
#define TTE_2_control_teletext_mode_NABTS               1

/* start_delay [09:04] - unsigned */
#define TTE_2_control_start_delay_ALIGN                 0
#define TTE_2_control_start_delay_BITS                  6
#define TTE_2_control_start_delay_MASK                  0x000003F0UL
#define TTE_2_control_start_delay_SHIFT                 4

/* interrupt_enable_tf [10:10] - boolean */
#define TTE_2_control_interrupt_enable_tf_ALIGN         0
#define TTE_2_control_interrupt_enable_tf_BITS          1
#define TTE_2_control_interrupt_enable_tf_MASK          0x00000400UL
#define TTE_2_control_interrupt_enable_tf_SHIFT         10

/* interrupt_enable_bf [11:11] - boolean */
#define TTE_2_control_interrupt_enable_bf_ALIGN         0
#define TTE_2_control_interrupt_enable_bf_BITS          1
#define TTE_2_control_interrupt_enable_bf_MASK          0x00000800UL
#define TTE_2_control_interrupt_enable_bf_SHIFT         11

/* hw_null_pointer [12:12] - boolean */
#define TTE_2_control_hw_null_pointer_ALIGN             0
#define TTE_2_control_hw_null_pointer_BITS              1
#define TTE_2_control_hw_null_pointer_MASK              0x00001000UL
#define TTE_2_control_hw_null_pointer_SHIFT             12
#define TTE_2_control_hw_null_pointer_SW                0
#define TTE_2_control_hw_null_pointer_HW                1

/* constant_phase [13:13] - boolean */
#define TTE_2_control_constant_phase_ALIGN              0
#define TTE_2_control_constant_phase_BITS               1
#define TTE_2_control_constant_phase_MASK               0x00002000UL
#define TTE_2_control_constant_phase_SHIFT              13

/* pass_through [14:14] - boolean */
#define TTE_2_control_pass_through_ALIGN                0
#define TTE_2_control_pass_through_BITS                 1
#define TTE_2_control_pass_through_MASK                 0x00004000UL
#define TTE_2_control_pass_through_SHIFT                14

/* half_speed [15:15] - boolean */
#define TTE_2_control_half_speed_ALIGN                  0
#define TTE_2_control_half_speed_BITS                   1
#define TTE_2_control_half_speed_MASK                   0x00008000UL
#define TTE_2_control_half_speed_SHIFT                  15

/* hsync_polarity [16:16] - boolean */
#define TTE_2_control_hsync_polarity_ALIGN              0
#define TTE_2_control_hsync_polarity_BITS               1
#define TTE_2_control_hsync_polarity_MASK               0x00010000UL
#define TTE_2_control_hsync_polarity_SHIFT              16

/* reserved0 [31:17] -  */
#define TTE_2_control_reserved0_ALIGN                   0
#define TTE_2_control_reserved0_BITS                    15
#define TTE_2_control_reserved0_MASK                    0xFFFE0000UL
#define TTE_2_control_reserved0_SHIFT                   17

/**********************************************************************
 *TTE_lines_active
 **********************************************************************/
/* length_tf [03:00] - unsigned */
#define TTE_2_lines_active_length_tf_ALIGN              0
#define TTE_2_lines_active_length_tf_BITS               4
#define TTE_2_lines_active_length_tf_MASK               0x0000000FUL
#define TTE_2_lines_active_length_tf_SHIFT              0

/* startline_tf [08:04] - unsigned */
#define TTE_2_lines_active_startline_tf_ALIGN           0
#define TTE_2_lines_active_startline_tf_BITS            5
#define TTE_2_lines_active_startline_tf_MASK            0x000001F0UL
#define TTE_2_lines_active_startline_tf_SHIFT           4

/* reserved0 [15:09] -  */
#define TTE_2_lines_active_reserved0_ALIGN              0
#define TTE_2_lines_active_reserved0_BITS               7
#define TTE_2_lines_active_reserved0_MASK               0x0000FE00UL
#define TTE_2_lines_active_reserved0_SHIFT              9

/* length_bf [19:16] - unsigned */
#define TTE_2_lines_active_length_bf_ALIGN              0
#define TTE_2_lines_active_length_bf_BITS               4
#define TTE_2_lines_active_length_bf_MASK               0x000F0000UL
#define TTE_2_lines_active_length_bf_SHIFT              16

/* startline_bf [24:20] - unsigned */
#define TTE_2_lines_active_startline_bf_ALIGN           0
#define TTE_2_lines_active_startline_bf_BITS            5
#define TTE_2_lines_active_startline_bf_MASK            0x01F00000UL
#define TTE_2_lines_active_startline_bf_SHIFT           20

/* reserved1 [31:25] -  */
#define TTE_2_lines_active_reserved1_ALIGN              0
#define TTE_2_lines_active_reserved1_BITS               7
#define TTE_2_lines_active_reserved1_MASK               0xFE000000UL
#define TTE_2_lines_active_reserved1_SHIFT              25

/**********************************************************************
 *TTE_read_address_top
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTE_2_read_address_top_SlabAddress_ALIGN        0
#define TTE_2_read_address_top_SlabAddress_BITS         32
#define TTE_2_read_address_top_SlabAddress_MASK         0xFFFFFFFFUL
#define TTE_2_read_address_top_SlabAddress_SHIFT        0

/**********************************************************************
 *TTE_read_address_bottom
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTE_2_read_address_bottom_SlabAddress_ALIGN     0
#define TTE_2_read_address_bottom_SlabAddress_BITS      32
#define TTE_2_read_address_bottom_SlabAddress_MASK      0xFFFFFFFFUL
#define TTE_2_read_address_bottom_SlabAddress_SHIFT     0

/**********************************************************************
 *TTE_null_address
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTE_2_null_address_SlabAddress_ALIGN            0
#define TTE_2_null_address_SlabAddress_BITS             32
#define TTE_2_null_address_SlabAddress_MASK             0xFFFFFFFFUL
#define TTE_2_null_address_SlabAddress_SHIFT            0

/**********************************************************************
 *TTE_output_format
 **********************************************************************/
/* black_level [07:00] - unsigned */
#define TTE_2_output_format_black_level_ALIGN           0
#define TTE_2_output_format_black_level_BITS            8
#define TTE_2_output_format_black_level_MASK            0x000000FFUL
#define TTE_2_output_format_black_level_SHIFT           0

/* output_attenuation [15:08] - unsigned */
#define TTE_2_output_format_output_attenuation_ALIGN    0
#define TTE_2_output_format_output_attenuation_BITS     8
#define TTE_2_output_format_output_attenuation_MASK     0x0000FF00UL
#define TTE_2_output_format_output_attenuation_SHIFT    8

/* line_size [25:16] - unsigned */
#define TTE_2_output_format_line_size_ALIGN             0
#define TTE_2_output_format_line_size_BITS              10
#define TTE_2_output_format_line_size_MASK              0x03FF0000UL
#define TTE_2_output_format_line_size_SHIFT             16

/* reserved0 [31:26] -  */
#define TTE_2_output_format_reserved0_ALIGN             0
#define TTE_2_output_format_reserved0_BITS              6
#define TTE_2_output_format_reserved0_MASK              0xFC000000UL
#define TTE_2_output_format_reserved0_SHIFT             26

/**********************************************************************
 *VEC2_REVID
 **********************************************************************/
/* REVID [07:00] - unsigned */
#define VEC_2_REVID_REVID_ALIGN                         0
#define VEC_2_REVID_REVID_BITS                          8
#define VEC_2_REVID_REVID_MASK                          0x000000FFUL
#define VEC_2_REVID_REVID_SHIFT                         0

/* reserved0 [31:08] -  */
#define VEC_2_REVID_reserved0_ALIGN                     0
#define VEC_2_REVID_reserved0_BITS                      24
#define VEC_2_REVID_reserved0_MASK                      0xFFFFFF00UL
#define VEC_2_REVID_reserved0_SHIFT                     8

/**********************************************************************
 *VEC2_CONFIG0
 **********************************************************************/
/* STD [01:00] - unsigned */
#define VEC_2_CONFIG0_STD_ALIGN                         0
#define VEC_2_CONFIG0_STD_BITS                          2
#define VEC_2_CONFIG0_STD_MASK                          0x00000003UL
#define VEC_2_CONFIG0_STD_SHIFT                         0
#define VEC_2_CONFIG0_STD_NTSC                          0
#define VEC_2_CONFIG0_STD_PAL_BDGHI                     1
#define VEC_2_CONFIG0_STD_PAL_M                         2
#define VEC_2_CONFIG0_STD_PAL_N                         3

/* YCDIS [02:02] - boolean */
#define VEC_2_CONFIG0_YCDIS_ALIGN                       0
#define VEC_2_CONFIG0_YCDIS_BITS                        1
#define VEC_2_CONFIG0_YCDIS_MASK                        0x00000004UL
#define VEC_2_CONFIG0_YCDIS_SHIFT                       2

/* RAMPEN [03:03] - boolean */
#define VEC_2_CONFIG0_RAMPEN_ALIGN                      0
#define VEC_2_CONFIG0_RAMPEN_BITS                       1
#define VEC_2_CONFIG0_RAMPEN_MASK                       0x00000008UL
#define VEC_2_CONFIG0_RAMPEN_SHIFT                      3

/* YCDELAY [04:04] - boolean */
#define VEC_2_CONFIG0_YCDELAY_ALIGN                     0
#define VEC_2_CONFIG0_YCDELAY_BITS                      1
#define VEC_2_CONFIG0_YCDELAY_MASK                      0x00000010UL
#define VEC_2_CONFIG0_YCDELAY_SHIFT                     4

/* GENLKEN [05:05] - boolean */
#define VEC_2_CONFIG0_GENLKEN_ALIGN                     0
#define VEC_2_CONFIG0_GENLKEN_BITS                      1
#define VEC_2_CONFIG0_GENLKEN_MASK                      0x00000020UL
#define VEC_2_CONFIG0_GENLKEN_SHIFT                     5

/* PENDEN [06:06] - boolean */
#define VEC_2_CONFIG0_PENDEN_ALIGN                      0
#define VEC_2_CONFIG0_PENDEN_BITS                       1
#define VEC_2_CONFIG0_PENDEN_MASK                       0x00000040UL
#define VEC_2_CONFIG0_PENDEN_SHIFT                      6

/* CHRDIS [07:07] - boolean */
#define VEC_2_CONFIG0_CHRDIS_ALIGN                      0
#define VEC_2_CONFIG0_CHRDIS_BITS                       1
#define VEC_2_CONFIG0_CHRDIS_MASK                       0x00000080UL
#define VEC_2_CONFIG0_CHRDIS_SHIFT                      7

/* BURDIS [08:08] - boolean */
#define VEC_2_CONFIG0_BURDIS_ALIGN                      0
#define VEC_2_CONFIG0_BURDIS_BITS                       1
#define VEC_2_CONFIG0_BURDIS_MASK                       0x00000100UL
#define VEC_2_CONFIG0_BURDIS_SHIFT                      8

/* SYNCDIS [09:09] - boolean */
#define VEC_2_CONFIG0_SYNCDIS_ALIGN                     0
#define VEC_2_CONFIG0_SYNCDIS_BITS                      1
#define VEC_2_CONFIG0_SYNCDIS_MASK                      0x00000200UL
#define VEC_2_CONFIG0_SYNCDIS_SHIFT                     9

/* CHRBW [11:10] - unsigned */
#define VEC_2_CONFIG0_CHRBW_ALIGN                       0
#define VEC_2_CONFIG0_CHRBW_BITS                        2
#define VEC_2_CONFIG0_CHRBW_MASK                        0x00000C00UL
#define VEC_2_CONFIG0_CHRBW_SHIFT                       10
#define VEC_2_CONFIG0_CHRBW_BW_0_65                     0
#define VEC_2_CONFIG0_CHRBW_BW_1_30                     1
#define VEC_2_CONFIG0_CHRBW_BW_BYPASS                   2
#define VEC_2_CONFIG0_CHRBW_BW_1_30_b                   3

/* reserved0 [31:12] -  */
#define VEC_2_CONFIG0_reserved0_ALIGN                   0
#define VEC_2_CONFIG0_reserved0_BITS                    20
#define VEC_2_CONFIG0_reserved0_MASK                    0xFFFFF000UL
#define VEC_2_CONFIG0_reserved0_SHIFT                   12

/**********************************************************************
 *VEC2_SCHPH
 **********************************************************************/
/* SCHPH [07:00] - unsigned */
#define VEC_2_SCHPH_SCHPH_ALIGN                         0
#define VEC_2_SCHPH_SCHPH_BITS                          8
#define VEC_2_SCHPH_SCHPH_MASK                          0x000000FFUL
#define VEC_2_SCHPH_SCHPH_SHIFT                         0

/* reserved0 [31:08] -  */
#define VEC_2_SCHPH_reserved0_ALIGN                     0
#define VEC_2_SCHPH_reserved0_BITS                      24
#define VEC_2_SCHPH_reserved0_MASK                      0xFFFFFF00UL
#define VEC_2_SCHPH_reserved0_SHIFT                     8

/**********************************************************************
 *VEC2_CPS01_CPS23
 **********************************************************************/
/* CPS3 [03:00] - unsigned */
#define VEC_2_CPS01_CPS23_CPS3_ALIGN                    0
#define VEC_2_CPS01_CPS23_CPS3_BITS                     4
#define VEC_2_CPS01_CPS23_CPS3_MASK                     0x0000000FUL
#define VEC_2_CPS01_CPS23_CPS3_SHIFT                    0

/* CPS2 [07:04] - unsigned */
#define VEC_2_CPS01_CPS23_CPS2_ALIGN                    0
#define VEC_2_CPS01_CPS23_CPS2_BITS                     4
#define VEC_2_CPS01_CPS23_CPS2_MASK                     0x000000F0UL
#define VEC_2_CPS01_CPS23_CPS2_SHIFT                    4

/* CPS1 [11:08] - unsigned */
#define VEC_2_CPS01_CPS23_CPS1_ALIGN                    0
#define VEC_2_CPS01_CPS23_CPS1_BITS                     4
#define VEC_2_CPS01_CPS23_CPS1_MASK                     0x00000F00UL
#define VEC_2_CPS01_CPS23_CPS1_SHIFT                    8

/* CPS0 [15:12] - unsigned */
#define VEC_2_CPS01_CPS23_CPS0_ALIGN                    0
#define VEC_2_CPS01_CPS23_CPS0_BITS                     4
#define VEC_2_CPS01_CPS23_CPS0_MASK                     0x0000F000UL
#define VEC_2_CPS01_CPS23_CPS0_SHIFT                    12

/* reserved0 [31:16] -  */
#define VEC_2_CPS01_CPS23_reserved0_ALIGN               0
#define VEC_2_CPS01_CPS23_reserved0_BITS                16
#define VEC_2_CPS01_CPS23_reserved0_MASK                0xFFFF0000UL
#define VEC_2_CPS01_CPS23_reserved0_SHIFT               16

/**********************************************************************
 *VEC2_CPS45_CPS67
 **********************************************************************/
/* CPS7 [03:00] - unsigned */
#define VEC_2_CPS45_CPS67_CPS7_ALIGN                    0
#define VEC_2_CPS45_CPS67_CPS7_BITS                     4
#define VEC_2_CPS45_CPS67_CPS7_MASK                     0x0000000FUL
#define VEC_2_CPS45_CPS67_CPS7_SHIFT                    0

/* CPS6 [07:04] - unsigned */
#define VEC_2_CPS45_CPS67_CPS6_ALIGN                    0
#define VEC_2_CPS45_CPS67_CPS6_BITS                     4
#define VEC_2_CPS45_CPS67_CPS6_MASK                     0x000000F0UL
#define VEC_2_CPS45_CPS67_CPS6_SHIFT                    4

/* CPS5 [11:08] - unsigned */
#define VEC_2_CPS45_CPS67_CPS5_ALIGN                    0
#define VEC_2_CPS45_CPS67_CPS5_BITS                     4
#define VEC_2_CPS45_CPS67_CPS5_MASK                     0x00000F00UL
#define VEC_2_CPS45_CPS67_CPS5_SHIFT                    8

/* CPS4 [15:12] - unsigned */
#define VEC_2_CPS45_CPS67_CPS4_ALIGN                    0
#define VEC_2_CPS45_CPS67_CPS4_BITS                     4
#define VEC_2_CPS45_CPS67_CPS4_MASK                     0x0000F000UL
#define VEC_2_CPS45_CPS67_CPS4_SHIFT                    12

/* reserved0 [31:16] -  */
#define VEC_2_CPS45_CPS67_reserved0_ALIGN               0
#define VEC_2_CPS45_CPS67_reserved0_BITS                16
#define VEC_2_CPS45_CPS67_reserved0_MASK                0xFFFF0000UL
#define VEC_2_CPS45_CPS67_reserved0_SHIFT               16

/**********************************************************************
 *VEC2_CPS89_CPS1011
 **********************************************************************/
/* CPS11 [03:00] - unsigned */
#define VEC_2_CPS89_CPS1011_CPS11_ALIGN                 0
#define VEC_2_CPS89_CPS1011_CPS11_BITS                  4
#define VEC_2_CPS89_CPS1011_CPS11_MASK                  0x0000000FUL
#define VEC_2_CPS89_CPS1011_CPS11_SHIFT                 0

/* CPS10 [07:04] - unsigned */
#define VEC_2_CPS89_CPS1011_CPS10_ALIGN                 0
#define VEC_2_CPS89_CPS1011_CPS10_BITS                  4
#define VEC_2_CPS89_CPS1011_CPS10_MASK                  0x000000F0UL
#define VEC_2_CPS89_CPS1011_CPS10_SHIFT                 4

/* CPS9 [11:08] - unsigned */
#define VEC_2_CPS89_CPS1011_CPS9_ALIGN                  0
#define VEC_2_CPS89_CPS1011_CPS9_BITS                   4
#define VEC_2_CPS89_CPS1011_CPS9_MASK                   0x00000F00UL
#define VEC_2_CPS89_CPS1011_CPS9_SHIFT                  8

/* CPS8 [15:12] - unsigned */
#define VEC_2_CPS89_CPS1011_CPS8_ALIGN                  0
#define VEC_2_CPS89_CPS1011_CPS8_BITS                   4
#define VEC_2_CPS89_CPS1011_CPS8_MASK                   0x0000F000UL
#define VEC_2_CPS89_CPS1011_CPS8_SHIFT                  12

/* reserved0 [31:16] -  */
#define VEC_2_CPS89_CPS1011_reserved0_ALIGN             0
#define VEC_2_CPS89_CPS1011_reserved0_BITS              16
#define VEC_2_CPS89_CPS1011_reserved0_MASK              0xFFFF0000UL
#define VEC_2_CPS89_CPS1011_reserved0_SHIFT             16

/**********************************************************************
 *VEC2_CPS1213_CPS1415
 **********************************************************************/
/* CPS15 [03:00] - unsigned */
#define VEC_2_CPS1213_CPS1415_CPS15_ALIGN               0
#define VEC_2_CPS1213_CPS1415_CPS15_BITS                4
#define VEC_2_CPS1213_CPS1415_CPS15_MASK                0x0000000FUL
#define VEC_2_CPS1213_CPS1415_CPS15_SHIFT               0

/* CPS14 [07:04] - unsigned */
#define VEC_2_CPS1213_CPS1415_CPS14_ALIGN               0
#define VEC_2_CPS1213_CPS1415_CPS14_BITS                4
#define VEC_2_CPS1213_CPS1415_CPS14_MASK                0x000000F0UL
#define VEC_2_CPS1213_CPS1415_CPS14_SHIFT               4

/* CPS13 [11:08] - unsigned */
#define VEC_2_CPS1213_CPS1415_CPS13_ALIGN               0
#define VEC_2_CPS1213_CPS1415_CPS13_BITS                4
#define VEC_2_CPS1213_CPS1415_CPS13_MASK                0x00000F00UL
#define VEC_2_CPS1213_CPS1415_CPS13_SHIFT               8

/* CPS12 [15:12] - unsigned */
#define VEC_2_CPS1213_CPS1415_CPS12_ALIGN               0
#define VEC_2_CPS1213_CPS1415_CPS12_BITS                4
#define VEC_2_CPS1213_CPS1415_CPS12_MASK                0x0000F000UL
#define VEC_2_CPS1213_CPS1415_CPS12_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_2_CPS1213_CPS1415_reserved0_ALIGN           0
#define VEC_2_CPS1213_CPS1415_reserved0_BITS            16
#define VEC_2_CPS1213_CPS1415_reserved0_MASK            0xFFFF0000UL
#define VEC_2_CPS1213_CPS1415_reserved0_SHIFT           16

/**********************************************************************
 *VEC2_CPS1617_CPS1819
 **********************************************************************/
/* CPS19 [03:00] - unsigned */
#define VEC_2_CPS1617_CPS1819_CPS19_ALIGN               0
#define VEC_2_CPS1617_CPS1819_CPS19_BITS                4
#define VEC_2_CPS1617_CPS1819_CPS19_MASK                0x0000000FUL
#define VEC_2_CPS1617_CPS1819_CPS19_SHIFT               0

/* CPS18 [07:04] - unsigned */
#define VEC_2_CPS1617_CPS1819_CPS18_ALIGN               0
#define VEC_2_CPS1617_CPS1819_CPS18_BITS                4
#define VEC_2_CPS1617_CPS1819_CPS18_MASK                0x000000F0UL
#define VEC_2_CPS1617_CPS1819_CPS18_SHIFT               4

/* CPS17 [11:08] - unsigned */
#define VEC_2_CPS1617_CPS1819_CPS17_ALIGN               0
#define VEC_2_CPS1617_CPS1819_CPS17_BITS                4
#define VEC_2_CPS1617_CPS1819_CPS17_MASK                0x00000F00UL
#define VEC_2_CPS1617_CPS1819_CPS17_SHIFT               8

/* CPS16 [15:12] - unsigned */
#define VEC_2_CPS1617_CPS1819_CPS16_ALIGN               0
#define VEC_2_CPS1617_CPS1819_CPS16_BITS                4
#define VEC_2_CPS1617_CPS1819_CPS16_MASK                0x0000F000UL
#define VEC_2_CPS1617_CPS1819_CPS16_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_2_CPS1617_CPS1819_reserved0_ALIGN           0
#define VEC_2_CPS1617_CPS1819_reserved0_BITS            16
#define VEC_2_CPS1617_CPS1819_reserved0_MASK            0xFFFF0000UL
#define VEC_2_CPS1617_CPS1819_reserved0_SHIFT           16

/**********************************************************************
 *VEC2_CPS2021_CPS2223
 **********************************************************************/
/* CPS23 [03:00] - unsigned */
#define VEC_2_CPS2021_CPS2223_CPS23_ALIGN               0
#define VEC_2_CPS2021_CPS2223_CPS23_BITS                4
#define VEC_2_CPS2021_CPS2223_CPS23_MASK                0x0000000FUL
#define VEC_2_CPS2021_CPS2223_CPS23_SHIFT               0

/* CPS22 [07:04] - unsigned */
#define VEC_2_CPS2021_CPS2223_CPS22_ALIGN               0
#define VEC_2_CPS2021_CPS2223_CPS22_BITS                4
#define VEC_2_CPS2021_CPS2223_CPS22_MASK                0x000000F0UL
#define VEC_2_CPS2021_CPS2223_CPS22_SHIFT               4

/* CPS21 [11:08] - unsigned */
#define VEC_2_CPS2021_CPS2223_CPS21_ALIGN               0
#define VEC_2_CPS2021_CPS2223_CPS21_BITS                4
#define VEC_2_CPS2021_CPS2223_CPS21_MASK                0x00000F00UL
#define VEC_2_CPS2021_CPS2223_CPS21_SHIFT               8

/* CPS20 [15:12] - unsigned */
#define VEC_2_CPS2021_CPS2223_CPS20_ALIGN               0
#define VEC_2_CPS2021_CPS2223_CPS20_BITS                4
#define VEC_2_CPS2021_CPS2223_CPS20_MASK                0x0000F000UL
#define VEC_2_CPS2021_CPS2223_CPS20_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_2_CPS2021_CPS2223_reserved0_ALIGN           0
#define VEC_2_CPS2021_CPS2223_reserved0_BITS            16
#define VEC_2_CPS2021_CPS2223_reserved0_MASK            0xFFFF0000UL
#define VEC_2_CPS2021_CPS2223_reserved0_SHIFT           16

/**********************************************************************
 *VEC2_CPS2425_CPS2627
 **********************************************************************/
/* CPS27 [03:00] - unsigned */
#define VEC_2_CPS2425_CPS2627_CPS27_ALIGN               0
#define VEC_2_CPS2425_CPS2627_CPS27_BITS                4
#define VEC_2_CPS2425_CPS2627_CPS27_MASK                0x0000000FUL
#define VEC_2_CPS2425_CPS2627_CPS27_SHIFT               0

/* CPS26 [07:04] - unsigned */
#define VEC_2_CPS2425_CPS2627_CPS26_ALIGN               0
#define VEC_2_CPS2425_CPS2627_CPS26_BITS                4
#define VEC_2_CPS2425_CPS2627_CPS26_MASK                0x000000F0UL
#define VEC_2_CPS2425_CPS2627_CPS26_SHIFT               4

/* CPS25 [11:08] - unsigned */
#define VEC_2_CPS2425_CPS2627_CPS25_ALIGN               0
#define VEC_2_CPS2425_CPS2627_CPS25_BITS                4
#define VEC_2_CPS2425_CPS2627_CPS25_MASK                0x00000F00UL
#define VEC_2_CPS2425_CPS2627_CPS25_SHIFT               8

/* CPS24 [15:12] - unsigned */
#define VEC_2_CPS2425_CPS2627_CPS24_ALIGN               0
#define VEC_2_CPS2425_CPS2627_CPS24_BITS                4
#define VEC_2_CPS2425_CPS2627_CPS24_MASK                0x0000F000UL
#define VEC_2_CPS2425_CPS2627_CPS24_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_2_CPS2425_CPS2627_reserved0_ALIGN           0
#define VEC_2_CPS2425_CPS2627_reserved0_BITS            16
#define VEC_2_CPS2425_CPS2627_reserved0_MASK            0xFFFF0000UL
#define VEC_2_CPS2425_CPS2627_reserved0_SHIFT           16

/**********************************************************************
 *VEC2_CPS2829_CPS3031
 **********************************************************************/
/* CPS31 [03:00] - unsigned */
#define VEC_2_CPS2829_CPS3031_CPS31_ALIGN               0
#define VEC_2_CPS2829_CPS3031_CPS31_BITS                4
#define VEC_2_CPS2829_CPS3031_CPS31_MASK                0x0000000FUL
#define VEC_2_CPS2829_CPS3031_CPS31_SHIFT               0

/* CPS30 [07:04] - unsigned */
#define VEC_2_CPS2829_CPS3031_CPS30_ALIGN               0
#define VEC_2_CPS2829_CPS3031_CPS30_BITS                4
#define VEC_2_CPS2829_CPS3031_CPS30_MASK                0x000000F0UL
#define VEC_2_CPS2829_CPS3031_CPS30_SHIFT               4

/* CPS29 [11:08] - unsigned */
#define VEC_2_CPS2829_CPS3031_CPS29_ALIGN               0
#define VEC_2_CPS2829_CPS3031_CPS29_BITS                4
#define VEC_2_CPS2829_CPS3031_CPS29_MASK                0x00000F00UL
#define VEC_2_CPS2829_CPS3031_CPS29_SHIFT               8

/* CPS28 [15:12] - unsigned */
#define VEC_2_CPS2829_CPS3031_CPS28_ALIGN               0
#define VEC_2_CPS2829_CPS3031_CPS28_BITS                4
#define VEC_2_CPS2829_CPS3031_CPS28_MASK                0x0000F000UL
#define VEC_2_CPS2829_CPS3031_CPS28_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_2_CPS2829_CPS3031_reserved0_ALIGN           0
#define VEC_2_CPS2829_CPS3031_reserved0_BITS            16
#define VEC_2_CPS2829_CPS3031_reserved0_MASK            0xFFFF0000UL
#define VEC_2_CPS2829_CPS3031_reserved0_SHIFT           16

/**********************************************************************
 *VEC2_CPS32_CPC
 **********************************************************************/
/* CPC1 [03:00] - unsigned */
#define VEC_2_CPS32_CPC_CPC1_ALIGN                      0
#define VEC_2_CPS32_CPC_CPC1_BITS                       4
#define VEC_2_CPS32_CPC_CPC1_MASK                       0x0000000FUL
#define VEC_2_CPS32_CPC_CPC1_SHIFT                      0

/* CPC0 [07:04] - unsigned */
#define VEC_2_CPS32_CPC_CPC0_ALIGN                      0
#define VEC_2_CPS32_CPC_CPC0_BITS                       4
#define VEC_2_CPS32_CPC_CPC0_MASK                       0x000000F0UL
#define VEC_2_CPS32_CPC_CPC0_SHIFT                      4

/* reserved0 [11:08] -  */
#define VEC_2_CPS32_CPC_reserved0_ALIGN                 0
#define VEC_2_CPS32_CPC_reserved0_BITS                  4
#define VEC_2_CPS32_CPC_reserved0_MASK                  0x00000F00UL
#define VEC_2_CPS32_CPC_reserved0_SHIFT                 8

/* CPS32 [15:12] - unsigned */
#define VEC_2_CPS32_CPC_CPS32_ALIGN                     0
#define VEC_2_CPS32_CPC_CPS32_BITS                      4
#define VEC_2_CPS32_CPC_CPS32_MASK                      0x0000F000UL
#define VEC_2_CPS32_CPC_CPS32_SHIFT                     12

/* reserved1 [31:16] -  */
#define VEC_2_CPS32_CPC_reserved1_ALIGN                 0
#define VEC_2_CPS32_CPC_reserved1_BITS                  16
#define VEC_2_CPS32_CPC_reserved1_MASK                  0xFFFF0000UL
#define VEC_2_CPS32_CPC_reserved1_SHIFT                 16

/**********************************************************************
 *VEC2_LP27_CTRL
 **********************************************************************/
/* reserved0 [00:00] -  */
#define VEC_2_LP27_CTRL_reserved0_ALIGN                 0
#define VEC_2_LP27_CTRL_reserved0_BITS                  1
#define VEC_2_LP27_CTRL_reserved0_MASK                  0x00000001UL
#define VEC_2_LP27_CTRL_reserved0_SHIFT                 0

/* LP27_FREEZE [01:01] - boolean */
#define VEC_2_LP27_CTRL_LP27_FREEZE_ALIGN               0
#define VEC_2_LP27_CTRL_LP27_FREEZE_BITS                1
#define VEC_2_LP27_CTRL_LP27_FREEZE_MASK                0x00000002UL
#define VEC_2_LP27_CTRL_LP27_FREEZE_SHIFT               1
#define VEC_2_LP27_CTRL_LP27_FREEZE_NORMAL              0
#define VEC_2_LP27_CTRL_LP27_FREEZE_FREEZE              1

/* USE_TEST_PHASE [02:02] - boolean */
#define VEC_2_LP27_CTRL_USE_TEST_PHASE_ALIGN            0
#define VEC_2_LP27_CTRL_USE_TEST_PHASE_BITS             1
#define VEC_2_LP27_CTRL_USE_TEST_PHASE_MASK             0x00000004UL
#define VEC_2_LP27_CTRL_USE_TEST_PHASE_SHIFT            2
#define VEC_2_LP27_CTRL_USE_TEST_PHASE_NORMAL           0
#define VEC_2_LP27_CTRL_USE_TEST_PHASE_TEST_PHASE       1

/* LP27_TEST_PHASE [04:03] - unsigned */
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_ALIGN           0
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_BITS            2
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_MASK            0x00000018UL
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_SHIFT           3
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_LEADING         0
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_ZERO            1
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_LAGGING         2
#define VEC_2_LP27_CTRL_LP27_TEST_PHASE_ZERO_2          3

/* LP27_SCALER [06:05] - unsigned */
#define VEC_2_LP27_CTRL_LP27_SCALER_ALIGN               0
#define VEC_2_LP27_CTRL_LP27_SCALER_BITS                2
#define VEC_2_LP27_CTRL_LP27_SCALER_MASK                0x00000060UL
#define VEC_2_LP27_CTRL_LP27_SCALER_SHIFT               5
#define VEC_2_LP27_CTRL_LP27_SCALER_FULL                0
#define VEC_2_LP27_CTRL_LP27_SCALER_ONE_OVER_16         1
#define VEC_2_LP27_CTRL_LP27_SCALER_ONE_OVER_256        2
#define VEC_2_LP27_CTRL_LP27_SCALER_ONE_OVER_4096       3

/* LP27_RST [07:07] - boolean */
#define VEC_2_LP27_CTRL_LP27_RST_ALIGN                  0
#define VEC_2_LP27_CTRL_LP27_RST_BITS                   1
#define VEC_2_LP27_CTRL_LP27_RST_MASK                   0x00000080UL
#define VEC_2_LP27_CTRL_LP27_RST_SHIFT                  7
#define VEC_2_LP27_CTRL_LP27_RST_NORMAL                 0
#define VEC_2_LP27_CTRL_LP27_RST_RESET                  1

/* reserved1 [11:08] -  */
#define VEC_2_LP27_CTRL_reserved1_ALIGN                 0
#define VEC_2_LP27_CTRL_reserved1_BITS                  4
#define VEC_2_LP27_CTRL_reserved1_MASK                  0x00000F00UL
#define VEC_2_LP27_CTRL_reserved1_SHIFT                 8

/* PAL_NTSC [12:12] - boolean */
#define VEC_2_LP27_CTRL_PAL_NTSC_ALIGN                  0
#define VEC_2_LP27_CTRL_PAL_NTSC_BITS                   1
#define VEC_2_LP27_CTRL_PAL_NTSC_MASK                   0x00001000UL
#define VEC_2_LP27_CTRL_PAL_NTSC_SHIFT                  12
#define VEC_2_LP27_CTRL_PAL_NTSC_PAL                    0
#define VEC_2_LP27_CTRL_PAL_NTSC_NTSC                   1

/* LP27_ENABLE [13:13] - boolean */
#define VEC_2_LP27_CTRL_LP27_ENABLE_ALIGN               0
#define VEC_2_LP27_CTRL_LP27_ENABLE_BITS                1
#define VEC_2_LP27_CTRL_LP27_ENABLE_MASK                0x00002000UL
#define VEC_2_LP27_CTRL_LP27_ENABLE_SHIFT               13
#define VEC_2_LP27_CTRL_LP27_ENABLE_DISABLE             0
#define VEC_2_LP27_CTRL_LP27_ENABLE_ENABLE              1

/* COMP_SYNC_INV [14:14] - boolean */
#define VEC_2_LP27_CTRL_COMP_SYNC_INV_ALIGN             0
#define VEC_2_LP27_CTRL_COMP_SYNC_INV_BITS              1
#define VEC_2_LP27_CTRL_COMP_SYNC_INV_MASK              0x00004000UL
#define VEC_2_LP27_CTRL_COMP_SYNC_INV_SHIFT             14
#define VEC_2_LP27_CTRL_COMP_SYNC_INV_AS_IS             0
#define VEC_2_LP27_CTRL_COMP_SYNC_INV_INVERT            1

/* COMP_SYNC_SEL [15:15] - boolean */
#define VEC_2_LP27_CTRL_COMP_SYNC_SEL_ALIGN             0
#define VEC_2_LP27_CTRL_COMP_SYNC_SEL_BITS              1
#define VEC_2_LP27_CTRL_COMP_SYNC_SEL_MASK              0x00008000UL
#define VEC_2_LP27_CTRL_COMP_SYNC_SEL_SHIFT             15
#define VEC_2_LP27_CTRL_COMP_SYNC_SEL_EXTERNAL          0
#define VEC_2_LP27_CTRL_COMP_SYNC_SEL_INTERNAL          1

/* reserved2 [31:16] -  */
#define VEC_2_LP27_CTRL_reserved2_ALIGN                 0
#define VEC_2_LP27_CTRL_reserved2_BITS                  16
#define VEC_2_LP27_CTRL_reserved2_MASK                  0xFFFF0000UL
#define VEC_2_LP27_CTRL_reserved2_SHIFT                 16

/**********************************************************************
 *VEC2_LP27_INT_COEF
 **********************************************************************/
/* LP27_INT_COEF [19:00] - unsigned */
#define VEC_2_LP27_INT_COEF_LP27_INT_COEF_ALIGN         0
#define VEC_2_LP27_INT_COEF_LP27_INT_COEF_BITS          20
#define VEC_2_LP27_INT_COEF_LP27_INT_COEF_MASK          0x000FFFFFUL
#define VEC_2_LP27_INT_COEF_LP27_INT_COEF_SHIFT         0

/* reserved0 [31:20] -  */
#define VEC_2_LP27_INT_COEF_reserved0_ALIGN             0
#define VEC_2_LP27_INT_COEF_reserved0_BITS              12
#define VEC_2_LP27_INT_COEF_reserved0_MASK              0xFFF00000UL
#define VEC_2_LP27_INT_COEF_reserved0_SHIFT             20

/**********************************************************************
 *VEC2_LP27_LIN_COEF
 **********************************************************************/
/* LP27_LIN_COEF [15:00] - unsigned */
#define VEC_2_LP27_LIN_COEF_LP27_LIN_COEF_ALIGN         0
#define VEC_2_LP27_LIN_COEF_LP27_LIN_COEF_BITS          16
#define VEC_2_LP27_LIN_COEF_LP27_LIN_COEF_MASK          0x0000FFFFUL
#define VEC_2_LP27_LIN_COEF_LP27_LIN_COEF_SHIFT         0

/* reserved0 [31:16] -  */
#define VEC_2_LP27_LIN_COEF_reserved0_ALIGN             0
#define VEC_2_LP27_LIN_COEF_reserved0_BITS              16
#define VEC_2_LP27_LIN_COEF_reserved0_MASK              0xFFFF0000UL
#define VEC_2_LP27_LIN_COEF_reserved0_SHIFT             16

/**********************************************************************
 *VEC2_LP27_INTG_SHADOW
 **********************************************************************/
/* LP27_INTG_SHADOW [23:00] - unsigned */
#define VEC_2_LP27_INTG_SHADOW_LP27_INTG_SHADOW_ALIGN   0
#define VEC_2_LP27_INTG_SHADOW_LP27_INTG_SHADOW_BITS    24
#define VEC_2_LP27_INTG_SHADOW_LP27_INTG_SHADOW_MASK    0x00FFFFFFUL
#define VEC_2_LP27_INTG_SHADOW_LP27_INTG_SHADOW_SHIFT   0

/* reserved0 [31:24] -  */
#define VEC_2_LP27_INTG_SHADOW_reserved0_ALIGN          0
#define VEC_2_LP27_INTG_SHADOW_reserved0_BITS           8
#define VEC_2_LP27_INTG_SHADOW_reserved0_MASK           0xFF000000UL
#define VEC_2_LP27_INTG_SHADOW_reserved0_SHIFT          24

/**********************************************************************
 *VEC2_LP27_DELSIG_SHADOW
 **********************************************************************/
/* LP27_DELSIG_SHADOW [23:00] - unsigned */
#define VEC_2_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_ALIGN 0
#define VEC_2_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_BITS 24
#define VEC_2_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_MASK 0x00FFFFFFUL
#define VEC_2_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_SHIFT 0

/* reserved0 [31:24] -  */
#define VEC_2_LP27_DELSIG_SHADOW_reserved0_ALIGN        0
#define VEC_2_LP27_DELSIG_SHADOW_reserved0_BITS         8
#define VEC_2_LP27_DELSIG_SHADOW_reserved0_MASK         0xFF000000UL
#define VEC_2_LP27_DELSIG_SHADOW_reserved0_SHIFT        24

/**********************************************************************
 *VEC2_LP27_INTEGRATOR
 **********************************************************************/
/* LP27_INTEGRATOR [23:00] - unsigned */
#define VEC_2_LP27_INTEGRATOR_LP27_INTEGRATOR_ALIGN     0
#define VEC_2_LP27_INTEGRATOR_LP27_INTEGRATOR_BITS      24
#define VEC_2_LP27_INTEGRATOR_LP27_INTEGRATOR_MASK      0x00FFFFFFUL
#define VEC_2_LP27_INTEGRATOR_LP27_INTEGRATOR_SHIFT     0

/* reserved0 [31:24] -  */
#define VEC_2_LP27_INTEGRATOR_reserved0_ALIGN           0
#define VEC_2_LP27_INTEGRATOR_reserved0_BITS            8
#define VEC_2_LP27_INTEGRATOR_reserved0_MASK            0xFF000000UL
#define VEC_2_LP27_INTEGRATOR_reserved0_SHIFT           24

/**********************************************************************
 *VEC2_LP27_INTEGRATOR_RD
 **********************************************************************/
/* LP27_INTEGRATOR_RD [23:00] - unsigned */
#define VEC_2_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_ALIGN 0
#define VEC_2_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_BITS 24
#define VEC_2_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_MASK 0x00FFFFFFUL
#define VEC_2_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_SHIFT 0

/* reserved0 [31:24] -  */
#define VEC_2_LP27_INTEGRATOR_RD_reserved0_ALIGN        0
#define VEC_2_LP27_INTEGRATOR_RD_reserved0_BITS         8
#define VEC_2_LP27_INTEGRATOR_RD_reserved0_MASK         0xFF000000UL
#define VEC_2_LP27_INTEGRATOR_RD_reserved0_SHIFT        24

/**********************************************************************
 *VEC2_LP27_FILTER_RD
 **********************************************************************/
/* LP27_FILTER_RD [15:00] - unsigned */
#define VEC_2_LP27_FILTER_RD_LP27_FILTER_RD_ALIGN       0
#define VEC_2_LP27_FILTER_RD_LP27_FILTER_RD_BITS        16
#define VEC_2_LP27_FILTER_RD_LP27_FILTER_RD_MASK        0x0000FFFFUL
#define VEC_2_LP27_FILTER_RD_LP27_FILTER_RD_SHIFT       0

/* reserved0 [31:16] -  */
#define VEC_2_LP27_FILTER_RD_reserved0_ALIGN            0
#define VEC_2_LP27_FILTER_RD_reserved0_BITS             16
#define VEC_2_LP27_FILTER_RD_reserved0_MASK             0xFFFF0000UL
#define VEC_2_LP27_FILTER_RD_reserved0_SHIFT            16

/**********************************************************************
 *VEC2_LP27_DELSIG
 **********************************************************************/
/* LP27_DELSIG [15:00] - unsigned */
#define VEC_2_LP27_DELSIG_LP27_DELSIG_ALIGN             0
#define VEC_2_LP27_DELSIG_LP27_DELSIG_BITS              16
#define VEC_2_LP27_DELSIG_LP27_DELSIG_MASK              0x0000FFFFUL
#define VEC_2_LP27_DELSIG_LP27_DELSIG_SHIFT             0

/* reserved0 [31:16] -  */
#define VEC_2_LP27_DELSIG_reserved0_ALIGN               0
#define VEC_2_LP27_DELSIG_reserved0_BITS                16
#define VEC_2_LP27_DELSIG_reserved0_MASK                0xFFFF0000UL
#define VEC_2_LP27_DELSIG_reserved0_SHIFT               16

/**********************************************************************
 *VEC2_LP27_DELSIG_RD
 **********************************************************************/
/* LP27_DELSIG_RD [15:00] - unsigned */
#define VEC_2_LP27_DELSIG_RD_LP27_DELSIG_RD_ALIGN       0
#define VEC_2_LP27_DELSIG_RD_LP27_DELSIG_RD_BITS        16
#define VEC_2_LP27_DELSIG_RD_LP27_DELSIG_RD_MASK        0x0000FFFFUL
#define VEC_2_LP27_DELSIG_RD_LP27_DELSIG_RD_SHIFT       0

/* reserved0 [31:16] -  */
#define VEC_2_LP27_DELSIG_RD_reserved0_ALIGN            0
#define VEC_2_LP27_DELSIG_RD_reserved0_BITS             16
#define VEC_2_LP27_DELSIG_RD_reserved0_MASK             0xFFFF0000UL
#define VEC_2_LP27_DELSIG_RD_reserved0_SHIFT            16

/**********************************************************************
 *VEC2_LP27_TRANSFER_RD
 **********************************************************************/
/* LP27_TRANSFER_RD [15:00] - unsigned */
#define VEC_2_LP27_TRANSFER_RD_LP27_TRANSFER_RD_ALIGN   0
#define VEC_2_LP27_TRANSFER_RD_LP27_TRANSFER_RD_BITS    16
#define VEC_2_LP27_TRANSFER_RD_LP27_TRANSFER_RD_MASK    0x0000FFFFUL
#define VEC_2_LP27_TRANSFER_RD_LP27_TRANSFER_RD_SHIFT   0

/* reserved0 [31:16] -  */
#define VEC_2_LP27_TRANSFER_RD_reserved0_ALIGN          0
#define VEC_2_LP27_TRANSFER_RD_reserved0_BITS           16
#define VEC_2_LP27_TRANSFER_RD_reserved0_MASK           0xFFFF0000UL
#define VEC_2_LP27_TRANSFER_RD_reserved0_SHIFT          16

/**********************************************************************
 *VEC2_FREQ3_2
 **********************************************************************/
/* FREQ3_2 [15:00] - unsigned */
#define VEC_2_FREQ3_2_FREQ3_2_ALIGN                     0
#define VEC_2_FREQ3_2_FREQ3_2_BITS                      16
#define VEC_2_FREQ3_2_FREQ3_2_MASK                      0x0000FFFFUL
#define VEC_2_FREQ3_2_FREQ3_2_SHIFT                     0

/* reserved0 [31:16] -  */
#define VEC_2_FREQ3_2_reserved0_ALIGN                   0
#define VEC_2_FREQ3_2_reserved0_BITS                    16
#define VEC_2_FREQ3_2_reserved0_MASK                    0xFFFF0000UL
#define VEC_2_FREQ3_2_reserved0_SHIFT                   16

/**********************************************************************
 *VEC2_FREQ1_0
 **********************************************************************/
/* FREQ0_1 [15:00] - unsigned */
#define VEC_2_FREQ1_0_FREQ0_1_ALIGN                     0
#define VEC_2_FREQ1_0_FREQ0_1_BITS                      16
#define VEC_2_FREQ1_0_FREQ0_1_MASK                      0x0000FFFFUL
#define VEC_2_FREQ1_0_FREQ0_1_SHIFT                     0

/* reserved0 [31:16] -  */
#define VEC_2_FREQ1_0_reserved0_ALIGN                   0
#define VEC_2_FREQ1_0_reserved0_BITS                    16
#define VEC_2_FREQ1_0_reserved0_MASK                    0xFFFF0000UL
#define VEC_2_FREQ1_0_reserved0_SHIFT                   16

/**********************************************************************
 *VEC2_CONFIG1
 **********************************************************************/
/* STD2 [00:00] - unsigned */
#define VEC_2_CONFIG1_STD2_ALIGN                        0
#define VEC_2_CONFIG1_STD2_BITS                         1
#define VEC_2_CONFIG1_STD2_MASK                         0x00000001UL
#define VEC_2_CONFIG1_STD2_SHIFT                        0
#define VEC_2_CONFIG1_STD2_STANDARD_VALUE               0
#define VEC_2_CONFIG1_STD2_PROGRAMMED_VALUE             1

/* COMPDIS [01:01] - boolean */
#define VEC_2_CONFIG1_COMPDIS_ALIGN                     0
#define VEC_2_CONFIG1_COMPDIS_BITS                      1
#define VEC_2_CONFIG1_COMPDIS_MASK                      0x00000002UL
#define VEC_2_CONFIG1_COMPDIS_SHIFT                     1

/* LUMADIS [02:02] - boolean */
#define VEC_2_CONFIG1_LUMADIS_ALIGN                     0
#define VEC_2_CONFIG1_LUMADIS_BITS                      1
#define VEC_2_CONFIG1_LUMADIS_MASK                      0x00000004UL
#define VEC_2_CONFIG1_LUMADIS_SHIFT                     2

/* CYDELAY [03:03] - boolean */
#define VEC_2_CONFIG1_CYDELAY_ALIGN                     0
#define VEC_2_CONFIG1_CYDELAY_BITS                      1
#define VEC_2_CONFIG1_CYDELAY_MASK                      0x00000008UL
#define VEC_2_CONFIG1_CYDELAY_SHIFT                     3

/* IDDQ [04:04] - boolean */
#define VEC_2_CONFIG1_IDDQ_ALIGN                        0
#define VEC_2_CONFIG1_IDDQ_BITS                         1
#define VEC_2_CONFIG1_IDDQ_MASK                         0x00000010UL
#define VEC_2_CONFIG1_IDDQ_SHIFT                        4

/* DAC_TPSEL [05:05] - boolean */
#define VEC_2_CONFIG1_DAC_TPSEL_ALIGN                   0
#define VEC_2_CONFIG1_DAC_TPSEL_BITS                    1
#define VEC_2_CONFIG1_DAC_TPSEL_MASK                    0x00000020UL
#define VEC_2_CONFIG1_DAC_TPSEL_SHIFT                   5

/* PH_OUT [06:06] - unsigned */
#define VEC_2_CONFIG1_PH_OUT_ALIGN                      0
#define VEC_2_CONFIG1_PH_OUT_BITS                       1
#define VEC_2_CONFIG1_PH_OUT_MASK                       0x00000040UL
#define VEC_2_CONFIG1_PH_OUT_SHIFT                      6
#define VEC_2_CONFIG1_PH_OUT_RISING_EDGE                0
#define VEC_2_CONFIG1_PH_OUT_FALLING_EDGE               1

/* reserved0 [07:07] -  */
#define VEC_2_CONFIG1_reserved0_ALIGN                   0
#define VEC_2_CONFIG1_reserved0_BITS                    1
#define VEC_2_CONFIG1_reserved0_MASK                    0x00000080UL
#define VEC_2_CONFIG1_reserved0_SHIFT                   7

/* DIS_LUMA [08:08] - boolean */
#define VEC_2_CONFIG1_DIS_LUMA_ALIGN                    0
#define VEC_2_CONFIG1_DIS_LUMA_BITS                     1
#define VEC_2_CONFIG1_DIS_LUMA_MASK                     0x00000100UL
#define VEC_2_CONFIG1_DIS_LUMA_SHIFT                    8

/* DIS_CHR [09:09] - boolean */
#define VEC_2_CONFIG1_DIS_CHR_ALIGN                     0
#define VEC_2_CONFIG1_DIS_CHR_BITS                      1
#define VEC_2_CONFIG1_DIS_CHR_MASK                      0x00000200UL
#define VEC_2_CONFIG1_DIS_CHR_SHIFT                     9

/* TMUX [11:10] - unsigned */
#define VEC_2_CONFIG1_TMUX_ALIGN                        0
#define VEC_2_CONFIG1_TMUX_BITS                         2
#define VEC_2_CONFIG1_TMUX_MASK                         0x00000C00UL
#define VEC_2_CONFIG1_TMUX_SHIFT                        10
#define VEC_2_CONFIG1_TMUX_DIGITAL_COMPOSITE            0
#define VEC_2_CONFIG1_TMUX_DIGITAL_LUMA                 1
#define VEC_2_CONFIG1_TMUX_DIGITAL_CHROMA               2
#define VEC_2_CONFIG1_TMUX_COMPOSITIVE_SYNC             3

/* reserved1 [13:12] -  */
#define VEC_2_CONFIG1_reserved1_ALIGN                   0
#define VEC_2_CONFIG1_reserved1_BITS                    2
#define VEC_2_CONFIG1_reserved1_MASK                    0x00003000UL
#define VEC_2_CONFIG1_reserved1_SHIFT                   12

/* TC_OBB [14:14] - boolean */
#define VEC_2_CONFIG1_TC_OBB_ALIGN                      0
#define VEC_2_CONFIG1_TC_OBB_BITS                       1
#define VEC_2_CONFIG1_TC_OBB_MASK                       0x00004000UL
#define VEC_2_CONFIG1_TC_OBB_SHIFT                      14
#define VEC_2_CONFIG1_TC_OBB_OFFSET_BINARY              0
#define VEC_2_CONFIG1_TC_OBB_TWOS_COMPLEMENT            1

/* HB_SCAN [15:15] - boolean */
#define VEC_2_CONFIG1_HB_SCAN_ALIGN                     0
#define VEC_2_CONFIG1_HB_SCAN_BITS                      1
#define VEC_2_CONFIG1_HB_SCAN_MASK                      0x00008000UL
#define VEC_2_CONFIG1_HB_SCAN_SHIFT                     15

/* reserved2 [31:16] -  */
#define VEC_2_CONFIG1_reserved2_ALIGN                   0
#define VEC_2_CONFIG1_reserved2_BITS                    16
#define VEC_2_CONFIG1_reserved2_MASK                    0xFFFF0000UL
#define VEC_2_CONFIG1_reserved2_SHIFT                   16

/**********************************************************************
 *VEC2_CONFIG2
 **********************************************************************/
/* GREEN_SYNC_ENA [00:00] - unsigned */
#define VEC_2_CONFIG2_GREEN_SYNC_ENA_ALIGN              0
#define VEC_2_CONFIG2_GREEN_SYNC_ENA_BITS               1
#define VEC_2_CONFIG2_GREEN_SYNC_ENA_MASK               0x00000001UL
#define VEC_2_CONFIG2_GREEN_SYNC_ENA_SHIFT              0

/* RGB_SYNC_ENA [01:01] - boolean */
#define VEC_2_CONFIG2_RGB_SYNC_ENA_ALIGN                0
#define VEC_2_CONFIG2_RGB_SYNC_ENA_BITS                 1
#define VEC_2_CONFIG2_RGB_SYNC_ENA_MASK                 0x00000002UL
#define VEC_2_CONFIG2_RGB_SYNC_ENA_SHIFT                1

/* VEC_OUT_MODE [03:02] - unsigned */
#define VEC_2_CONFIG2_VEC_OUT_MODE_ALIGN                0
#define VEC_2_CONFIG2_VEC_OUT_MODE_BITS                 2
#define VEC_2_CONFIG2_VEC_OUT_MODE_MASK                 0x0000000CUL
#define VEC_2_CONFIG2_VEC_OUT_MODE_SHIFT                2
#define VEC_2_CONFIG2_VEC_OUT_MODE_C_Y_CVBS_CVBS        0
#define VEC_2_CONFIG2_VEC_OUT_MODE_R_G_B_CVBS           1
#define VEC_2_CONFIG2_VEC_OUT_MODE_Y_U_V_CVBS           2
#define VEC_2_CONFIG2_VEC_OUT_MODE_R_G_B_Y              3

/* U_BLUE_DAC_DIS [04:04] - boolean */
#define VEC_2_CONFIG2_U_BLUE_DAC_DIS_ALIGN              0
#define VEC_2_CONFIG2_U_BLUE_DAC_DIS_BITS               1
#define VEC_2_CONFIG2_U_BLUE_DAC_DIS_MASK               0x00000010UL
#define VEC_2_CONFIG2_U_BLUE_DAC_DIS_SHIFT              4

/* RGB_DIS [05:05] - boolean */
#define VEC_2_CONFIG2_RGB_DIS_ALIGN                     0
#define VEC_2_CONFIG2_RGB_DIS_BITS                      1
#define VEC_2_CONFIG2_RGB_DIS_MASK                      0x00000020UL
#define VEC_2_CONFIG2_RGB_DIS_SHIFT                     5

/* UV_DIS [06:06] - unsigned */
#define VEC_2_CONFIG2_UV_DIS_ALIGN                      0
#define VEC_2_CONFIG2_UV_DIS_BITS                       1
#define VEC_2_CONFIG2_UV_DIS_MASK                       0x00000040UL
#define VEC_2_CONFIG2_UV_DIS_SHIFT                      6

/* UV_CB_ENA [07:07] - boolean */
#define VEC_2_CONFIG2_UV_CB_ENA_ALIGN                   0
#define VEC_2_CONFIG2_UV_CB_ENA_BITS                    1
#define VEC_2_CONFIG2_UV_CB_ENA_MASK                    0x00000080UL
#define VEC_2_CONFIG2_UV_CB_ENA_SHIFT                   7

/* reserved0 [31:08] -  */
#define VEC_2_CONFIG2_reserved0_ALIGN                   0
#define VEC_2_CONFIG2_reserved0_BITS                    24
#define VEC_2_CONFIG2_reserved0_MASK                    0xFFFFFF00UL
#define VEC_2_CONFIG2_reserved0_SHIFT                   8

/**********************************************************************
 *CCD_Control
 **********************************************************************/
/* ENABLE_CLOSED_CAPTION [00:00] - boolean */
#define CCD_N_Control_ENABLE_CLOSED_CAPTION_ALIGN       0
#define CCD_N_Control_ENABLE_CLOSED_CAPTION_BITS        1
#define CCD_N_Control_ENABLE_CLOSED_CAPTION_MASK        0x00000001UL
#define CCD_N_Control_ENABLE_CLOSED_CAPTION_SHIFT       0
#define CCD_N_Control_ENABLE_CLOSED_CAPTION_DISABLED    0
#define CCD_N_Control_ENABLE_CLOSED_CAPTION_ENABLED     1

/* REGISTER_USE_MODE [01:01] - boolean */
#define CCD_N_Control_REGISTER_USE_MODE_ALIGN           0
#define CCD_N_Control_REGISTER_USE_MODE_BITS            1
#define CCD_N_Control_REGISTER_USE_MODE_MASK            0x00000002UL
#define CCD_N_Control_REGISTER_USE_MODE_SHIFT           1
#define CCD_N_Control_REGISTER_USE_MODE_SPLIT           0
#define CCD_N_Control_REGISTER_USE_MODE_SHARE           1

/* INTERRUPT_OPTION_TF [02:02] - boolean */
#define CCD_N_Control_INTERRUPT_OPTION_TF_ALIGN         0
#define CCD_N_Control_INTERRUPT_OPTION_TF_BITS          1
#define CCD_N_Control_INTERRUPT_OPTION_TF_MASK          0x00000004UL
#define CCD_N_Control_INTERRUPT_OPTION_TF_SHIFT         2
#define CCD_N_Control_INTERRUPT_OPTION_TF_INACTIVE      0
#define CCD_N_Control_INTERRUPT_OPTION_TF_ACTIVE        1

/* INTERRUPT_OPTION_BF [03:03] - boolean */
#define CCD_N_Control_INTERRUPT_OPTION_BF_ALIGN         0
#define CCD_N_Control_INTERRUPT_OPTION_BF_BITS          1
#define CCD_N_Control_INTERRUPT_OPTION_BF_MASK          0x00000008UL
#define CCD_N_Control_INTERRUPT_OPTION_BF_SHIFT         3
#define CCD_N_Control_INTERRUPT_OPTION_BF_INACTIVE      0
#define CCD_N_Control_INTERRUPT_OPTION_BF_ACTIVE        1

/* SHIFT_DIRECTION [04:04] - boolean */
#define CCD_N_Control_SHIFT_DIRECTION_ALIGN             0
#define CCD_N_Control_SHIFT_DIRECTION_BITS              1
#define CCD_N_Control_SHIFT_DIRECTION_MASK              0x00000010UL
#define CCD_N_Control_SHIFT_DIRECTION_SHIFT             4
#define CCD_N_Control_SHIFT_DIRECTION_LSB2MSB           0
#define CCD_N_Control_SHIFT_DIRECTION_MSB2LSB           1

/* BYTE_ORDER [05:05] - boolean */
#define CCD_N_Control_BYTE_ORDER_ALIGN                  0
#define CCD_N_Control_BYTE_ORDER_BITS                   1
#define CCD_N_Control_BYTE_ORDER_MASK                   0x00000020UL
#define CCD_N_Control_BYTE_ORDER_SHIFT                  5
#define CCD_N_Control_BYTE_ORDER_LOW_BYTE_FIRST         0
#define CCD_N_Control_BYTE_ORDER_HIGH_BYTE_FIRST        1

/* VIDEO_FORMAT [06:06] - boolean */
#define CCD_N_Control_VIDEO_FORMAT_ALIGN                0
#define CCD_N_Control_VIDEO_FORMAT_BITS                 1
#define CCD_N_Control_VIDEO_FORMAT_MASK                 0x00000040UL
#define CCD_N_Control_VIDEO_FORMAT_SHIFT                6
#define CCD_N_Control_VIDEO_FORMAT_NTSC                 0
#define CCD_N_Control_VIDEO_FORMAT_PAL                  1

/* PHASE_SYNC_DELAY [16:07] - unsigned */
#define CCD_N_Control_PHASE_SYNC_DELAY_ALIGN            0
#define CCD_N_Control_PHASE_SYNC_DELAY_BITS             10
#define CCD_N_Control_PHASE_SYNC_DELAY_MASK             0x0001FF80UL
#define CCD_N_Control_PHASE_SYNC_DELAY_SHIFT            7

/* SIGNAL_THRESHOLD [26:17] - unsigned */
#define CCD_N_Control_SIGNAL_THRESHOLD_ALIGN            0
#define CCD_N_Control_SIGNAL_THRESHOLD_BITS             10
#define CCD_N_Control_SIGNAL_THRESHOLD_MASK             0x07FE0000UL
#define CCD_N_Control_SIGNAL_THRESHOLD_SHIFT            17

/* reserved0 [31:27] -  */
#define CCD_N_Control_reserved0_ALIGN                   0
#define CCD_N_Control_reserved0_BITS                    5
#define CCD_N_Control_reserved0_MASK                    0xF8000000UL
#define CCD_N_Control_reserved0_SHIFT                   27

/**********************************************************************
 *CCD_Status
 **********************************************************************/
/* TOP_INTERRUPT [00:00] - boolean */
#define CCD_N_Status_TOP_INTERRUPT_ALIGN                0
#define CCD_N_Status_TOP_INTERRUPT_BITS                 1
#define CCD_N_Status_TOP_INTERRUPT_MASK                 0x00000001UL
#define CCD_N_Status_TOP_INTERRUPT_SHIFT                0

/* BOTTOM_INTERRUPT [01:01] - boolean */
#define CCD_N_Status_BOTTOM_INTERRUPT_ALIGN             0
#define CCD_N_Status_BOTTOM_INTERRUPT_BITS              1
#define CCD_N_Status_BOTTOM_INTERRUPT_MASK              0x00000002UL
#define CCD_N_Status_BOTTOM_INTERRUPT_SHIFT             1

/* DATA_OVERRUN [02:02] - boolean */
#define CCD_N_Status_DATA_OVERRUN_ALIGN                 0
#define CCD_N_Status_DATA_OVERRUN_BITS                  1
#define CCD_N_Status_DATA_OVERRUN_MASK                  0x00000004UL
#define CCD_N_Status_DATA_OVERRUN_SHIFT                 2
#define CCD_N_Status_DATA_OVERRUN_NO_ERROR              0
#define CCD_N_Status_DATA_OVERRUN_ERROR                 1

/* reserved0 [31:03] -  */
#define CCD_N_Status_reserved0_ALIGN                    0
#define CCD_N_Status_reserved0_BITS                     29
#define CCD_N_Status_reserved0_MASK                     0xFFFFFFF8UL
#define CCD_N_Status_reserved0_SHIFT                    3

/**********************************************************************
 *CCD_Reset
 **********************************************************************/
/* RESET [31:00] - unsigned */
#define CCD_N_Reset_RESET_ALIGN                         0
#define CCD_N_Reset_RESET_BITS                          32
#define CCD_N_Reset_RESET_MASK                          0xFFFFFFFFUL
#define CCD_N_Reset_RESET_SHIFT                         0

/**********************************************************************
 *CCD_Top
 **********************************************************************/
/* STATUS [11:00] - unsigned */
#define CCD_N_Top_STATUS_ALIGN                          0
#define CCD_N_Top_STATUS_BITS                           12
#define CCD_N_Top_STATUS_MASK                           0x00000FFFUL
#define CCD_N_Top_STATUS_SHIFT                          0

/* VSYNC_OFFSET [15:12] - signed */
#define CCD_N_Top_VSYNC_OFFSET_ALIGN                    0
#define CCD_N_Top_VSYNC_OFFSET_BITS                     4
#define CCD_N_Top_VSYNC_OFFSET_MASK                     0x0000F000UL
#define CCD_N_Top_VSYNC_OFFSET_SHIFT                    12

/* ACTIVE_LINES [27:16] - unsigned */
#define CCD_N_Top_ACTIVE_LINES_ALIGN                    0
#define CCD_N_Top_ACTIVE_LINES_BITS                     12
#define CCD_N_Top_ACTIVE_LINES_MASK                     0x0FFF0000UL
#define CCD_N_Top_ACTIVE_LINES_SHIFT                    16

/* reserved0 [31:28] -  */
#define CCD_N_Top_reserved0_ALIGN                       0
#define CCD_N_Top_reserved0_BITS                        4
#define CCD_N_Top_reserved0_MASK                        0xF0000000UL
#define CCD_N_Top_reserved0_SHIFT                       28

/**********************************************************************
 *CCD_Bottom
 **********************************************************************/
/* STATUS [11:00] - unsigned */
#define CCD_N_Bottom_STATUS_ALIGN                       0
#define CCD_N_Bottom_STATUS_BITS                        12
#define CCD_N_Bottom_STATUS_MASK                        0x00000FFFUL
#define CCD_N_Bottom_STATUS_SHIFT                       0

/* VSYNC_OFFSET [15:12] - signed */
#define CCD_N_Bottom_VSYNC_OFFSET_ALIGN                 0
#define CCD_N_Bottom_VSYNC_OFFSET_BITS                  4
#define CCD_N_Bottom_VSYNC_OFFSET_MASK                  0x0000F000UL
#define CCD_N_Bottom_VSYNC_OFFSET_SHIFT                 12

/* ACTIVE_LINES [27:16] - unsigned */
#define CCD_N_Bottom_ACTIVE_LINES_ALIGN                 0
#define CCD_N_Bottom_ACTIVE_LINES_BITS                  12
#define CCD_N_Bottom_ACTIVE_LINES_MASK                  0x0FFF0000UL
#define CCD_N_Bottom_ACTIVE_LINES_SHIFT                 16

/* reserved0 [31:28] -  */
#define CCD_N_Bottom_reserved0_ALIGN                    0
#define CCD_N_Bottom_reserved0_BITS                     4
#define CCD_N_Bottom_reserved0_MASK                     0xF0000000UL
#define CCD_N_Bottom_reserved0_SHIFT                    28

/**********************************************************************
 *CCD_Data0
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_N_Data0_WORD0_ALIGN                         0
#define CCD_N_Data0_WORD0_BITS                          16
#define CCD_N_Data0_WORD0_MASK                          0x0000FFFFUL
#define CCD_N_Data0_WORD0_SHIFT                         0

/* WORD1 [31:16] - unsigned */
#define CCD_N_Data0_WORD1_ALIGN                         0
#define CCD_N_Data0_WORD1_BITS                          16
#define CCD_N_Data0_WORD1_MASK                          0xFFFF0000UL
#define CCD_N_Data0_WORD1_SHIFT                         16

/**********************************************************************
 *CCD_Data1
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_N_Data1_WORD0_ALIGN                         0
#define CCD_N_Data1_WORD0_BITS                          16
#define CCD_N_Data1_WORD0_MASK                          0x0000FFFFUL
#define CCD_N_Data1_WORD0_SHIFT                         0

/* WORD1 [31:16] - unsigned */
#define CCD_N_Data1_WORD1_ALIGN                         0
#define CCD_N_Data1_WORD1_BITS                          16
#define CCD_N_Data1_WORD1_MASK                          0xFFFF0000UL
#define CCD_N_Data1_WORD1_SHIFT                         16

/**********************************************************************
 *CCD_Data2
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_N_Data2_WORD0_ALIGN                         0
#define CCD_N_Data2_WORD0_BITS                          16
#define CCD_N_Data2_WORD0_MASK                          0x0000FFFFUL
#define CCD_N_Data2_WORD0_SHIFT                         0

/* WORD1 [31:16] - unsigned */
#define CCD_N_Data2_WORD1_ALIGN                         0
#define CCD_N_Data2_WORD1_BITS                          16
#define CCD_N_Data2_WORD1_MASK                          0xFFFF0000UL
#define CCD_N_Data2_WORD1_SHIFT                         16

/**********************************************************************
 *CCD_Data3
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_N_Data3_WORD0_ALIGN                         0
#define CCD_N_Data3_WORD0_BITS                          16
#define CCD_N_Data3_WORD0_MASK                          0x0000FFFFUL
#define CCD_N_Data3_WORD0_SHIFT                         0

/* WORD1 [31:16] - unsigned */
#define CCD_N_Data3_WORD1_ALIGN                         0
#define CCD_N_Data3_WORD1_BITS                          16
#define CCD_N_Data3_WORD1_MASK                          0xFFFF0000UL
#define CCD_N_Data3_WORD1_SHIFT                         16

/**********************************************************************
 *CCD_Data4
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_N_Data4_WORD0_ALIGN                         0
#define CCD_N_Data4_WORD0_BITS                          16
#define CCD_N_Data4_WORD0_MASK                          0x0000FFFFUL
#define CCD_N_Data4_WORD0_SHIFT                         0

/* WORD1 [31:16] - unsigned */
#define CCD_N_Data4_WORD1_ALIGN                         0
#define CCD_N_Data4_WORD1_BITS                          16
#define CCD_N_Data4_WORD1_MASK                          0xFFFF0000UL
#define CCD_N_Data4_WORD1_SHIFT                         16

/**********************************************************************
 *CCD_Data5
 **********************************************************************/
/* WORD0 [15:00] - unsigned */
#define CCD_N_Data5_WORD0_ALIGN                         0
#define CCD_N_Data5_WORD0_BITS                          16
#define CCD_N_Data5_WORD0_MASK                          0x0000FFFFUL
#define CCD_N_Data5_WORD0_SHIFT                         0

/* WORD1 [31:16] - unsigned */
#define CCD_N_Data5_WORD1_ALIGN                         0
#define CCD_N_Data5_WORD1_BITS                          16
#define CCD_N_Data5_WORD1_MASK                          0xFFFF0000UL
#define CCD_N_Data5_WORD1_SHIFT                         16

/**********************************************************************
 *CCD_Lock
 **********************************************************************/
/* STATUS [11:00] - unsigned */
#define CCD_N_Lock_STATUS_ALIGN                         0
#define CCD_N_Lock_STATUS_BITS                          12
#define CCD_N_Lock_STATUS_MASK                          0x00000FFFUL
#define CCD_N_Lock_STATUS_SHIFT                         0

/* DELAY [15:12] - unsigned */
#define CCD_N_Lock_DELAY_ALIGN                          0
#define CCD_N_Lock_DELAY_BITS                           4
#define CCD_N_Lock_DELAY_MASK                           0x0000F000UL
#define CCD_N_Lock_DELAY_SHIFT                          12

/* reserved0 [31:16] -  */
#define CCD_N_Lock_reserved0_ALIGN                      0
#define CCD_N_Lock_reserved0_BITS                       16
#define CCD_N_Lock_reserved0_MASK                       0xFFFF0000UL
#define CCD_N_Lock_reserved0_SHIFT                      16

/**********************************************************************
 *XPT_CTRL_REG
 **********************************************************************/
/* PID_PARSER_0_ENABLE [00:00] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_0_ENABLE_ALIGN          0
#define XPT_CTRL_REG_PID_PARSER_0_ENABLE_BITS           1
#define XPT_CTRL_REG_PID_PARSER_0_ENABLE_MASK           0x00000001UL
#define XPT_CTRL_REG_PID_PARSER_0_ENABLE_SHIFT          0

/* PID_PARSER_1_ENABLE [01:01] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_1_ENABLE_ALIGN          0
#define XPT_CTRL_REG_PID_PARSER_1_ENABLE_BITS           1
#define XPT_CTRL_REG_PID_PARSER_1_ENABLE_MASK           0x00000002UL
#define XPT_CTRL_REG_PID_PARSER_1_ENABLE_SHIFT          1

/* PID_PARSER_2_ENABLE [02:02] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_2_ENABLE_ALIGN          0
#define XPT_CTRL_REG_PID_PARSER_2_ENABLE_BITS           1
#define XPT_CTRL_REG_PID_PARSER_2_ENABLE_MASK           0x00000004UL
#define XPT_CTRL_REG_PID_PARSER_2_ENABLE_SHIFT          2

/* PID_PARSER_0_ALL_PASS_CONTROL [03:03] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_0_ALL_PASS_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_0_ALL_PASS_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_0_ALL_PASS_CONTROL_MASK 0x00000008UL
#define XPT_CTRL_REG_PID_PARSER_0_ALL_PASS_CONTROL_SHIFT 3

/* PID_PARSER_1_ALL_PASS_CONTROL [04:04] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_1_ALL_PASS_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_1_ALL_PASS_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_1_ALL_PASS_CONTROL_MASK 0x00000010UL
#define XPT_CTRL_REG_PID_PARSER_1_ALL_PASS_CONTROL_SHIFT 4

/* PID_PARSER_2_ALL_PASS_CONTROL [05:05] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_2_ALL_PASS_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_2_ALL_PASS_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_2_ALL_PASS_CONTROL_MASK 0x00000020UL
#define XPT_CTRL_REG_PID_PARSER_2_ALL_PASS_CONTROL_SHIFT 5

/* PID_PARSER_0_ERROR_INPUT_AND_TEI_IGNORE_CONTROL [06:06] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_0_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_0_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_0_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_MASK 0x00000040UL
#define XPT_CTRL_REG_PID_PARSER_0_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_SHIFT 6

/* PID_PARSER_1ERROR_INPUT_AND_TEI_IGNORE_CONTROL [07:07] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_1ERROR_INPUT_AND_TEI_IGNORE_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_1ERROR_INPUT_AND_TEI_IGNORE_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_1ERROR_INPUT_AND_TEI_IGNORE_CONTROL_MASK 0x00000080UL
#define XPT_CTRL_REG_PID_PARSER_1ERROR_INPUT_AND_TEI_IGNORE_CONTROL_SHIFT 7

/* PID_PARSER_2_ERROR_INPUT_AND_TEI_IGNORE_CONTROL [08:08] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_2_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_2_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_2_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_MASK 0x00000100UL
#define XPT_CTRL_REG_PID_PARSER_2_ERROR_INPUT_AND_TEI_IGNORE_CONTROL_SHIFT 8

/* reserved0 [12:09] -  */
#define XPT_CTRL_REG_reserved0_ALIGN                    0
#define XPT_CTRL_REG_reserved0_BITS                     4
#define XPT_CTRL_REG_reserved0_MASK                     0x00001E00UL
#define XPT_CTRL_REG_reserved0_SHIFT                    9

/* PSI_FILTER_CRC_BYTES_EN [13:13] - unsigned */
#define XPT_CTRL_REG_PSI_FILTER_CRC_BYTES_EN_ALIGN      0
#define XPT_CTRL_REG_PSI_FILTER_CRC_BYTES_EN_BITS       1
#define XPT_CTRL_REG_PSI_FILTER_CRC_BYTES_EN_MASK       0x00002000UL
#define XPT_CTRL_REG_PSI_FILTER_CRC_BYTES_EN_SHIFT      13

/* ATSC_SCRAMBLE_CNTL [14:14] - unsigned */
#define XPT_CTRL_REG_ATSC_SCRAMBLE_CNTL_ALIGN           0
#define XPT_CTRL_REG_ATSC_SCRAMBLE_CNTL_BITS            1
#define XPT_CTRL_REG_ATSC_SCRAMBLE_CNTL_MASK            0x00004000UL
#define XPT_CTRL_REG_ATSC_SCRAMBLE_CNTL_SHIFT           14

/* ATSC_SCRAMBLE_MOD [15:15] - unsigned */
#define XPT_CTRL_REG_ATSC_SCRAMBLE_MOD_ALIGN            0
#define XPT_CTRL_REG_ATSC_SCRAMBLE_MOD_BITS             1
#define XPT_CTRL_REG_ATSC_SCRAMBLE_MOD_MASK             0x00008000UL
#define XPT_CTRL_REG_ATSC_SCRAMBLE_MOD_SHIFT            15

/* PCR1_MUX_CTRL [18:16] - unsigned */
#define XPT_CTRL_REG_PCR1_MUX_CTRL_ALIGN                0
#define XPT_CTRL_REG_PCR1_MUX_CTRL_BITS                 3
#define XPT_CTRL_REG_PCR1_MUX_CTRL_MASK                 0x00070000UL
#define XPT_CTRL_REG_PCR1_MUX_CTRL_SHIFT                16
#define XPT_CTRL_REG_PCR1_MUX_CTRL_MPEG_Video_1         0
#define XPT_CTRL_REG_PCR1_MUX_CTRL_Transport_1          1
#define XPT_CTRL_REG_PCR1_MUX_CTRL_VDEC_N               2
#define XPT_CTRL_REG_PCR1_MUX_CTRL_VEC_1                3
#define XPT_CTRL_REG_PCR1_MUX_CTRL_MPEG_Video_2         4
#define XPT_CTRL_REG_PCR1_MUX_CTRL_Transport_2          5
#define XPT_CTRL_REG_PCR1_MUX_CTRL_VDEC_NP              6
#define XPT_CTRL_REG_PCR1_MUX_CTRL_VEC_2                7

/* PCR2_MUX_CTRL [21:19] - unsigned */
#define XPT_CTRL_REG_PCR2_MUX_CTRL_ALIGN                0
#define XPT_CTRL_REG_PCR2_MUX_CTRL_BITS                 3
#define XPT_CTRL_REG_PCR2_MUX_CTRL_MASK                 0x00380000UL
#define XPT_CTRL_REG_PCR2_MUX_CTRL_SHIFT                19
#define XPT_CTRL_REG_PCR2_MUX_CTRL_MPEG_Video_1         0
#define XPT_CTRL_REG_PCR2_MUX_CTRL_Transport_1          1
#define XPT_CTRL_REG_PCR2_MUX_CTRL_VDEC_N               2
#define XPT_CTRL_REG_PCR2_MUX_CTRL_VEC_1                3
#define XPT_CTRL_REG_PCR2_MUX_CTRL_MPEG_Video_2         4
#define XPT_CTRL_REG_PCR2_MUX_CTRL_Transport_2          5
#define XPT_CTRL_REG_PCR2_MUX_CTRL_VDEC_NP              6
#define XPT_CTRL_REG_PCR2_MUX_CTRL_VEC_2                7

/* SAVE_SHORT_PSI_MESSAGES [22:22] - unsigned */
#define XPT_CTRL_REG_SAVE_SHORT_PSI_MESSAGES_ALIGN      0
#define XPT_CTRL_REG_SAVE_SHORT_PSI_MESSAGES_BITS       1
#define XPT_CTRL_REG_SAVE_SHORT_PSI_MESSAGES_MASK       0x00400000UL
#define XPT_CTRL_REG_SAVE_SHORT_PSI_MESSAGES_SHIFT      22

/* SAVE_LONG_PSI_MESSAGES [23:23] - unsigned */
#define XPT_CTRL_REG_SAVE_LONG_PSI_MESSAGES_ALIGN       0
#define XPT_CTRL_REG_SAVE_LONG_PSI_MESSAGES_BITS        1
#define XPT_CTRL_REG_SAVE_LONG_PSI_MESSAGES_MASK        0x00800000UL
#define XPT_CTRL_REG_SAVE_LONG_PSI_MESSAGES_SHIFT       23

/* DMA_MSG_BUFFER_ENDIAN_CTRL [24:24] - unsigned */
#define XPT_CTRL_REG_DMA_MSG_BUFFER_ENDIAN_CTRL_ALIGN   0
#define XPT_CTRL_REG_DMA_MSG_BUFFER_ENDIAN_CTRL_BITS    1
#define XPT_CTRL_REG_DMA_MSG_BUFFER_ENDIAN_CTRL_MASK    0x01000000UL
#define XPT_CTRL_REG_DMA_MSG_BUFFER_ENDIAN_CTRL_SHIFT   24

/* LINK_LIST_DESCRIPTOR_ENDIAN_CTRL [25:25] - unsigned */
#define XPT_CTRL_REG_LINK_LIST_DESCRIPTOR_ENDIAN_CTRL_ALIGN 0
#define XPT_CTRL_REG_LINK_LIST_DESCRIPTOR_ENDIAN_CTRL_BITS 1
#define XPT_CTRL_REG_LINK_LIST_DESCRIPTOR_ENDIAN_CTRL_MASK 0x02000000UL
#define XPT_CTRL_REG_LINK_LIST_DESCRIPTOR_ENDIAN_CTRL_SHIFT 25

/* PID_PARSER_0_CONTINUITY_COUNT_IGNORE_CONTROL [26:26] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_0_CONTINUITY_COUNT_IGNORE_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_0_CONTINUITY_COUNT_IGNORE_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_0_CONTINUITY_COUNT_IGNORE_CONTROL_MASK 0x04000000UL
#define XPT_CTRL_REG_PID_PARSER_0_CONTINUITY_COUNT_IGNORE_CONTROL_SHIFT 26

/* PID_PARSER_1_CONTINUITY_COUNT_IGNORE_CONTROL [27:27] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_1_CONTINUITY_COUNT_IGNORE_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_1_CONTINUITY_COUNT_IGNORE_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_1_CONTINUITY_COUNT_IGNORE_CONTROL_MASK 0x08000000UL
#define XPT_CTRL_REG_PID_PARSER_1_CONTINUITY_COUNT_IGNORE_CONTROL_SHIFT 27

/* PID_PARSER_2_CONTINUITY_COUNT_IGNORE_CONTROL [28:28] - unsigned */
#define XPT_CTRL_REG_PID_PARSER_2_CONTINUITY_COUNT_IGNORE_CONTROL_ALIGN 0
#define XPT_CTRL_REG_PID_PARSER_2_CONTINUITY_COUNT_IGNORE_CONTROL_BITS 1
#define XPT_CTRL_REG_PID_PARSER_2_CONTINUITY_COUNT_IGNORE_CONTROL_MASK 0x10000000UL
#define XPT_CTRL_REG_PID_PARSER_2_CONTINUITY_COUNT_IGNORE_CONTROL_SHIFT 28

/* reserved1 [31:29] -  */
#define XPT_CTRL_REG_reserved1_ALIGN                    0
#define XPT_CTRL_REG_reserved1_BITS                     3
#define XPT_CTRL_REG_reserved1_MASK                     0xE0000000UL
#define XPT_CTRL_REG_reserved1_SHIFT                    29

/**********************************************************************
 *VDEC_N_YC_CTL
 **********************************************************************/
/* REG_BANK [00:00] - boolean */
#define VDEC_N_YC_CTL_REG_BANK_ALIGN                    0
#define VDEC_N_YC_CTL_REG_BANK_BITS                     1
#define VDEC_N_YC_CTL_REG_BANK_MASK                     0x00000001UL
#define VDEC_N_YC_CTL_REG_BANK_SHIFT                    0

/* reserved0 [01:01] -  */
#define VDEC_N_YC_CTL_reserved0_ALIGN                   0
#define VDEC_N_YC_CTL_reserved0_BITS                    1
#define VDEC_N_YC_CTL_reserved0_MASK                    0x00000002UL
#define VDEC_N_YC_CTL_reserved0_SHIFT                   1

/* COMB_EPS [06:02] - unsigned */
#define VDEC_N_YC_CTL_COMB_EPS_ALIGN                    0
#define VDEC_N_YC_CTL_COMB_EPS_BITS                     5
#define VDEC_N_YC_CTL_COMB_EPS_MASK                     0x0000007CUL
#define VDEC_N_YC_CTL_COMB_EPS_SHIFT                    2

/* COMB_MODE [08:07] - unsigned */
#define VDEC_N_YC_CTL_COMB_MODE_ALIGN                   0
#define VDEC_N_YC_CTL_COMB_MODE_BITS                    2
#define VDEC_N_YC_CTL_COMB_MODE_MASK                    0x00000180UL
#define VDEC_N_YC_CTL_COMB_MODE_SHIFT                   7

/* BP_FILTER_CTL [09:09] - boolean */
#define VDEC_N_YC_CTL_BP_FILTER_CTL_ALIGN               0
#define VDEC_N_YC_CTL_BP_FILTER_CTL_BITS                1
#define VDEC_N_YC_CTL_BP_FILTER_CTL_MASK                0x00000200UL
#define VDEC_N_YC_CTL_BP_FILTER_CTL_SHIFT               9

/* reserved1 [10:10] -  */
#define VDEC_N_YC_CTL_reserved1_ALIGN                   0
#define VDEC_N_YC_CTL_reserved1_BITS                    1
#define VDEC_N_YC_CTL_reserved1_MASK                    0x00000400UL
#define VDEC_N_YC_CTL_reserved1_SHIFT                   10

/* LP_FILTER_CTL [11:11] - boolean */
#define VDEC_N_YC_CTL_LP_FILTER_CTL_ALIGN               0
#define VDEC_N_YC_CTL_LP_FILTER_CTL_BITS                1
#define VDEC_N_YC_CTL_LP_FILTER_CTL_MASK                0x00000800UL
#define VDEC_N_YC_CTL_LP_FILTER_CTL_SHIFT               11

/* ChromaGain [19:12] - unsigned */
#define VDEC_N_YC_CTL_ChromaGain_ALIGN                  0
#define VDEC_N_YC_CTL_ChromaGain_BITS                   8
#define VDEC_N_YC_CTL_ChromaGain_MASK                   0x000FF000UL
#define VDEC_N_YC_CTL_ChromaGain_SHIFT                  12

/* reserved2 [31:20] -  */
#define VDEC_N_YC_CTL_reserved2_ALIGN                   0
#define VDEC_N_YC_CTL_reserved2_BITS                    12
#define VDEC_N_YC_CTL_reserved2_MASK                    0xFFF00000UL
#define VDEC_N_YC_CTL_reserved2_SHIFT                   20

/**********************************************************************
 *VDEC_N_YPROC_CTL
 **********************************************************************/
/* CTL_VDEC_ENABLE [00:00] - boolean */
#define VDEC_N_YPROC_CTL_CTL_VDEC_ENABLE_ALIGN          0
#define VDEC_N_YPROC_CTL_CTL_VDEC_ENABLE_BITS           1
#define VDEC_N_YPROC_CTL_CTL_VDEC_ENABLE_MASK           0x00000001UL
#define VDEC_N_YPROC_CTL_CTL_VDEC_ENABLE_SHIFT          0

/* C_DLY_MATCH_CTL [02:01] - unsigned */
#define VDEC_N_YPROC_CTL_C_DLY_MATCH_CTL_ALIGN          0
#define VDEC_N_YPROC_CTL_C_DLY_MATCH_CTL_BITS           2
#define VDEC_N_YPROC_CTL_C_DLY_MATCH_CTL_MASK           0x00000006UL
#define VDEC_N_YPROC_CTL_C_DLY_MATCH_CTL_SHIFT          1

/* reserved0 [06:03] -  */
#define VDEC_N_YPROC_CTL_reserved0_ALIGN                0
#define VDEC_N_YPROC_CTL_reserved0_BITS                 4
#define VDEC_N_YPROC_CTL_reserved0_MASK                 0x00000078UL
#define VDEC_N_YPROC_CTL_reserved0_SHIFT                3

/* CORING_VALUE_CTL [10:07] - unsigned */
#define VDEC_N_YPROC_CTL_CORING_VALUE_CTL_ALIGN         0
#define VDEC_N_YPROC_CTL_CORING_VALUE_CTL_BITS          4
#define VDEC_N_YPROC_CTL_CORING_VALUE_CTL_MASK          0x00000780UL
#define VDEC_N_YPROC_CTL_CORING_VALUE_CTL_SHIFT         7

/* CORING_LIMIT_CTL [16:11] - unsigned */
#define VDEC_N_YPROC_CTL_CORING_LIMIT_CTL_ALIGN         0
#define VDEC_N_YPROC_CTL_CORING_LIMIT_CTL_BITS          6
#define VDEC_N_YPROC_CTL_CORING_LIMIT_CTL_MASK          0x0001F800UL
#define VDEC_N_YPROC_CTL_CORING_LIMIT_CTL_SHIFT         11

/* CORING_DTL_ONLY_CTL [17:17] - boolean */
#define VDEC_N_YPROC_CTL_CORING_DTL_ONLY_CTL_ALIGN      0
#define VDEC_N_YPROC_CTL_CORING_DTL_ONLY_CTL_BITS       1
#define VDEC_N_YPROC_CTL_CORING_DTL_ONLY_CTL_MASK       0x00020000UL
#define VDEC_N_YPROC_CTL_CORING_DTL_ONLY_CTL_SHIFT      17

/* Y_DLY_MATCH_CTL [19:18] - unsigned */
#define VDEC_N_YPROC_CTL_Y_DLY_MATCH_CTL_ALIGN          0
#define VDEC_N_YPROC_CTL_Y_DLY_MATCH_CTL_BITS           2
#define VDEC_N_YPROC_CTL_Y_DLY_MATCH_CTL_MASK           0x000C0000UL
#define VDEC_N_YPROC_CTL_Y_DLY_MATCH_CTL_SHIFT          18

/* CDEMOD_PHASE [21:20] - unsigned */
#define VDEC_N_YPROC_CTL_CDEMOD_PHASE_ALIGN             0
#define VDEC_N_YPROC_CTL_CDEMOD_PHASE_BITS              2
#define VDEC_N_YPROC_CTL_CDEMOD_PHASE_MASK              0x00300000UL
#define VDEC_N_YPROC_CTL_CDEMOD_PHASE_SHIFT             20

/* FORCE_CKILL [22:22] - boolean */
#define VDEC_N_YPROC_CTL_FORCE_CKILL_ALIGN              0
#define VDEC_N_YPROC_CTL_FORCE_CKILL_BITS               1
#define VDEC_N_YPROC_CTL_FORCE_CKILL_MASK               0x00400000UL
#define VDEC_N_YPROC_CTL_FORCE_CKILL_SHIFT              22

/* reserved1 [31:23] -  */
#define VDEC_N_YPROC_CTL_reserved1_ALIGN                0
#define VDEC_N_YPROC_CTL_reserved1_BITS                 9
#define VDEC_N_YPROC_CTL_reserved1_MASK                 0xFF800000UL
#define VDEC_N_YPROC_CTL_reserved1_SHIFT                23

/**********************************************************************
 *VDEC_N_VBI_DECODE_CTL
 **********************************************************************/
/* Group2_Stop [08:00] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Group2_Stop_ALIGN         0
#define VDEC_N_VBI_DECODE_CTL_Group2_Stop_BITS          9
#define VDEC_N_VBI_DECODE_CTL_Group2_Stop_MASK          0x000001FFUL
#define VDEC_N_VBI_DECODE_CTL_Group2_Stop_SHIFT         0

/* Group2_Start [13:09] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Group2_Start_ALIGN        0
#define VDEC_N_VBI_DECODE_CTL_Group2_Start_BITS         5
#define VDEC_N_VBI_DECODE_CTL_Group2_Start_MASK         0x00003E00UL
#define VDEC_N_VBI_DECODE_CTL_Group2_Start_SHIFT        9

/* Group1_Start [18:14] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Group1_Start_ALIGN        0
#define VDEC_N_VBI_DECODE_CTL_Group1_Start_BITS         5
#define VDEC_N_VBI_DECODE_CTL_Group1_Start_MASK         0x0007C000UL
#define VDEC_N_VBI_DECODE_CTL_Group1_Start_SHIFT        14

/* Parity [19:19] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Parity_ALIGN              0
#define VDEC_N_VBI_DECODE_CTL_Parity_BITS               1
#define VDEC_N_VBI_DECODE_CTL_Parity_MASK               0x00080000UL
#define VDEC_N_VBI_DECODE_CTL_Parity_SHIFT              19

/* Close_Cap_MSB_Polarity [20:20] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Close_Cap_MSB_Polarity_ALIGN 0
#define VDEC_N_VBI_DECODE_CTL_Close_Cap_MSB_Polarity_BITS 1
#define VDEC_N_VBI_DECODE_CTL_Close_Cap_MSB_Polarity_MASK 0x00100000UL
#define VDEC_N_VBI_DECODE_CTL_Close_Cap_MSB_Polarity_SHIFT 20

/* NABTS_MSB_Polarity [21:21] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_NABTS_MSB_Polarity_ALIGN  0
#define VDEC_N_VBI_DECODE_CTL_NABTS_MSB_Polarity_BITS   1
#define VDEC_N_VBI_DECODE_CTL_NABTS_MSB_Polarity_MASK   0x00200000UL
#define VDEC_N_VBI_DECODE_CTL_NABTS_MSB_Polarity_SHIFT  21

/* reserved0 [22:22] -  */
#define VDEC_N_VBI_DECODE_CTL_reserved0_ALIGN           0
#define VDEC_N_VBI_DECODE_CTL_reserved0_BITS            1
#define VDEC_N_VBI_DECODE_CTL_reserved0_MASK            0x00400000UL
#define VDEC_N_VBI_DECODE_CTL_reserved0_SHIFT           22

/* Close_Caption_Enable [23:23] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Close_Caption_Enable_ALIGN 0
#define VDEC_N_VBI_DECODE_CTL_Close_Caption_Enable_BITS 1
#define VDEC_N_VBI_DECODE_CTL_Close_Caption_Enable_MASK 0x00800000UL
#define VDEC_N_VBI_DECODE_CTL_Close_Caption_Enable_SHIFT 23

/* Group_Use [24:24] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Group_Use_ALIGN           0
#define VDEC_N_VBI_DECODE_CTL_Group_Use_BITS            1
#define VDEC_N_VBI_DECODE_CTL_Group_Use_MASK            0x01000000UL
#define VDEC_N_VBI_DECODE_CTL_Group_Use_SHIFT           24

/* Line21_Def [29:25] - unsigned */
#define VDEC_N_VBI_DECODE_CTL_Line21_Def_ALIGN          0
#define VDEC_N_VBI_DECODE_CTL_Line21_Def_BITS           5
#define VDEC_N_VBI_DECODE_CTL_Line21_Def_MASK           0x3E000000UL
#define VDEC_N_VBI_DECODE_CTL_Line21_Def_SHIFT          25

/* reserved1 [31:30] -  */
#define VDEC_N_VBI_DECODE_CTL_reserved1_ALIGN           0
#define VDEC_N_VBI_DECODE_CTL_reserved1_BITS            2
#define VDEC_N_VBI_DECODE_CTL_reserved1_MASK            0xC0000000UL
#define VDEC_N_VBI_DECODE_CTL_reserved1_SHIFT           30

/**********************************************************************
 *VDEC_N_NABTS_CTL
 **********************************************************************/
/* VBI_HIGH_CTL [08:00] - unsigned */
#define VDEC_N_NABTS_CTL_VBI_HIGH_CTL_ALIGN             0
#define VDEC_N_NABTS_CTL_VBI_HIGH_CTL_BITS              9
#define VDEC_N_NABTS_CTL_VBI_HIGH_CTL_MASK              0x000001FFUL
#define VDEC_N_NABTS_CTL_VBI_HIGH_CTL_SHIFT             0

/* VBI_LOW_CTL [17:09] - unsigned */
#define VDEC_N_NABTS_CTL_VBI_LOW_CTL_ALIGN              0
#define VDEC_N_NABTS_CTL_VBI_LOW_CTL_BITS               9
#define VDEC_N_NABTS_CTL_VBI_LOW_CTL_MASK               0x0003FE00UL
#define VDEC_N_NABTS_CTL_VBI_LOW_CTL_SHIFT              9

/* NABTS_ENA_CTL [18:18] - boolean */
#define VDEC_N_NABTS_CTL_NABTS_ENA_CTL_ALIGN            0
#define VDEC_N_NABTS_CTL_NABTS_ENA_CTL_BITS             1
#define VDEC_N_NABTS_CTL_NABTS_ENA_CTL_MASK             0x00040000UL
#define VDEC_N_NABTS_CTL_NABTS_ENA_CTL_SHIFT            18

/* NABTS_PASS_THRU [19:19] - boolean */
#define VDEC_N_NABTS_CTL_NABTS_PASS_THRU_ALIGN          0
#define VDEC_N_NABTS_CTL_NABTS_PASS_THRU_BITS           1
#define VDEC_N_NABTS_CTL_NABTS_PASS_THRU_MASK           0x00080000UL
#define VDEC_N_NABTS_CTL_NABTS_PASS_THRU_SHIFT          19

/* NABTS_BUFF_RENA [20:20] - boolean */
#define VDEC_N_NABTS_CTL_NABTS_BUFF_RENA_ALIGN          0
#define VDEC_N_NABTS_CTL_NABTS_BUFF_RENA_BITS           1
#define VDEC_N_NABTS_CTL_NABTS_BUFF_RENA_MASK           0x00100000UL
#define VDEC_N_NABTS_CTL_NABTS_BUFF_RENA_SHIFT          20

/* reserved0 [31:21] -  */
#define VDEC_N_NABTS_CTL_reserved0_ALIGN                0
#define VDEC_N_NABTS_CTL_reserved0_BITS                 11
#define VDEC_N_NABTS_CTL_reserved0_MASK                 0xFFE00000UL
#define VDEC_N_NABTS_CTL_reserved0_SHIFT                21

/**********************************************************************
 *VDEC_N_VBI_CLK_CTL
 **********************************************************************/
/* Nabts_Ph_Advance [12:00] - unsigned */
#define VDEC_N_VBI_CLK_CTL_Nabts_Ph_Advance_ALIGN       0
#define VDEC_N_VBI_CLK_CTL_Nabts_Ph_Advance_BITS        13
#define VDEC_N_VBI_CLK_CTL_Nabts_Ph_Advance_MASK        0x00001FFFUL
#define VDEC_N_VBI_CLK_CTL_Nabts_Ph_Advance_SHIFT       0

/* Close_Cap_Ph_Advance [23:13] - unsigned */
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Ph_Advance_ALIGN   0
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Ph_Advance_BITS    11
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Ph_Advance_MASK    0x00FFE000UL
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Ph_Advance_SHIFT   13

/* Nabts_Init_Phase [27:24] - unsigned */
#define VDEC_N_VBI_CLK_CTL_Nabts_Init_Phase_ALIGN       0
#define VDEC_N_VBI_CLK_CTL_Nabts_Init_Phase_BITS        4
#define VDEC_N_VBI_CLK_CTL_Nabts_Init_Phase_MASK        0x0F000000UL
#define VDEC_N_VBI_CLK_CTL_Nabts_Init_Phase_SHIFT       24

/* Close_Cap_Init_Phase [31:28] - unsigned */
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Init_Phase_ALIGN   0
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Init_Phase_BITS    4
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Init_Phase_MASK    0xF0000000UL
#define VDEC_N_VBI_CLK_CTL_Close_Cap_Init_Phase_SHIFT   28

/**********************************************************************
 *VDEC_N_NABTS_ST
 **********************************************************************/
/* NABTS_WCOUNT_ST [10:00] - unsigned */
#define VDEC_N_NABTS_ST_NABTS_WCOUNT_ST_ALIGN           0
#define VDEC_N_NABTS_ST_NABTS_WCOUNT_ST_BITS            11
#define VDEC_N_NABTS_ST_NABTS_WCOUNT_ST_MASK            0x000007FFUL
#define VDEC_N_NABTS_ST_NABTS_WCOUNT_ST_SHIFT           0

/* ADC_AVERAGE [20:11] - unsigned */
#define VDEC_N_NABTS_ST_ADC_AVERAGE_ALIGN               0
#define VDEC_N_NABTS_ST_ADC_AVERAGE_BITS                10
#define VDEC_N_NABTS_ST_ADC_AVERAGE_MASK                0x001FF800UL
#define VDEC_N_NABTS_ST_ADC_AVERAGE_SHIFT               11

/* VDEC_SYNC_LOCKED [21:21] - boolean */
#define VDEC_N_NABTS_ST_VDEC_SYNC_LOCKED_ALIGN          0
#define VDEC_N_NABTS_ST_VDEC_SYNC_LOCKED_BITS           1
#define VDEC_N_NABTS_ST_VDEC_SYNC_LOCKED_MASK           0x00200000UL
#define VDEC_N_NABTS_ST_VDEC_SYNC_LOCKED_SHIFT          21

/* VDEC_CHROMA_KILLED [22:22] - boolean */
#define VDEC_N_NABTS_ST_VDEC_CHROMA_KILLED_ALIGN        0
#define VDEC_N_NABTS_ST_VDEC_CHROMA_KILLED_BITS         1
#define VDEC_N_NABTS_ST_VDEC_CHROMA_KILLED_MASK         0x00400000UL
#define VDEC_N_NABTS_ST_VDEC_CHROMA_KILLED_SHIFT        22

/* MACROVISION_PRESENT [23:23] - boolean */
#define VDEC_N_NABTS_ST_MACROVISION_PRESENT_ALIGN       0
#define VDEC_N_NABTS_ST_MACROVISION_PRESENT_BITS        1
#define VDEC_N_NABTS_ST_MACROVISION_PRESENT_MASK        0x00800000UL
#define VDEC_N_NABTS_ST_MACROVISION_PRESENT_SHIFT       23

/* NABTS_DVALID_ST [24:24] - boolean */
#define VDEC_N_NABTS_ST_NABTS_DVALID_ST_ALIGN           0
#define VDEC_N_NABTS_ST_NABTS_DVALID_ST_BITS            1
#define VDEC_N_NABTS_ST_NABTS_DVALID_ST_MASK            0x01000000UL
#define VDEC_N_NABTS_ST_NABTS_DVALID_ST_SHIFT           24

/* NABTS_ERROR_ST [25:25] - boolean */
#define VDEC_N_NABTS_ST_NABTS_ERROR_ST_ALIGN            0
#define VDEC_N_NABTS_ST_NABTS_ERROR_ST_BITS             1
#define VDEC_N_NABTS_ST_NABTS_ERROR_ST_MASK             0x02000000UL
#define VDEC_N_NABTS_ST_NABTS_ERROR_ST_SHIFT            25

/* reserved0 [31:26] -  */
#define VDEC_N_NABTS_ST_reserved0_ALIGN                 0
#define VDEC_N_NABTS_ST_reserved0_BITS                  6
#define VDEC_N_NABTS_ST_reserved0_MASK                  0xFC000000UL
#define VDEC_N_NABTS_ST_reserved0_SHIFT                 26

/**********************************************************************
 *VDEC_N_VBI_ERR_CTL
 **********************************************************************/
/* Nabts_Period_Max [03:00] - unsigned */
#define VDEC_N_VBI_ERR_CTL_Nabts_Period_Max_ALIGN       0
#define VDEC_N_VBI_ERR_CTL_Nabts_Period_Max_BITS        4
#define VDEC_N_VBI_ERR_CTL_Nabts_Period_Max_MASK        0x0000000FUL
#define VDEC_N_VBI_ERR_CTL_Nabts_Period_Max_SHIFT       0

/* Close_Cap_Period_Max [10:04] - unsigned */
#define VDEC_N_VBI_ERR_CTL_Close_Cap_Period_Max_ALIGN   0
#define VDEC_N_VBI_ERR_CTL_Close_Cap_Period_Max_BITS    7
#define VDEC_N_VBI_ERR_CTL_Close_Cap_Period_Max_MASK    0x000007F0UL
#define VDEC_N_VBI_ERR_CTL_Close_Cap_Period_Max_SHIFT   4

/* Timer_1st_Clk [16:11] - unsigned */
#define VDEC_N_VBI_ERR_CTL_Timer_1st_Clk_ALIGN          0
#define VDEC_N_VBI_ERR_CTL_Timer_1st_Clk_BITS           6
#define VDEC_N_VBI_ERR_CTL_Timer_1st_Clk_MASK           0x0001F800UL
#define VDEC_N_VBI_ERR_CTL_Timer_1st_Clk_SHIFT          11

/* Nabts_Clk_Start [24:17] - unsigned */
#define VDEC_N_VBI_ERR_CTL_Nabts_Clk_Start_ALIGN        0
#define VDEC_N_VBI_ERR_CTL_Nabts_Clk_Start_BITS         8
#define VDEC_N_VBI_ERR_CTL_Nabts_Clk_Start_MASK         0x01FE0000UL
#define VDEC_N_VBI_ERR_CTL_Nabts_Clk_Start_SHIFT        17

/* Vbi_Info_Valid [31:25] - unsigned */
#define VDEC_N_VBI_ERR_CTL_Vbi_Info_Valid_ALIGN         0
#define VDEC_N_VBI_ERR_CTL_Vbi_Info_Valid_BITS          7
#define VDEC_N_VBI_ERR_CTL_Vbi_Info_Valid_MASK          0xFE000000UL
#define VDEC_N_VBI_ERR_CTL_Vbi_Info_Valid_SHIFT         25

/**********************************************************************
 *VDEC_N_CC_ST
 **********************************************************************/
/* CC_DATA_ST [15:00] - unsigned */
#define VDEC_N_CC_ST_CC_DATA_ST_ALIGN                   0
#define VDEC_N_CC_ST_CC_DATA_ST_BITS                    16
#define VDEC_N_CC_ST_CC_DATA_ST_MASK                    0x0000FFFFUL
#define VDEC_N_CC_ST_CC_DATA_ST_SHIFT                   0

/* CC_DVALID_ST [16:16] - boolean */
#define VDEC_N_CC_ST_CC_DVALID_ST_ALIGN                 0
#define VDEC_N_CC_ST_CC_DVALID_ST_BITS                  1
#define VDEC_N_CC_ST_CC_DVALID_ST_MASK                  0x00010000UL
#define VDEC_N_CC_ST_CC_DVALID_ST_SHIFT                 16

/* CC_ERROR_ST [17:17] - boolean */
#define VDEC_N_CC_ST_CC_ERROR_ST_ALIGN                  0
#define VDEC_N_CC_ST_CC_ERROR_ST_BITS                   1
#define VDEC_N_CC_ST_CC_ERROR_ST_MASK                   0x00020000UL
#define VDEC_N_CC_ST_CC_ERROR_ST_SHIFT                  17

/* VDEC_FIELD_ID [18:18] - boolean */
#define VDEC_N_CC_ST_VDEC_FIELD_ID_ALIGN                0
#define VDEC_N_CC_ST_VDEC_FIELD_ID_BITS                 1
#define VDEC_N_CC_ST_VDEC_FIELD_ID_MASK                 0x00040000UL
#define VDEC_N_CC_ST_VDEC_FIELD_ID_SHIFT                18

/* reserved0 [31:19] -  */
#define VDEC_N_CC_ST_reserved0_ALIGN                    0
#define VDEC_N_CC_ST_reserved0_BITS                     13
#define VDEC_N_CC_ST_reserved0_MASK                     0xFFF80000UL
#define VDEC_N_CC_ST_reserved0_SHIFT                    19

/**********************************************************************
 *VDEC_N_VBI_HSTART
 **********************************************************************/
/* CTRL_VBIHSTART [10:00] - unsigned */
#define VDEC_N_VBI_HSTART_CTRL_VBIHSTART_ALIGN          0
#define VDEC_N_VBI_HSTART_CTRL_VBIHSTART_BITS           11
#define VDEC_N_VBI_HSTART_CTRL_VBIHSTART_MASK           0x000007FFUL
#define VDEC_N_VBI_HSTART_CTRL_VBIHSTART_SHIFT          0

/* reserved0 [31:11] -  */
#define VDEC_N_VBI_HSTART_reserved0_ALIGN               0
#define VDEC_N_VBI_HSTART_reserved0_BITS                21
#define VDEC_N_VBI_HSTART_reserved0_MASK                0xFFFFF800UL
#define VDEC_N_VBI_HSTART_reserved0_SHIFT               11

/**********************************************************************
 *VDEC_N_VBI_HEND
 **********************************************************************/
/* CTRL_VBIHEND [10:00] - unsigned */
#define VDEC_N_VBI_HEND_CTRL_VBIHEND_ALIGN              0
#define VDEC_N_VBI_HEND_CTRL_VBIHEND_BITS               11
#define VDEC_N_VBI_HEND_CTRL_VBIHEND_MASK               0x000007FFUL
#define VDEC_N_VBI_HEND_CTRL_VBIHEND_SHIFT              0

/* reserved0 [31:11] -  */
#define VDEC_N_VBI_HEND_reserved0_ALIGN                 0
#define VDEC_N_VBI_HEND_reserved0_BITS                  21
#define VDEC_N_VBI_HEND_reserved0_MASK                  0xFFFFF800UL
#define VDEC_N_VBI_HEND_reserved0_SHIFT                 11

/**********************************************************************
 *VDEC_N_TBC_VHDELAY
 **********************************************************************/
/* CTRL_TBC_VHDELAY [13:00] - unsigned */
#define VDEC_N_TBC_VHDELAY_CTRL_TBC_VHDELAY_ALIGN       0
#define VDEC_N_TBC_VHDELAY_CTRL_TBC_VHDELAY_BITS        14
#define VDEC_N_TBC_VHDELAY_CTRL_TBC_VHDELAY_MASK        0x00003FFFUL
#define VDEC_N_TBC_VHDELAY_CTRL_TBC_VHDELAY_SHIFT       0

/* reserved0 [31:14] -  */
#define VDEC_N_TBC_VHDELAY_reserved0_ALIGN              0
#define VDEC_N_TBC_VHDELAY_reserved0_BITS               18
#define VDEC_N_TBC_VHDELAY_reserved0_MASK               0xFFFFC000UL
#define VDEC_N_TBC_VHDELAY_reserved0_SHIFT              14

/**********************************************************************
 *VDEC_N_DECAY_RATE
 **********************************************************************/
/* CTL_DECAY_RATE [13:00] - unsigned */
#define VDEC_N_DECAY_RATE_CTL_DECAY_RATE_ALIGN          0
#define VDEC_N_DECAY_RATE_CTL_DECAY_RATE_BITS           14
#define VDEC_N_DECAY_RATE_CTL_DECAY_RATE_MASK           0x00003FFFUL
#define VDEC_N_DECAY_RATE_CTL_DECAY_RATE_SHIFT          0

/* reserved0 [31:14] -  */
#define VDEC_N_DECAY_RATE_reserved0_ALIGN               0
#define VDEC_N_DECAY_RATE_reserved0_BITS                18
#define VDEC_N_DECAY_RATE_reserved0_MASK                0xFFFFC000UL
#define VDEC_N_DECAY_RATE_reserved0_SHIFT               14

/**********************************************************************
 *VDEC_N_NABTS_PHASE_ADVANCE
 **********************************************************************/
/* NABTS_PHASE_ADVANCE [09:00] - unsigned */
#define VDEC_N_NABTS_PHASE_ADVANCE_NABTS_PHASE_ADVANCE_ALIGN 0
#define VDEC_N_NABTS_PHASE_ADVANCE_NABTS_PHASE_ADVANCE_BITS 10
#define VDEC_N_NABTS_PHASE_ADVANCE_NABTS_PHASE_ADVANCE_MASK 0x000003FFUL
#define VDEC_N_NABTS_PHASE_ADVANCE_NABTS_PHASE_ADVANCE_SHIFT 0

/* reserved0 [31:10] -  */
#define VDEC_N_NABTS_PHASE_ADVANCE_reserved0_ALIGN      0
#define VDEC_N_NABTS_PHASE_ADVANCE_reserved0_BITS       22
#define VDEC_N_NABTS_PHASE_ADVANCE_reserved0_MASK       0xFFFFFC00UL
#define VDEC_N_NABTS_PHASE_ADVANCE_reserved0_SHIFT      10

/**********************************************************************
 *VDEC_N_CHROMA_COEF_A1
 **********************************************************************/
/* CTL_C_COEF_A1 [18:00] - unsigned */
#define VDEC_N_CHROMA_COEF_A1_CTL_C_COEF_A1_ALIGN       0
#define VDEC_N_CHROMA_COEF_A1_CTL_C_COEF_A1_BITS        19
#define VDEC_N_CHROMA_COEF_A1_CTL_C_COEF_A1_MASK        0x0007FFFFUL
#define VDEC_N_CHROMA_COEF_A1_CTL_C_COEF_A1_SHIFT       0

/* reserved0 [31:19] -  */
#define VDEC_N_CHROMA_COEF_A1_reserved0_ALIGN           0
#define VDEC_N_CHROMA_COEF_A1_reserved0_BITS            13
#define VDEC_N_CHROMA_COEF_A1_reserved0_MASK            0xFFF80000UL
#define VDEC_N_CHROMA_COEF_A1_reserved0_SHIFT           19

/**********************************************************************
 *VDEC_N_KVBI_LINES_1st
 **********************************************************************/
/* KVBI_LINES_1st [31:00] - unsigned */
#define VDEC_N_KVBI_LINES_1st_KVBI_LINES_1st_ALIGN      0
#define VDEC_N_KVBI_LINES_1st_KVBI_LINES_1st_BITS       32
#define VDEC_N_KVBI_LINES_1st_KVBI_LINES_1st_MASK       0xFFFFFFFFUL
#define VDEC_N_KVBI_LINES_1st_KVBI_LINES_1st_SHIFT      0

/**********************************************************************
 *VDEC_N_CHROMA_COEF_A2
 **********************************************************************/
/* CTL_C_COEF_A2 [18:00] - unsigned */
#define VDEC_N_CHROMA_COEF_A2_CTL_C_COEF_A2_ALIGN       0
#define VDEC_N_CHROMA_COEF_A2_CTL_C_COEF_A2_BITS        19
#define VDEC_N_CHROMA_COEF_A2_CTL_C_COEF_A2_MASK        0x0007FFFFUL
#define VDEC_N_CHROMA_COEF_A2_CTL_C_COEF_A2_SHIFT       0

/* reserved0 [31:19] -  */
#define VDEC_N_CHROMA_COEF_A2_reserved0_ALIGN           0
#define VDEC_N_CHROMA_COEF_A2_reserved0_BITS            13
#define VDEC_N_CHROMA_COEF_A2_reserved0_MASK            0xFFF80000UL
#define VDEC_N_CHROMA_COEF_A2_reserved0_SHIFT           19

/**********************************************************************
 *VDEC_N_KVBI_LINES_1st_2
 **********************************************************************/
/* KVBI_LINES_1st [31:00] - unsigned */
#define VDEC_N_KVBI_LINES_1st_2_KVBI_LINES_1st_ALIGN    0
#define VDEC_N_KVBI_LINES_1st_2_KVBI_LINES_1st_BITS     32
#define VDEC_N_KVBI_LINES_1st_2_KVBI_LINES_1st_MASK     0xFFFFFFFFUL
#define VDEC_N_KVBI_LINES_1st_2_KVBI_LINES_1st_SHIFT    0

/**********************************************************************
 *VDEC_N_CHROMA_COEF_B0
 **********************************************************************/
/* CTL_C_COEF_B0 [22:00] - unsigned */
#define VDEC_N_CHROMA_COEF_B0_CTL_C_COEF_B0_ALIGN       0
#define VDEC_N_CHROMA_COEF_B0_CTL_C_COEF_B0_BITS        23
#define VDEC_N_CHROMA_COEF_B0_CTL_C_COEF_B0_MASK        0x007FFFFFUL
#define VDEC_N_CHROMA_COEF_B0_CTL_C_COEF_B0_SHIFT       0

/* reserved0 [31:23] -  */
#define VDEC_N_CHROMA_COEF_B0_reserved0_ALIGN           0
#define VDEC_N_CHROMA_COEF_B0_reserved0_BITS            9
#define VDEC_N_CHROMA_COEF_B0_reserved0_MASK            0xFF800000UL
#define VDEC_N_CHROMA_COEF_B0_reserved0_SHIFT           23

/**********************************************************************
 *VDEC_N_FINE_CORSE
 **********************************************************************/
/* EXTERNAL_SLICE_SETUP [09:00] - unsigned */
#define VDEC_N_FINE_CORSE_EXTERNAL_SLICE_SETUP_ALIGN    0
#define VDEC_N_FINE_CORSE_EXTERNAL_SLICE_SETUP_BITS     10
#define VDEC_N_FINE_CORSE_EXTERNAL_SLICE_SETUP_MASK     0x000003FFUL
#define VDEC_N_FINE_CORSE_EXTERNAL_SLICE_SETUP_SHIFT    0

/* CORSE_USE_EXTERNAL_SLICE [10:10] - boolean */
#define VDEC_N_FINE_CORSE_CORSE_USE_EXTERNAL_SLICE_ALIGN 0
#define VDEC_N_FINE_CORSE_CORSE_USE_EXTERNAL_SLICE_BITS 1
#define VDEC_N_FINE_CORSE_CORSE_USE_EXTERNAL_SLICE_MASK 0x00000400UL
#define VDEC_N_FINE_CORSE_CORSE_USE_EXTERNAL_SLICE_SHIFT 10

/* FINE_USE_EXTERNAL_SLICE [11:11] - boolean */
#define VDEC_N_FINE_CORSE_FINE_USE_EXTERNAL_SLICE_ALIGN 0
#define VDEC_N_FINE_CORSE_FINE_USE_EXTERNAL_SLICE_BITS  1
#define VDEC_N_FINE_CORSE_FINE_USE_EXTERNAL_SLICE_MASK  0x00000800UL
#define VDEC_N_FINE_CORSE_FINE_USE_EXTERNAL_SLICE_SHIFT 11

/* reserved0 [31:12] -  */
#define VDEC_N_FINE_CORSE_reserved0_ALIGN               0
#define VDEC_N_FINE_CORSE_reserved0_BITS                20
#define VDEC_N_FINE_CORSE_reserved0_MASK                0xFFFFF000UL
#define VDEC_N_FINE_CORSE_reserved0_SHIFT               12

/**********************************************************************
 *VDEC_N_CHROMA_COEF_B1
 **********************************************************************/
/* CTL_C_COEF_B1 [22:00] - unsigned */
#define VDEC_N_CHROMA_COEF_B1_CTL_C_COEF_B1_ALIGN       0
#define VDEC_N_CHROMA_COEF_B1_CTL_C_COEF_B1_BITS        23
#define VDEC_N_CHROMA_COEF_B1_CTL_C_COEF_B1_MASK        0x007FFFFFUL
#define VDEC_N_CHROMA_COEF_B1_CTL_C_COEF_B1_SHIFT       0

/* reserved0 [31:23] -  */
#define VDEC_N_CHROMA_COEF_B1_reserved0_ALIGN           0
#define VDEC_N_CHROMA_COEF_B1_reserved0_BITS            9
#define VDEC_N_CHROMA_COEF_B1_reserved0_MASK            0xFF800000UL
#define VDEC_N_CHROMA_COEF_B1_reserved0_SHIFT           23

/**********************************************************************
 *VDEC_N_FORMAT656_CNTL
 **********************************************************************/
/* F_FLAG_GO0 [01:00] - unsigned */
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO0_ALIGN          0
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO0_BITS           2
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO0_MASK           0x00000003UL
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO0_SHIFT          0

/* F_FLAG_GO1 [03:02] - unsigned */
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO1_ALIGN          0
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO1_BITS           2
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO1_MASK           0x0000000CUL
#define VDEC_N_FORMAT656_CNTL_F_FLAG_GO1_SHIFT          2

/* FIELD1_V_GO1 [05:04] - unsigned */
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO1_ALIGN        0
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO1_BITS         2
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO1_MASK         0x00000030UL
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO1_SHIFT        4

/* FIELD1_V_GO0 [09:06] - unsigned */
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO0_ALIGN        0
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO0_BITS         4
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO0_MASK         0x000003C0UL
#define VDEC_N_FORMAT656_CNTL_FIELD1_V_GO0_SHIFT        6

/* FIELD2_V_GO1 [11:10] - unsigned */
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO1_ALIGN        0
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO1_BITS         2
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO1_MASK         0x00000C00UL
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO1_SHIFT        10

/* FIELD2_V_GO0 [15:12] - unsigned */
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO0_ALIGN        0
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO0_BITS         4
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO0_MASK         0x0000F000UL
#define VDEC_N_FORMAT656_CNTL_FIELD2_V_GO0_SHIFT        12

/* SAV_TIMING [27:16] - unsigned */
#define VDEC_N_FORMAT656_CNTL_SAV_TIMING_ALIGN          0
#define VDEC_N_FORMAT656_CNTL_SAV_TIMING_BITS           12
#define VDEC_N_FORMAT656_CNTL_SAV_TIMING_MASK           0x0FFF0000UL
#define VDEC_N_FORMAT656_CNTL_SAV_TIMING_SHIFT          16

/* SELECT_VIDEO_DISP656 [28:28] - unsigned */
#define VDEC_N_FORMAT656_CNTL_SELECT_VIDEO_DISP656_ALIGN 0
#define VDEC_N_FORMAT656_CNTL_SELECT_VIDEO_DISP656_BITS 1
#define VDEC_N_FORMAT656_CNTL_SELECT_VIDEO_DISP656_MASK 0x10000000UL
#define VDEC_N_FORMAT656_CNTL_SELECT_VIDEO_DISP656_SHIFT 28

/* LINE1_DEF [31:29] - unsigned */
#define VDEC_N_FORMAT656_CNTL_LINE1_DEF_ALIGN           0
#define VDEC_N_FORMAT656_CNTL_LINE1_DEF_BITS            3
#define VDEC_N_FORMAT656_CNTL_LINE1_DEF_MASK            0xE0000000UL
#define VDEC_N_FORMAT656_CNTL_LINE1_DEF_SHIFT           29

/**********************************************************************
 *VDEC_N_CHROMA_COEF_B2
 **********************************************************************/
/* CTL_FLIP_MEAS_V [00:00] - boolean */
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_MEAS_V_ALIGN     0
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_MEAS_V_BITS      1
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_MEAS_V_MASK      0x00000001UL
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_MEAS_V_SHIFT     0

/* CTL_FLIP_V_PH [01:01] - boolean */
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_V_PH_ALIGN       0
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_V_PH_BITS        1
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_V_PH_MASK        0x00000002UL
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_V_PH_SHIFT       1

/* CTL_FLIP_U_PH [02:02] - boolean */
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_U_PH_ALIGN       0
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_U_PH_BITS        1
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_U_PH_MASK        0x00000004UL
#define VDEC_N_CHROMA_COEF_B2_CTL_FLIP_U_PH_SHIFT       2

/* CTL_C_COEF_B2 [22:03] - unsigned */
#define VDEC_N_CHROMA_COEF_B2_CTL_C_COEF_B2_ALIGN       0
#define VDEC_N_CHROMA_COEF_B2_CTL_C_COEF_B2_BITS        20
#define VDEC_N_CHROMA_COEF_B2_CTL_C_COEF_B2_MASK        0x007FFFF8UL
#define VDEC_N_CHROMA_COEF_B2_CTL_C_COEF_B2_SHIFT       3

/* reserved0 [31:23] -  */
#define VDEC_N_CHROMA_COEF_B2_reserved0_ALIGN           0
#define VDEC_N_CHROMA_COEF_B2_reserved0_BITS            9
#define VDEC_N_CHROMA_COEF_B2_reserved0_MASK            0xFF800000UL
#define VDEC_N_CHROMA_COEF_B2_reserved0_SHIFT           23

/**********************************************************************
 *VDEC_N_CTRL_VDEC
 **********************************************************************/
/* SYNC_SEP [00:00] - boolean */
#define VDEC_N_CTRL_VDEC_SYNC_SEP_ALIGN                 0
#define VDEC_N_CTRL_VDEC_SYNC_SEP_BITS                  1
#define VDEC_N_CTRL_VDEC_SYNC_SEP_MASK                  0x00000001UL
#define VDEC_N_CTRL_VDEC_SYNC_SEP_SHIFT                 0

/* CLAMP [04:01] - unsigned */
#define VDEC_N_CTRL_VDEC_CLAMP_ALIGN                    0
#define VDEC_N_CTRL_VDEC_CLAMP_BITS                     4
#define VDEC_N_CTRL_VDEC_CLAMP_MASK                     0x0000001EUL
#define VDEC_N_CTRL_VDEC_CLAMP_SHIFT                    1

/* TOP_FIELD_POLARITY [05:05] - boolean */
#define VDEC_N_CTRL_VDEC_TOP_FIELD_POLARITY_ALIGN       0
#define VDEC_N_CTRL_VDEC_TOP_FIELD_POLARITY_BITS        1
#define VDEC_N_CTRL_VDEC_TOP_FIELD_POLARITY_MASK        0x00000020UL
#define VDEC_N_CTRL_VDEC_TOP_FIELD_POLARITY_SHIFT       5

/* VID_MODE [07:06] - unsigned */
#define VDEC_N_CTRL_VDEC_VID_MODE_ALIGN                 0
#define VDEC_N_CTRL_VDEC_VID_MODE_BITS                  2
#define VDEC_N_CTRL_VDEC_VID_MODE_MASK                  0x000000C0UL
#define VDEC_N_CTRL_VDEC_VID_MODE_SHIFT                 6

/* FESRC_TEST [13:08] - unsigned */
#define VDEC_N_CTRL_VDEC_FESRC_TEST_ALIGN               0
#define VDEC_N_CTRL_VDEC_FESRC_TEST_BITS                6
#define VDEC_N_CTRL_VDEC_FESRC_TEST_MASK                0x00003F00UL
#define VDEC_N_CTRL_VDEC_FESRC_TEST_SHIFT               8

/* BESRC_TEST [17:14] - unsigned */
#define VDEC_N_CTRL_VDEC_BESRC_TEST_ALIGN               0
#define VDEC_N_CTRL_VDEC_BESRC_TEST_BITS                4
#define VDEC_N_CTRL_VDEC_BESRC_TEST_MASK                0x0003C000UL
#define VDEC_N_CTRL_VDEC_BESRC_TEST_SHIFT               14

/* SYNC_TEST_AUTO_DIS [18:18] - boolean */
#define VDEC_N_CTRL_VDEC_SYNC_TEST_AUTO_DIS_ALIGN       0
#define VDEC_N_CTRL_VDEC_SYNC_TEST_AUTO_DIS_BITS        1
#define VDEC_N_CTRL_VDEC_SYNC_TEST_AUTO_DIS_MASK        0x00040000UL
#define VDEC_N_CTRL_VDEC_SYNC_TEST_AUTO_DIS_SHIFT       18

/* RESET_VDEC_DAC [19:19] - boolean */
#define VDEC_N_CTRL_VDEC_RESET_VDEC_DAC_ALIGN           0
#define VDEC_N_CTRL_VDEC_RESET_VDEC_DAC_BITS            1
#define VDEC_N_CTRL_VDEC_RESET_VDEC_DAC_MASK            0x00080000UL
#define VDEC_N_CTRL_VDEC_RESET_VDEC_DAC_SHIFT           19

/* reserved0 [31:20] -  */
#define VDEC_N_CTRL_VDEC_reserved0_ALIGN                0
#define VDEC_N_CTRL_VDEC_reserved0_BITS                 12
#define VDEC_N_CTRL_VDEC_reserved0_MASK                 0xFFF00000UL
#define VDEC_N_CTRL_VDEC_reserved0_SHIFT                20

/**********************************************************************
 *VDEC_N_BGP_STR_CNT
 **********************************************************************/
/* CTL_BGP_STR_CNT [09:00] - unsigned */
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_CNT_ALIGN        0
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_CNT_BITS         10
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_CNT_MASK         0x000003FFUL
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_CNT_SHIFT        0

/* CTL_BGP_STR_OFFSET [19:10] - unsigned */
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_OFFSET_ALIGN     0
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_OFFSET_BITS      10
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_OFFSET_MASK      0x000FFC00UL
#define VDEC_N_BGP_STR_CNT_CTL_BGP_STR_OFFSET_SHIFT     10

/* CTL_END_OF_FLD_BACK_POR [27:20] - unsigned */
#define VDEC_N_BGP_STR_CNT_CTL_END_OF_FLD_BACK_POR_ALIGN 0
#define VDEC_N_BGP_STR_CNT_CTL_END_OF_FLD_BACK_POR_BITS 8
#define VDEC_N_BGP_STR_CNT_CTL_END_OF_FLD_BACK_POR_MASK 0x0FF00000UL
#define VDEC_N_BGP_STR_CNT_CTL_END_OF_FLD_BACK_POR_SHIFT 20

/* reserved0 [31:28] -  */
#define VDEC_N_BGP_STR_CNT_reserved0_ALIGN              0
#define VDEC_N_BGP_STR_CNT_reserved0_BITS               4
#define VDEC_N_BGP_STR_CNT_reserved0_MASK               0xF0000000UL
#define VDEC_N_BGP_STR_CNT_reserved0_SHIFT              28

/**********************************************************************
 *VDEC_N_BGP_END_CNT
 **********************************************************************/
/* CTL_BGP_END_CNT [09:00] - unsigned */
#define VDEC_N_BGP_END_CNT_CTL_BGP_END_CNT_ALIGN        0
#define VDEC_N_BGP_END_CNT_CTL_BGP_END_CNT_BITS         10
#define VDEC_N_BGP_END_CNT_CTL_BGP_END_CNT_MASK         0x000003FFUL
#define VDEC_N_BGP_END_CNT_CTL_BGP_END_CNT_SHIFT        0

/* reserved0 [31:10] -  */
#define VDEC_N_BGP_END_CNT_reserved0_ALIGN              0
#define VDEC_N_BGP_END_CNT_reserved0_BITS               22
#define VDEC_N_BGP_END_CNT_reserved0_MASK               0xFFFFFC00UL
#define VDEC_N_BGP_END_CNT_reserved0_SHIFT              10

/**********************************************************************
 *VDEC_N_BK_PORCH_SYNC
 **********************************************************************/
/* SYNC_TIP_DATA [09:00] - unsigned */
#define VDEC_N_BK_PORCH_SYNC_SYNC_TIP_DATA_ALIGN        0
#define VDEC_N_BK_PORCH_SYNC_SYNC_TIP_DATA_BITS         10
#define VDEC_N_BK_PORCH_SYNC_SYNC_TIP_DATA_MASK         0x000003FFUL
#define VDEC_N_BK_PORCH_SYNC_SYNC_TIP_DATA_SHIFT        0

/* BACK_PORCH_DATA [19:10] - unsigned */
#define VDEC_N_BK_PORCH_SYNC_BACK_PORCH_DATA_ALIGN      0
#define VDEC_N_BK_PORCH_SYNC_BACK_PORCH_DATA_BITS       10
#define VDEC_N_BK_PORCH_SYNC_BACK_PORCH_DATA_MASK       0x000FFC00UL
#define VDEC_N_BK_PORCH_SYNC_BACK_PORCH_DATA_SHIFT      10

/* BURST_MAGNITUDE [29:20] - unsigned */
#define VDEC_N_BK_PORCH_SYNC_BURST_MAGNITUDE_ALIGN      0
#define VDEC_N_BK_PORCH_SYNC_BURST_MAGNITUDE_BITS       10
#define VDEC_N_BK_PORCH_SYNC_BURST_MAGNITUDE_MASK       0x3FF00000UL
#define VDEC_N_BK_PORCH_SYNC_BURST_MAGNITUDE_SHIFT      20

/* reserved0 [31:30] -  */
#define VDEC_N_BK_PORCH_SYNC_reserved0_ALIGN            0
#define VDEC_N_BK_PORCH_SYNC_reserved0_BITS             2
#define VDEC_N_BK_PORCH_SYNC_reserved0_MASK             0xC0000000UL
#define VDEC_N_BK_PORCH_SYNC_reserved0_SHIFT            30

/**********************************************************************
 *VDEC_N_PEAK_LUMA
 **********************************************************************/
/* Data [09:00] - unsigned */
#define VDEC_N_PEAK_LUMA_Data_ALIGN                     0
#define VDEC_N_PEAK_LUMA_Data_BITS                      10
#define VDEC_N_PEAK_LUMA_Data_MASK                      0x000003FFUL
#define VDEC_N_PEAK_LUMA_Data_SHIFT                     0

/* reserved0 [31:10] -  */
#define VDEC_N_PEAK_LUMA_reserved0_ALIGN                0
#define VDEC_N_PEAK_LUMA_reserved0_BITS                 22
#define VDEC_N_PEAK_LUMA_reserved0_MASK                 0xFFFFFC00UL
#define VDEC_N_PEAK_LUMA_reserved0_SHIFT                10

/**********************************************************************
 *VDEC_N_SER_TIMING
 **********************************************************************/
/* CTL_SER_STR_CNT [10:00] - unsigned */
#define VDEC_N_SER_TIMING_CTL_SER_STR_CNT_ALIGN         0
#define VDEC_N_SER_TIMING_CTL_SER_STR_CNT_BITS          11
#define VDEC_N_SER_TIMING_CTL_SER_STR_CNT_MASK          0x000007FFUL
#define VDEC_N_SER_TIMING_CTL_SER_STR_CNT_SHIFT         0

/* reserved0 [15:11] -  */
#define VDEC_N_SER_TIMING_reserved0_ALIGN               0
#define VDEC_N_SER_TIMING_reserved0_BITS                5
#define VDEC_N_SER_TIMING_reserved0_MASK                0x0000F800UL
#define VDEC_N_SER_TIMING_reserved0_SHIFT               11

/* CTL_SER_END_CNT [26:16] - unsigned */
#define VDEC_N_SER_TIMING_CTL_SER_END_CNT_ALIGN         0
#define VDEC_N_SER_TIMING_CTL_SER_END_CNT_BITS          11
#define VDEC_N_SER_TIMING_CTL_SER_END_CNT_MASK          0x07FF0000UL
#define VDEC_N_SER_TIMING_CTL_SER_END_CNT_SHIFT         16

/* reserved1 [31:27] -  */
#define VDEC_N_SER_TIMING_reserved1_ALIGN               0
#define VDEC_N_SER_TIMING_reserved1_BITS                5
#define VDEC_N_SER_TIMING_reserved1_MASK                0xF8000000UL
#define VDEC_N_SER_TIMING_reserved1_SHIFT               27

/**********************************************************************
 *VDEC_N_H_MAX_MIN_CNT
 **********************************************************************/
/* CTL_H_MIN_CNT [10:00] - unsigned */
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MIN_CNT_ALIGN        0
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MIN_CNT_BITS         11
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MIN_CNT_MASK         0x000007FFUL
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MIN_CNT_SHIFT        0

/* reserved0 [15:11] -  */
#define VDEC_N_H_MAX_MIN_CNT_reserved0_ALIGN            0
#define VDEC_N_H_MAX_MIN_CNT_reserved0_BITS             5
#define VDEC_N_H_MAX_MIN_CNT_reserved0_MASK             0x0000F800UL
#define VDEC_N_H_MAX_MIN_CNT_reserved0_SHIFT            11

/* CTL_H_MAX_CNT [26:16] - unsigned */
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MAX_CNT_ALIGN        0
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MAX_CNT_BITS         11
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MAX_CNT_MASK         0x07FF0000UL
#define VDEC_N_H_MAX_MIN_CNT_CTL_H_MAX_CNT_SHIFT        16

/* reserved1 [31:27] -  */
#define VDEC_N_H_MAX_MIN_CNT_reserved1_ALIGN            0
#define VDEC_N_H_MAX_MIN_CNT_reserved1_BITS             5
#define VDEC_N_H_MAX_MIN_CNT_reserved1_MASK             0xF8000000UL
#define VDEC_N_H_MAX_MIN_CNT_reserved1_SHIFT            27

/**********************************************************************
 *VDEC_N_FE_SRC_DEC
 **********************************************************************/
/* SRC_NOM_MAN [12:00] - unsigned */
#define VDEC_N_FE_SRC_DEC_SRC_NOM_MAN_ALIGN             0
#define VDEC_N_FE_SRC_DEC_SRC_NOM_MAN_BITS              13
#define VDEC_N_FE_SRC_DEC_SRC_NOM_MAN_MASK              0x00001FFFUL
#define VDEC_N_FE_SRC_DEC_SRC_NOM_MAN_SHIFT             0

/* SRC_NOM_EXP [19:13] - unsigned */
#define VDEC_N_FE_SRC_DEC_SRC_NOM_EXP_ALIGN             0
#define VDEC_N_FE_SRC_DEC_SRC_NOM_EXP_BITS              7
#define VDEC_N_FE_SRC_DEC_SRC_NOM_EXP_MASK              0x000FE000UL
#define VDEC_N_FE_SRC_DEC_SRC_NOM_EXP_SHIFT             13

/* DAC_NOM_DATA [31:20] - unsigned */
#define VDEC_N_FE_SRC_DEC_DAC_NOM_DATA_ALIGN            0
#define VDEC_N_FE_SRC_DEC_DAC_NOM_DATA_BITS             12
#define VDEC_N_FE_SRC_DEC_DAC_NOM_DATA_MASK             0xFFF00000UL
#define VDEC_N_FE_SRC_DEC_DAC_NOM_DATA_SHIFT            20

/**********************************************************************
 *VDEC_N_BE_SRC_DEC
 **********************************************************************/
/* SRC_NOM_MAN [12:00] - unsigned */
#define VDEC_N_BE_SRC_DEC_SRC_NOM_MAN_ALIGN             0
#define VDEC_N_BE_SRC_DEC_SRC_NOM_MAN_BITS              13
#define VDEC_N_BE_SRC_DEC_SRC_NOM_MAN_MASK              0x00001FFFUL
#define VDEC_N_BE_SRC_DEC_SRC_NOM_MAN_SHIFT             0

/* SRC_NOM_EXP [19:13] - unsigned */
#define VDEC_N_BE_SRC_DEC_SRC_NOM_EXP_ALIGN             0
#define VDEC_N_BE_SRC_DEC_SRC_NOM_EXP_BITS              7
#define VDEC_N_BE_SRC_DEC_SRC_NOM_EXP_MASK              0x000FE000UL
#define VDEC_N_BE_SRC_DEC_SRC_NOM_EXP_SHIFT             13

/* reserved0 [31:20] -  */
#define VDEC_N_BE_SRC_DEC_reserved0_ALIGN               0
#define VDEC_N_BE_SRC_DEC_reserved0_BITS                12
#define VDEC_N_BE_SRC_DEC_reserved0_MASK                0xFFF00000UL
#define VDEC_N_BE_SRC_DEC_reserved0_SHIFT               20

/**********************************************************************
 *VDEC_N_BE_SRC_INIT
 **********************************************************************/
/* CTL_BE_SRC_INIT [19:00] - unsigned */
#define VDEC_N_BE_SRC_INIT_CTL_BE_SRC_INIT_ALIGN        0
#define VDEC_N_BE_SRC_INIT_CTL_BE_SRC_INIT_BITS         20
#define VDEC_N_BE_SRC_INIT_CTL_BE_SRC_INIT_MASK         0x000FFFFFUL
#define VDEC_N_BE_SRC_INIT_CTL_BE_SRC_INIT_SHIFT        0

/* reserved0 [31:20] -  */
#define VDEC_N_BE_SRC_INIT_reserved0_ALIGN              0
#define VDEC_N_BE_SRC_INIT_reserved0_BITS               12
#define VDEC_N_BE_SRC_INIT_reserved0_MASK               0xFFF00000UL
#define VDEC_N_BE_SRC_INIT_reserved0_SHIFT              20

/**********************************************************************
 *VDEC_N_CLAMP_TIMING
 **********************************************************************/
/* CTL_CLAMP_STRT [10:00] - unsigned */
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_STRT_ALIGN        0
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_STRT_BITS         11
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_STRT_MASK         0x000007FFUL
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_STRT_SHIFT        0

/* reserved0 [15:11] -  */
#define VDEC_N_CLAMP_TIMING_reserved0_ALIGN             0
#define VDEC_N_CLAMP_TIMING_reserved0_BITS              5
#define VDEC_N_CLAMP_TIMING_reserved0_MASK              0x0000F800UL
#define VDEC_N_CLAMP_TIMING_reserved0_SHIFT             11

/* CTL_CLAMP_END [26:16] - unsigned */
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_END_ALIGN         0
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_END_BITS          11
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_END_MASK          0x07FF0000UL
#define VDEC_N_CLAMP_TIMING_CTL_CLAMP_END_SHIFT         16

/* reserved1 [31:27] -  */
#define VDEC_N_CLAMP_TIMING_reserved1_ALIGN             0
#define VDEC_N_CLAMP_TIMING_reserved1_BITS              5
#define VDEC_N_CLAMP_TIMING_reserved1_MASK              0xF8000000UL
#define VDEC_N_CLAMP_TIMING_reserved1_SHIFT             27

/**********************************************************************
 *VDEC_N_FILTER_CONTROL
 **********************************************************************/
/* FILTER_CONTROL_BYPASS [00:00] - unsigned */
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_BYPASS_ALIGN 0
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_BYPASS_BITS 1
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_BYPASS_MASK 0x00000001UL
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_BYPASS_SHIFT 0
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_BYPASS_FILTER_LUMA 0
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_BYPASS_STRAIGHT_LUMA 1

/* FILTER_CONTROL_ROUND [01:01] - unsigned */
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_ROUND_ALIGN 0
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_ROUND_BITS 1
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_ROUND_MASK 0x00000002UL
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_ROUND_SHIFT 1
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_ROUND_NO_ROUND 0
#define VDEC_N_FILTER_CONTROL_FILTER_CONTROL_ROUND_ROUND 1

/* reserved0 [31:02] -  */
#define VDEC_N_FILTER_CONTROL_reserved0_ALIGN           0
#define VDEC_N_FILTER_CONTROL_reserved0_BITS            30
#define VDEC_N_FILTER_CONTROL_reserved0_MASK            0xFFFFFFFCUL
#define VDEC_N_FILTER_CONTROL_reserved0_SHIFT           2

/**********************************************************************
 *VDEC_N_CLAMP_VALUE
 **********************************************************************/
/* CTL_CLAMP_VALUE [09:00] - unsigned */
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_VALUE_ALIGN        0
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_VALUE_BITS         10
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_VALUE_MASK         0x000003FFUL
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_VALUE_SHIFT        0

/* reserved0 [11:10] -  */
#define VDEC_N_CLAMP_VALUE_reserved0_ALIGN              0
#define VDEC_N_CLAMP_VALUE_reserved0_BITS               2
#define VDEC_N_CLAMP_VALUE_reserved0_MASK               0x00000C00UL
#define VDEC_N_CLAMP_VALUE_reserved0_SHIFT              10

/* CTL_CLAMP_GAIN_POS [15:12] - unsigned */
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_POS_ALIGN     0
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_POS_BITS      4
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_POS_MASK      0x0000F000UL
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_POS_SHIFT     12

/* CTL_CLAMP_GAIN_NEG [19:16] - unsigned */
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_NEG_ALIGN     0
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_NEG_BITS      4
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_NEG_MASK      0x000F0000UL
#define VDEC_N_CLAMP_VALUE_CTL_CLAMP_GAIN_NEG_SHIFT     16

/* reserved1 [31:20] -  */
#define VDEC_N_CLAMP_VALUE_reserved1_ALIGN              0
#define VDEC_N_CLAMP_VALUE_reserved1_BITS               12
#define VDEC_N_CLAMP_VALUE_reserved1_MASK               0xFFF00000UL
#define VDEC_N_CLAMP_VALUE_reserved1_SHIFT              20

/**********************************************************************
 *VDEC_N_FILTER_COEFF_01
 **********************************************************************/
/* FILTER_COEFF_0 [08:00] - unsigned */
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_0_ALIGN     0
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_0_BITS      9
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_0_MASK      0x000001FFUL
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_0_SHIFT     0

/* reserved0 [15:09] -  */
#define VDEC_N_FILTER_COEFF_01_reserved0_ALIGN          0
#define VDEC_N_FILTER_COEFF_01_reserved0_BITS           7
#define VDEC_N_FILTER_COEFF_01_reserved0_MASK           0x0000FE00UL
#define VDEC_N_FILTER_COEFF_01_reserved0_SHIFT          9

/* FILTER_COEFF_1 [24:16] - unsigned */
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_1_ALIGN     0
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_1_BITS      9
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_1_MASK      0x01FF0000UL
#define VDEC_N_FILTER_COEFF_01_FILTER_COEFF_1_SHIFT     16

/* reserved1 [31:25] -  */
#define VDEC_N_FILTER_COEFF_01_reserved1_ALIGN          0
#define VDEC_N_FILTER_COEFF_01_reserved1_BITS           7
#define VDEC_N_FILTER_COEFF_01_reserved1_MASK           0xFE000000UL
#define VDEC_N_FILTER_COEFF_01_reserved1_SHIFT          25

/**********************************************************************
 *VDEC_N_VBI_V_TOP_STR
 **********************************************************************/
/* CTL_VBI_VTOP_ST [10:00] - unsigned */
#define VDEC_N_VBI_V_TOP_STR_CTL_VBI_VTOP_ST_ALIGN      0
#define VDEC_N_VBI_V_TOP_STR_CTL_VBI_VTOP_ST_BITS       11
#define VDEC_N_VBI_V_TOP_STR_CTL_VBI_VTOP_ST_MASK       0x000007FFUL
#define VDEC_N_VBI_V_TOP_STR_CTL_VBI_VTOP_ST_SHIFT      0

/* reserved0 [31:11] -  */
#define VDEC_N_VBI_V_TOP_STR_reserved0_ALIGN            0
#define VDEC_N_VBI_V_TOP_STR_reserved0_BITS             21
#define VDEC_N_VBI_V_TOP_STR_reserved0_MASK             0xFFFFF800UL
#define VDEC_N_VBI_V_TOP_STR_reserved0_SHIFT            11

/**********************************************************************
 *VDEC_N_FILTER_COEFF_23
 **********************************************************************/
/* FILTER_COEFF_2 [08:00] - unsigned */
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_2_ALIGN     0
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_2_BITS      9
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_2_MASK      0x000001FFUL
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_2_SHIFT     0

/* reserved0 [15:09] -  */
#define VDEC_N_FILTER_COEFF_23_reserved0_ALIGN          0
#define VDEC_N_FILTER_COEFF_23_reserved0_BITS           7
#define VDEC_N_FILTER_COEFF_23_reserved0_MASK           0x0000FE00UL
#define VDEC_N_FILTER_COEFF_23_reserved0_SHIFT          9

/* FILTER_COEFF_3 [24:16] - unsigned */
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_3_ALIGN     0
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_3_BITS      9
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_3_MASK      0x01FF0000UL
#define VDEC_N_FILTER_COEFF_23_FILTER_COEFF_3_SHIFT     16

/* reserved1 [31:25] -  */
#define VDEC_N_FILTER_COEFF_23_reserved1_ALIGN          0
#define VDEC_N_FILTER_COEFF_23_reserved1_BITS           7
#define VDEC_N_FILTER_COEFF_23_reserved1_MASK           0xFE000000UL
#define VDEC_N_FILTER_COEFF_23_reserved1_SHIFT          25

/**********************************************************************
 *VDEC_N_VBI_V_BOT_STR
 **********************************************************************/
/* CTL_VBI_VBOT_ST [10:00] - unsigned */
#define VDEC_N_VBI_V_BOT_STR_CTL_VBI_VBOT_ST_ALIGN      0
#define VDEC_N_VBI_V_BOT_STR_CTL_VBI_VBOT_ST_BITS       11
#define VDEC_N_VBI_V_BOT_STR_CTL_VBI_VBOT_ST_MASK       0x000007FFUL
#define VDEC_N_VBI_V_BOT_STR_CTL_VBI_VBOT_ST_SHIFT      0

/* reserved0 [31:11] -  */
#define VDEC_N_VBI_V_BOT_STR_reserved0_ALIGN            0
#define VDEC_N_VBI_V_BOT_STR_reserved0_BITS             21
#define VDEC_N_VBI_V_BOT_STR_reserved0_MASK             0xFFFFF800UL
#define VDEC_N_VBI_V_BOT_STR_reserved0_SHIFT            11

/**********************************************************************
 *VDEC_N_FILTER_COEFF_45
 **********************************************************************/
/* FILTER_COEFF_4 [08:00] - unsigned */
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_4_ALIGN     0
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_4_BITS      9
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_4_MASK      0x000001FFUL
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_4_SHIFT     0

/* reserved0 [15:09] -  */
#define VDEC_N_FILTER_COEFF_45_reserved0_ALIGN          0
#define VDEC_N_FILTER_COEFF_45_reserved0_BITS           7
#define VDEC_N_FILTER_COEFF_45_reserved0_MASK           0x0000FE00UL
#define VDEC_N_FILTER_COEFF_45_reserved0_SHIFT          9

/* FILTER_COEFF_5 [24:16] - unsigned */
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_5_ALIGN     0
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_5_BITS      9
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_5_MASK      0x01FF0000UL
#define VDEC_N_FILTER_COEFF_45_FILTER_COEFF_5_SHIFT     16

/* reserved1 [31:25] -  */
#define VDEC_N_FILTER_COEFF_45_reserved1_ALIGN          0
#define VDEC_N_FILTER_COEFF_45_reserved1_BITS           7
#define VDEC_N_FILTER_COEFF_45_reserved1_MASK           0xFE000000UL
#define VDEC_N_FILTER_COEFF_45_reserved1_SHIFT          25

/**********************************************************************
 *VDEC_N_VBI_V_TOP_END
 **********************************************************************/
/* CTL_VBI_VTOP_END [10:00] - unsigned */
#define VDEC_N_VBI_V_TOP_END_CTL_VBI_VTOP_END_ALIGN     0
#define VDEC_N_VBI_V_TOP_END_CTL_VBI_VTOP_END_BITS      11
#define VDEC_N_VBI_V_TOP_END_CTL_VBI_VTOP_END_MASK      0x000007FFUL
#define VDEC_N_VBI_V_TOP_END_CTL_VBI_VTOP_END_SHIFT     0

/* reserved0 [31:11] -  */
#define VDEC_N_VBI_V_TOP_END_reserved0_ALIGN            0
#define VDEC_N_VBI_V_TOP_END_reserved0_BITS             21
#define VDEC_N_VBI_V_TOP_END_reserved0_MASK             0xFFFFF800UL
#define VDEC_N_VBI_V_TOP_END_reserved0_SHIFT            11

/**********************************************************************
 *VDEC_N_FILTER_COEFF_6
 **********************************************************************/
/* FILTER_COEFF_6 [08:00] - unsigned */
#define VDEC_N_FILTER_COEFF_6_FILTER_COEFF_6_ALIGN      0
#define VDEC_N_FILTER_COEFF_6_FILTER_COEFF_6_BITS       9
#define VDEC_N_FILTER_COEFF_6_FILTER_COEFF_6_MASK       0x000001FFUL
#define VDEC_N_FILTER_COEFF_6_FILTER_COEFF_6_SHIFT      0

/* reserved0 [31:09] -  */
#define VDEC_N_FILTER_COEFF_6_reserved0_ALIGN           0
#define VDEC_N_FILTER_COEFF_6_reserved0_BITS            23
#define VDEC_N_FILTER_COEFF_6_reserved0_MASK            0xFFFFFE00UL
#define VDEC_N_FILTER_COEFF_6_reserved0_SHIFT           9

/**********************************************************************
 *VDEC_N_VBI_V_BOT_END
 **********************************************************************/
/* CTL_VBI_VBOT_END [10:00] - unsigned */
#define VDEC_N_VBI_V_BOT_END_CTL_VBI_VBOT_END_ALIGN     0
#define VDEC_N_VBI_V_BOT_END_CTL_VBI_VBOT_END_BITS      11
#define VDEC_N_VBI_V_BOT_END_CTL_VBI_VBOT_END_MASK      0x000007FFUL
#define VDEC_N_VBI_V_BOT_END_CTL_VBI_VBOT_END_SHIFT     0

/* reserved0 [31:11] -  */
#define VDEC_N_VBI_V_BOT_END_reserved0_ALIGN            0
#define VDEC_N_VBI_V_BOT_END_reserved0_BITS             21
#define VDEC_N_VBI_V_BOT_END_reserved0_MASK             0xFFFFF800UL
#define VDEC_N_VBI_V_BOT_END_reserved0_SHIFT            11

/**********************************************************************
 *VDEC_N_CHROMA_U_V
 **********************************************************************/
/* ENABLE_V_INTERPOLATION [00:00] - boolean */
#define VDEC_N_CHROMA_U_V_ENABLE_V_INTERPOLATION_ALIGN  0
#define VDEC_N_CHROMA_U_V_ENABLE_V_INTERPOLATION_BITS   1
#define VDEC_N_CHROMA_U_V_ENABLE_V_INTERPOLATION_MASK   0x00000001UL
#define VDEC_N_CHROMA_U_V_ENABLE_V_INTERPOLATION_SHIFT  0

/* ENABLE_U_INTERPOLATION [01:01] - boolean */
#define VDEC_N_CHROMA_U_V_ENABLE_U_INTERPOLATION_ALIGN  0
#define VDEC_N_CHROMA_U_V_ENABLE_U_INTERPOLATION_BITS   1
#define VDEC_N_CHROMA_U_V_ENABLE_U_INTERPOLATION_MASK   0x00000002UL
#define VDEC_N_CHROMA_U_V_ENABLE_U_INTERPOLATION_SHIFT  1

/* CHROMA_BIAS_CONTROL [02:02] - boolean */
#define VDEC_N_CHROMA_U_V_CHROMA_BIAS_CONTROL_ALIGN     0
#define VDEC_N_CHROMA_U_V_CHROMA_BIAS_CONTROL_BITS      1
#define VDEC_N_CHROMA_U_V_CHROMA_BIAS_CONTROL_MASK      0x00000004UL
#define VDEC_N_CHROMA_U_V_CHROMA_BIAS_CONTROL_SHIFT     2

/* reserved0 [31:03] -  */
#define VDEC_N_CHROMA_U_V_reserved0_ALIGN               0
#define VDEC_N_CHROMA_U_V_reserved0_BITS                29
#define VDEC_N_CHROMA_U_V_reserved0_MASK                0xFFFFFFF8UL
#define VDEC_N_CHROMA_U_V_reserved0_SHIFT               3

/**********************************************************************
 *VDEC_N_BE_SRC_TBC_TIMING
 **********************************************************************/
/* CTL_HACT_STR_CNT [10:00] - unsigned */
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_STR_CNT_ALIGN 0
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_STR_CNT_BITS  11
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_STR_CNT_MASK  0x000007FFUL
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_STR_CNT_SHIFT 0

/* reserved0 [15:11] -  */
#define VDEC_N_BE_SRC_TBC_TIMING_reserved0_ALIGN        0
#define VDEC_N_BE_SRC_TBC_TIMING_reserved0_BITS         5
#define VDEC_N_BE_SRC_TBC_TIMING_reserved0_MASK         0x0000F800UL
#define VDEC_N_BE_SRC_TBC_TIMING_reserved0_SHIFT        11

/* CTL_HACT_END_CNT [26:16] - unsigned */
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_END_CNT_ALIGN 0
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_END_CNT_BITS  11
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_END_CNT_MASK  0x07FF0000UL
#define VDEC_N_BE_SRC_TBC_TIMING_CTL_HACT_END_CNT_SHIFT 16

/* reserved1 [31:27] -  */
#define VDEC_N_BE_SRC_TBC_TIMING_reserved1_ALIGN        0
#define VDEC_N_BE_SRC_TBC_TIMING_reserved1_BITS         5
#define VDEC_N_BE_SRC_TBC_TIMING_reserved1_MASK         0xF8000000UL
#define VDEC_N_BE_SRC_TBC_TIMING_reserved1_SHIFT        27

/**********************************************************************
 *VDEC_N_BE_SRC_RST_MV_CNT_THR
 **********************************************************************/
/* CTL_H_RST_CNT [10:00] - unsigned */
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_H_RST_CNT_ALIGN 0
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_H_RST_CNT_BITS 11
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_H_RST_CNT_MASK 0x000007FFUL
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_H_RST_CNT_SHIFT 0

/* reserved0 [15:11] -  */
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved0_ALIGN    0
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved0_BITS     5
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved0_MASK     0x0000F800UL
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved0_SHIFT    11

/* CTL_MV_CNT_THR [20:16] - unsigned */
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_MV_CNT_THR_ALIGN 0
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_MV_CNT_THR_BITS 5
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_MV_CNT_THR_MASK 0x001F0000UL
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_CTL_MV_CNT_THR_SHIFT 16

/* reserved1 [31:21] -  */
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved1_ALIGN    0
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved1_BITS     11
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved1_MASK     0xFFE00000UL
#define VDEC_N_BE_SRC_RST_MV_CNT_THR_reserved1_SHIFT    21

/**********************************************************************
 *VDEC_N_MACROV_SYNC_THRESHOLD
 **********************************************************************/
/* CTL_CSYNC_N_MV_THR [09:00] - unsigned */
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_N_MV_THR_ALIGN 0
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_N_MV_THR_BITS 10
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_N_MV_THR_MASK 0x000003FFUL
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_N_MV_THR_SHIFT 0

/* CTL_CSYNC_W_MV_THR [19:10] - unsigned */
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_W_MV_THR_ALIGN 0
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_W_MV_THR_BITS 10
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_W_MV_THR_MASK 0x000FFC00UL
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_CSYNC_W_MV_THR_SHIFT 10

/* CTL_VSYNC_MV_THR [29:20] - unsigned */
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_VSYNC_MV_THR_ALIGN 0
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_VSYNC_MV_THR_BITS 10
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_VSYNC_MV_THR_MASK 0x3FF00000UL
#define VDEC_N_MACROV_SYNC_THRESHOLD_CTL_VSYNC_MV_THR_SHIFT 20

/* reserved0 [31:30] -  */
#define VDEC_N_MACROV_SYNC_THRESHOLD_reserved0_ALIGN    0
#define VDEC_N_MACROV_SYNC_THRESHOLD_reserved0_BITS     2
#define VDEC_N_MACROV_SYNC_THRESHOLD_reserved0_MASK     0xC0000000UL
#define VDEC_N_MACROV_SYNC_THRESHOLD_reserved0_SHIFT    30

/**********************************************************************
 *VDEC_N_MACROV_TIMING
 **********************************************************************/
/* CTL_V_BLANK_START [09:00] - unsigned */
#define VDEC_N_MACROV_TIMING_CTL_V_BLANK_START_ALIGN    0
#define VDEC_N_MACROV_TIMING_CTL_V_BLANK_START_BITS     10
#define VDEC_N_MACROV_TIMING_CTL_V_BLANK_START_MASK     0x000003FFUL
#define VDEC_N_MACROV_TIMING_CTL_V_BLANK_START_SHIFT    0

/* CTL_MV_EOF_START [19:10] - unsigned */
#define VDEC_N_MACROV_TIMING_CTL_MV_EOF_START_ALIGN     0
#define VDEC_N_MACROV_TIMING_CTL_MV_EOF_START_BITS      10
#define VDEC_N_MACROV_TIMING_CTL_MV_EOF_START_MASK      0x000FFC00UL
#define VDEC_N_MACROV_TIMING_CTL_MV_EOF_START_SHIFT     10

/* CTL_MV_UPDATE_TIME [29:20] - unsigned */
#define VDEC_N_MACROV_TIMING_CTL_MV_UPDATE_TIME_ALIGN   0
#define VDEC_N_MACROV_TIMING_CTL_MV_UPDATE_TIME_BITS    10
#define VDEC_N_MACROV_TIMING_CTL_MV_UPDATE_TIME_MASK    0x3FF00000UL
#define VDEC_N_MACROV_TIMING_CTL_MV_UPDATE_TIME_SHIFT   20

/* reserved0 [31:30] -  */
#define VDEC_N_MACROV_TIMING_reserved0_ALIGN            0
#define VDEC_N_MACROV_TIMING_reserved0_BITS             2
#define VDEC_N_MACROV_TIMING_reserved0_MASK             0xC0000000UL
#define VDEC_N_MACROV_TIMING_reserved0_SHIFT            30

/**********************************************************************
 *VDEC_N_AGC_CTRL
 **********************************************************************/
/* CTL_AGC_THRESHOLD [09:00] - unsigned */
#define VDEC_N_AGC_CTRL_CTL_AGC_THRESHOLD_ALIGN         0
#define VDEC_N_AGC_CTRL_CTL_AGC_THRESHOLD_BITS          10
#define VDEC_N_AGC_CTRL_CTL_AGC_THRESHOLD_MASK          0x000003FFUL
#define VDEC_N_AGC_CTRL_CTL_AGC_THRESHOLD_SHIFT         0

/* reserved0 [15:10] -  */
#define VDEC_N_AGC_CTRL_reserved0_ALIGN                 0
#define VDEC_N_AGC_CTRL_reserved0_BITS                  6
#define VDEC_N_AGC_CTRL_reserved0_MASK                  0x0000FC00UL
#define VDEC_N_AGC_CTRL_reserved0_SHIFT                 10

/* CTL_AGC_BANDWIDTH [19:16] - unsigned */
#define VDEC_N_AGC_CTRL_CTL_AGC_BANDWIDTH_ALIGN         0
#define VDEC_N_AGC_CTRL_CTL_AGC_BANDWIDTH_BITS          4
#define VDEC_N_AGC_CTRL_CTL_AGC_BANDWIDTH_MASK          0x000F0000UL
#define VDEC_N_AGC_CTRL_CTL_AGC_BANDWIDTH_SHIFT         16

/* reserved1 [30:20] -  */
#define VDEC_N_AGC_CTRL_reserved1_ALIGN                 0
#define VDEC_N_AGC_CTRL_reserved1_BITS                  11
#define VDEC_N_AGC_CTRL_reserved1_MASK                  0x7FF00000UL
#define VDEC_N_AGC_CTRL_reserved1_SHIFT                 20

/* CTL_AGC_FREEZE [31:31] - boolean */
#define VDEC_N_AGC_CTRL_CTL_AGC_FREEZE_ALIGN            0
#define VDEC_N_AGC_CTRL_CTL_AGC_FREEZE_BITS             1
#define VDEC_N_AGC_CTRL_CTL_AGC_FREEZE_MASK             0x80000000UL
#define VDEC_N_AGC_CTRL_CTL_AGC_FREEZE_SHIFT            31

/**********************************************************************
 *VDEC_N_AGC_ACC_LOAD_VALUE
 **********************************************************************/
/* CTL_AGC_ACC_LD_VALUE [30:00] - unsigned */
#define VDEC_N_AGC_ACC_LOAD_VALUE_CTL_AGC_ACC_LD_VALUE_ALIGN 0
#define VDEC_N_AGC_ACC_LOAD_VALUE_CTL_AGC_ACC_LD_VALUE_BITS 31
#define VDEC_N_AGC_ACC_LOAD_VALUE_CTL_AGC_ACC_LD_VALUE_MASK 0x7FFFFFFFUL
#define VDEC_N_AGC_ACC_LOAD_VALUE_CTL_AGC_ACC_LD_VALUE_SHIFT 0

/* reserved0 [31:31] -  */
#define VDEC_N_AGC_ACC_LOAD_VALUE_reserved0_ALIGN       0
#define VDEC_N_AGC_ACC_LOAD_VALUE_reserved0_BITS        1
#define VDEC_N_AGC_ACC_LOAD_VALUE_reserved0_MASK        0x80000000UL
#define VDEC_N_AGC_ACC_LOAD_VALUE_reserved0_SHIFT       31

/**********************************************************************
 *VDEC_N_AGC_ACC_STATUS
 **********************************************************************/
/* AGC_ACC_STATUS [30:00] - unsigned */
#define VDEC_N_AGC_ACC_STATUS_AGC_ACC_STATUS_ALIGN      0
#define VDEC_N_AGC_ACC_STATUS_AGC_ACC_STATUS_BITS       31
#define VDEC_N_AGC_ACC_STATUS_AGC_ACC_STATUS_MASK       0x7FFFFFFFUL
#define VDEC_N_AGC_ACC_STATUS_AGC_ACC_STATUS_SHIFT      0

/* reserved0 [31:31] -  */
#define VDEC_N_AGC_ACC_STATUS_reserved0_ALIGN           0
#define VDEC_N_AGC_ACC_STATUS_reserved0_BITS            1
#define VDEC_N_AGC_ACC_STATUS_reserved0_MASK            0x80000000UL
#define VDEC_N_AGC_ACC_STATUS_reserved0_SHIFT           31

/**********************************************************************
 *VDEC_N_VCNT_VBI_STR
 **********************************************************************/
/* CTL_VCNT_STR_EVEN [10:00] - unsigned */
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_EVEN_ALIGN     0
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_EVEN_BITS      11
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_EVEN_MASK      0x000007FFUL
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_EVEN_SHIFT     0

/* reserved0 [15:11] -  */
#define VDEC_N_VCNT_VBI_STR_reserved0_ALIGN             0
#define VDEC_N_VCNT_VBI_STR_reserved0_BITS              5
#define VDEC_N_VCNT_VBI_STR_reserved0_MASK              0x0000F800UL
#define VDEC_N_VCNT_VBI_STR_reserved0_SHIFT             11

/* CTL_VCNT_STR_ODD [26:16] - unsigned */
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_ODD_ALIGN      0
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_ODD_BITS       11
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_ODD_MASK       0x07FF0000UL
#define VDEC_N_VCNT_VBI_STR_CTL_VCNT_STR_ODD_SHIFT      16

/* reserved1 [31:27] -  */
#define VDEC_N_VCNT_VBI_STR_reserved1_ALIGN             0
#define VDEC_N_VCNT_VBI_STR_reserved1_BITS              5
#define VDEC_N_VCNT_VBI_STR_reserved1_MASK              0xF8000000UL
#define VDEC_N_VCNT_VBI_STR_reserved1_SHIFT             27

/**********************************************************************
 *VDEC_N_VCNT_VBI_END
 **********************************************************************/
/* CTL_VCNT_END_EVEN [10:00] - unsigned */
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_EVEN_ALIGN     0
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_EVEN_BITS      11
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_EVEN_MASK      0x000007FFUL
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_EVEN_SHIFT     0

/* reserved0 [15:11] -  */
#define VDEC_N_VCNT_VBI_END_reserved0_ALIGN             0
#define VDEC_N_VCNT_VBI_END_reserved0_BITS              5
#define VDEC_N_VCNT_VBI_END_reserved0_MASK              0x0000F800UL
#define VDEC_N_VCNT_VBI_END_reserved0_SHIFT             11

/* CTL_VCNT_END_ODD [26:16] - unsigned */
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_ODD_ALIGN      0
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_ODD_BITS       11
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_ODD_MASK       0x07FF0000UL
#define VDEC_N_VCNT_VBI_END_CTL_VCNT_END_ODD_SHIFT      16

/* reserved1 [31:27] -  */
#define VDEC_N_VCNT_VBI_END_reserved1_ALIGN             0
#define VDEC_N_VCNT_VBI_END_reserved1_BITS              5
#define VDEC_N_VCNT_VBI_END_reserved1_MASK              0xF8000000UL
#define VDEC_N_VCNT_VBI_END_reserved1_SHIFT             27

/**********************************************************************
 *VDEC_N_VCNT_VACT_VSYNC_END
 **********************************************************************/
/* CTL_NEXT_VSYNC [10:00] - unsigned */
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_NEXT_VSYNC_ALIGN 0
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_NEXT_VSYNC_BITS  11
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_NEXT_VSYNC_MASK  0x000007FFUL
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_NEXT_VSYNC_SHIFT 0

/* reserved0 [15:11] -  */
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved0_ALIGN      0
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved0_BITS       5
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved0_MASK       0x0000F800UL
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved0_SHIFT      11

/* CTL_VACT_END [26:16] - unsigned */
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_VACT_END_ALIGN   0
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_VACT_END_BITS    11
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_VACT_END_MASK    0x07FF0000UL
#define VDEC_N_VCNT_VACT_VSYNC_END_CTL_VACT_END_SHIFT   16

/* reserved1 [31:27] -  */
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved1_ALIGN      0
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved1_BITS       5
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved1_MASK       0xF8000000UL
#define VDEC_N_VCNT_VACT_VSYNC_END_reserved1_SHIFT      27

/**********************************************************************
 *VDEC_N_HCNT_NOMINAL
 **********************************************************************/
/* CTL_HCNT_NOMINAL [10:00] - unsigned */
#define VDEC_N_HCNT_NOMINAL_CTL_HCNT_NOMINAL_ALIGN      0
#define VDEC_N_HCNT_NOMINAL_CTL_HCNT_NOMINAL_BITS       11
#define VDEC_N_HCNT_NOMINAL_CTL_HCNT_NOMINAL_MASK       0x000007FFUL
#define VDEC_N_HCNT_NOMINAL_CTL_HCNT_NOMINAL_SHIFT      0

/* reserved0 [31:11] -  */
#define VDEC_N_HCNT_NOMINAL_reserved0_ALIGN             0
#define VDEC_N_HCNT_NOMINAL_reserved0_BITS              21
#define VDEC_N_HCNT_NOMINAL_reserved0_MASK              0xFFFFF800UL
#define VDEC_N_HCNT_NOMINAL_reserved0_SHIFT             11

/**********************************************************************
 *VDEC_N_VCNT_VSYNC_LATE
 **********************************************************************/
/* CTL_VSYNC_LATE [10:00] - unsigned */
#define VDEC_N_VCNT_VSYNC_LATE_CTL_VSYNC_LATE_ALIGN     0
#define VDEC_N_VCNT_VSYNC_LATE_CTL_VSYNC_LATE_BITS      11
#define VDEC_N_VCNT_VSYNC_LATE_CTL_VSYNC_LATE_MASK      0x000007FFUL
#define VDEC_N_VCNT_VSYNC_LATE_CTL_VSYNC_LATE_SHIFT     0

/* reserved0 [31:11] -  */
#define VDEC_N_VCNT_VSYNC_LATE_reserved0_ALIGN          0
#define VDEC_N_VCNT_VSYNC_LATE_reserved0_BITS           21
#define VDEC_N_VCNT_VSYNC_LATE_reserved0_MASK           0xFFFFF800UL
#define VDEC_N_VCNT_VSYNC_LATE_reserved0_SHIFT          11

/**********************************************************************
 *VDEC_N_OFFSET
 **********************************************************************/
/* reserved0 [00:00] -  */
#define VDEC_N_OFFSET_reserved0_ALIGN                   0
#define VDEC_N_OFFSET_reserved0_BITS                    1
#define VDEC_N_OFFSET_reserved0_MASK                    0x00000001UL
#define VDEC_N_OFFSET_reserved0_SHIFT                   0

/* CONSTANT_OFFSET_ENA [01:01] - boolean */
#define VDEC_N_OFFSET_CONSTANT_OFFSET_ENA_ALIGN         0
#define VDEC_N_OFFSET_CONSTANT_OFFSET_ENA_BITS          1
#define VDEC_N_OFFSET_CONSTANT_OFFSET_ENA_MASK          0x00000002UL
#define VDEC_N_OFFSET_CONSTANT_OFFSET_ENA_SHIFT         1

/* CTRL_OFFSET_ENA [02:02] - boolean */
#define VDEC_N_OFFSET_CTRL_OFFSET_ENA_ALIGN             0
#define VDEC_N_OFFSET_CTRL_OFFSET_ENA_BITS              1
#define VDEC_N_OFFSET_CTRL_OFFSET_ENA_MASK              0x00000004UL
#define VDEC_N_OFFSET_CTRL_OFFSET_ENA_SHIFT             2

/* CTRL_OFFSET_VALUE [12:03] - unsigned */
#define VDEC_N_OFFSET_CTRL_OFFSET_VALUE_ALIGN           0
#define VDEC_N_OFFSET_CTRL_OFFSET_VALUE_BITS            10
#define VDEC_N_OFFSET_CTRL_OFFSET_VALUE_MASK            0x00001FF8UL
#define VDEC_N_OFFSET_CTRL_OFFSET_VALUE_SHIFT           3

/* reserved1 [31:13] -  */
#define VDEC_N_OFFSET_reserved1_ALIGN                   0
#define VDEC_N_OFFSET_reserved1_BITS                    19
#define VDEC_N_OFFSET_reserved1_MASK                    0xFFFFE000UL
#define VDEC_N_OFFSET_reserved1_SHIFT                   13

/**********************************************************************
 *VDEC_N_SYNC_SLICE
 **********************************************************************/
/* CTL_SYNC_SLICE [09:00] - unsigned */
#define VDEC_N_SYNC_SLICE_CTL_SYNC_SLICE_ALIGN          0
#define VDEC_N_SYNC_SLICE_CTL_SYNC_SLICE_BITS           10
#define VDEC_N_SYNC_SLICE_CTL_SYNC_SLICE_MASK           0x000003FFUL
#define VDEC_N_SYNC_SLICE_CTL_SYNC_SLICE_SHIFT          0

/* reserved0 [31:10] -  */
#define VDEC_N_SYNC_SLICE_reserved0_ALIGN               0
#define VDEC_N_SYNC_SLICE_reserved0_BITS                22
#define VDEC_N_SYNC_SLICE_reserved0_MASK                0xFFFFFC00UL
#define VDEC_N_SYNC_SLICE_reserved0_SHIFT               10

/**********************************************************************
 *VDEC_N_SYNC_GAIN
 **********************************************************************/
/* CTL_2C_BO_NOT [00:00] - boolean */
#define VDEC_N_SYNC_GAIN_CTL_2C_BO_NOT_ALIGN            0
#define VDEC_N_SYNC_GAIN_CTL_2C_BO_NOT_BITS             1
#define VDEC_N_SYNC_GAIN_CTL_2C_BO_NOT_MASK             0x00000001UL
#define VDEC_N_SYNC_GAIN_CTL_2C_BO_NOT_SHIFT            0

/* CTL_INVERT_ADC_CLK [01:01] - boolean */
#define VDEC_N_SYNC_GAIN_CTL_INVERT_ADC_CLK_ALIGN       0
#define VDEC_N_SYNC_GAIN_CTL_INVERT_ADC_CLK_BITS        1
#define VDEC_N_SYNC_GAIN_CTL_INVERT_ADC_CLK_MASK        0x00000002UL
#define VDEC_N_SYNC_GAIN_CTL_INVERT_ADC_CLK_SHIFT       1

/* CTL_SYNC_GAIN [05:02] - unsigned */
#define VDEC_N_SYNC_GAIN_CTL_SYNC_GAIN_ALIGN            0
#define VDEC_N_SYNC_GAIN_CTL_SYNC_GAIN_BITS             4
#define VDEC_N_SYNC_GAIN_CTL_SYNC_GAIN_MASK             0x0000003CUL
#define VDEC_N_SYNC_GAIN_CTL_SYNC_GAIN_SHIFT            2

/* reserved0 [31:06] -  */
#define VDEC_N_SYNC_GAIN_reserved0_ALIGN                0
#define VDEC_N_SYNC_GAIN_reserved0_BITS                 26
#define VDEC_N_SYNC_GAIN_reserved0_MASK                 0xFFFFFFC0UL
#define VDEC_N_SYNC_GAIN_reserved0_SHIFT                6

/**********************************************************************
 *IO_CS0_ADDR
 **********************************************************************/
/* LOWER_ADDR [15:00] - unsigned */
#define IO_CS0_ADDR_LOWER_ADDR_ALIGN                    0
#define IO_CS0_ADDR_LOWER_ADDR_BITS                     16
#define IO_CS0_ADDR_LOWER_ADDR_MASK                     0x0000FFFFUL
#define IO_CS0_ADDR_LOWER_ADDR_SHIFT                    0

/* UPPER_ADDR [31:16] - unsigned */
#define IO_CS0_ADDR_UPPER_ADDR_ALIGN                    0
#define IO_CS0_ADDR_UPPER_ADDR_BITS                     16
#define IO_CS0_ADDR_UPPER_ADDR_MASK                     0xFFFF0000UL
#define IO_CS0_ADDR_UPPER_ADDR_SHIFT                    16

/**********************************************************************
 *IO_CS1_ADDR
 **********************************************************************/
/* LOWER_ADDR [15:00] - unsigned */
#define IO_CS1_ADDR_LOWER_ADDR_ALIGN                    0
#define IO_CS1_ADDR_LOWER_ADDR_BITS                     16
#define IO_CS1_ADDR_LOWER_ADDR_MASK                     0x0000FFFFUL
#define IO_CS1_ADDR_LOWER_ADDR_SHIFT                    0

/* UPPER_ADDR [31:16] - unsigned */
#define IO_CS1_ADDR_UPPER_ADDR_ALIGN                    0
#define IO_CS1_ADDR_UPPER_ADDR_BITS                     16
#define IO_CS1_ADDR_UPPER_ADDR_MASK                     0xFFFF0000UL
#define IO_CS1_ADDR_UPPER_ADDR_SHIFT                    16

/**********************************************************************
 *IO_CS2_ADDR
 **********************************************************************/
/* LOWER_ADDR [15:00] - unsigned */
#define IO_CS2_ADDR_LOWER_ADDR_ALIGN                    0
#define IO_CS2_ADDR_LOWER_ADDR_BITS                     16
#define IO_CS2_ADDR_LOWER_ADDR_MASK                     0x0000FFFFUL
#define IO_CS2_ADDR_LOWER_ADDR_SHIFT                    0

/* UPPER_ADDR [31:16] - unsigned */
#define IO_CS2_ADDR_UPPER_ADDR_ALIGN                    0
#define IO_CS2_ADDR_UPPER_ADDR_BITS                     16
#define IO_CS2_ADDR_UPPER_ADDR_MASK                     0xFFFF0000UL
#define IO_CS2_ADDR_UPPER_ADDR_SHIFT                    16

/**********************************************************************
 *IO_CS3_ADDR
 **********************************************************************/
/* LOWER_ADDR [15:00] - unsigned */
#define IO_CS3_ADDR_LOWER_ADDR_ALIGN                    0
#define IO_CS3_ADDR_LOWER_ADDR_BITS                     16
#define IO_CS3_ADDR_LOWER_ADDR_MASK                     0x0000FFFFUL
#define IO_CS3_ADDR_LOWER_ADDR_SHIFT                    0

/* UPPER_ADDR [31:16] - unsigned */
#define IO_CS3_ADDR_UPPER_ADDR_ALIGN                    0
#define IO_CS3_ADDR_UPPER_ADDR_BITS                     16
#define IO_CS3_ADDR_UPPER_ADDR_MASK                     0xFFFF0000UL
#define IO_CS3_ADDR_UPPER_ADDR_SHIFT                    16

/**********************************************************************
 *IO_CS4_ADDR
 **********************************************************************/
/* LOWER_ADDR [15:00] - unsigned */
#define IO_CS4_ADDR_LOWER_ADDR_ALIGN                    0
#define IO_CS4_ADDR_LOWER_ADDR_BITS                     16
#define IO_CS4_ADDR_LOWER_ADDR_MASK                     0x0000FFFFUL
#define IO_CS4_ADDR_LOWER_ADDR_SHIFT                    0

/* UPPER_ADDR [31:16] - unsigned */
#define IO_CS4_ADDR_UPPER_ADDR_ALIGN                    0
#define IO_CS4_ADDR_UPPER_ADDR_BITS                     16
#define IO_CS4_ADDR_UPPER_ADDR_MASK                     0xFFFF0000UL
#define IO_CS4_ADDR_UPPER_ADDR_SHIFT                    16

/**********************************************************************
 *IO_CS5_ADDR
 **********************************************************************/
/* LOWER_ADDR [15:00] - unsigned */
#define IO_CS5_ADDR_LOWER_ADDR_ALIGN                    0
#define IO_CS5_ADDR_LOWER_ADDR_BITS                     16
#define IO_CS5_ADDR_LOWER_ADDR_MASK                     0x0000FFFFUL
#define IO_CS5_ADDR_LOWER_ADDR_SHIFT                    0

/* UPPER_ADDR [31:16] - unsigned */
#define IO_CS5_ADDR_UPPER_ADDR_ALIGN                    0
#define IO_CS5_ADDR_UPPER_ADDR_BITS                     16
#define IO_CS5_ADDR_UPPER_ADDR_MASK                     0xFFFF0000UL
#define IO_CS5_ADDR_UPPER_ADDR_SHIFT                    16

/**********************************************************************
 *IO_CS6_ADDR
 **********************************************************************/
/* reserved0 [31:00] -  */
#define IO_CS6_ADDR_reserved0_ALIGN                     0
#define IO_CS6_ADDR_reserved0_BITS                      32
#define IO_CS6_ADDR_reserved0_MASK                      0xFFFFFFFFUL
#define IO_CS6_ADDR_reserved0_SHIFT                     0

/**********************************************************************
 *IO_CS7_ADDR
 **********************************************************************/
/* reserved0 [31:00] -  */
#define IO_CS7_ADDR_reserved0_ALIGN                     0
#define IO_CS7_ADDR_reserved0_BITS                      32
#define IO_CS7_ADDR_reserved0_MASK                      0xFFFFFFFFUL
#define IO_CS7_ADDR_reserved0_SHIFT                     0

/**********************************************************************
 *IO_CS8_ADDR
 **********************************************************************/
/* reserved0 [31:00] -  */
#define IO_CS8_ADDR_reserved0_ALIGN                     0
#define IO_CS8_ADDR_reserved0_BITS                      32
#define IO_CS8_ADDR_reserved0_MASK                      0xFFFFFFFFUL
#define IO_CS8_ADDR_reserved0_SHIFT                     0

/**********************************************************************
 *IO_CS9_ADDR
 **********************************************************************/
/* reserved0 [31:00] -  */
#define IO_CS9_ADDR_reserved0_ALIGN                     0
#define IO_CS9_ADDR_reserved0_BITS                      32
#define IO_CS9_ADDR_reserved0_MASK                      0xFFFFFFFFUL
#define IO_CS9_ADDR_reserved0_SHIFT                     0

/**********************************************************************
 *IO_CSA_ADDR
 **********************************************************************/
/* reserved0 [31:00] -  */
#define IO_CSA_ADDR_reserved0_ALIGN                     0
#define IO_CSA_ADDR_reserved0_BITS                      32
#define IO_CSA_ADDR_reserved0_MASK                      0xFFFFFFFFUL
#define IO_CSA_ADDR_reserved0_SHIFT                     0

/**********************************************************************
 *IO_CSB_ADDR
 **********************************************************************/
/* reserved0 [31:00] -  */
#define IO_CSB_ADDR_reserved0_ALIGN                     0
#define IO_CSB_ADDR_reserved0_BITS                      32
#define IO_CSB_ADDR_reserved0_MASK                      0xFFFFFFFFUL
#define IO_CSB_ADDR_reserved0_SHIFT                     0

/**********************************************************************
 *IO_NULL_TERM
 **********************************************************************/
/* CS0_TERM [03:00] - unsigned */
#define IO_NULL_TERM_CS0_TERM_ALIGN                     0
#define IO_NULL_TERM_CS0_TERM_BITS                      4
#define IO_NULL_TERM_CS0_TERM_MASK                      0x0000000FUL
#define IO_NULL_TERM_CS0_TERM_SHIFT                     0

/* CS1_TERM [07:04] - unsigned */
#define IO_NULL_TERM_CS1_TERM_ALIGN                     0
#define IO_NULL_TERM_CS1_TERM_BITS                      4
#define IO_NULL_TERM_CS1_TERM_MASK                      0x000000F0UL
#define IO_NULL_TERM_CS1_TERM_SHIFT                     4

/* CS2_TERM [11:08] - unsigned */
#define IO_NULL_TERM_CS2_TERM_ALIGN                     0
#define IO_NULL_TERM_CS2_TERM_BITS                      4
#define IO_NULL_TERM_CS2_TERM_MASK                      0x00000F00UL
#define IO_NULL_TERM_CS2_TERM_SHIFT                     8

/* CS3_TERM [15:12] - unsigned */
#define IO_NULL_TERM_CS3_TERM_ALIGN                     0
#define IO_NULL_TERM_CS3_TERM_BITS                      4
#define IO_NULL_TERM_CS3_TERM_MASK                      0x0000F000UL
#define IO_NULL_TERM_CS3_TERM_SHIFT                     12

/* CS4_TERM [19:16] - unsigned */
#define IO_NULL_TERM_CS4_TERM_ALIGN                     0
#define IO_NULL_TERM_CS4_TERM_BITS                      4
#define IO_NULL_TERM_CS4_TERM_MASK                      0x000F0000UL
#define IO_NULL_TERM_CS4_TERM_SHIFT                     16

/* CS0_DSACK [21:20] - unsigned */
#define IO_NULL_TERM_CS0_DSACK_ALIGN                    0
#define IO_NULL_TERM_CS0_DSACK_BITS                     2
#define IO_NULL_TERM_CS0_DSACK_MASK                     0x00300000UL
#define IO_NULL_TERM_CS0_DSACK_SHIFT                    20

/* CS1_DSACK [23:22] - unsigned */
#define IO_NULL_TERM_CS1_DSACK_ALIGN                    0
#define IO_NULL_TERM_CS1_DSACK_BITS                     2
#define IO_NULL_TERM_CS1_DSACK_MASK                     0x00C00000UL
#define IO_NULL_TERM_CS1_DSACK_SHIFT                    22

/* CS2_DSACK [25:24] - unsigned */
#define IO_NULL_TERM_CS2_DSACK_ALIGN                    0
#define IO_NULL_TERM_CS2_DSACK_BITS                     2
#define IO_NULL_TERM_CS2_DSACK_MASK                     0x03000000UL
#define IO_NULL_TERM_CS2_DSACK_SHIFT                    24

/* CS3_DSACK [27:26] - unsigned */
#define IO_NULL_TERM_CS3_DSACK_ALIGN                    0
#define IO_NULL_TERM_CS3_DSACK_BITS                     2
#define IO_NULL_TERM_CS3_DSACK_MASK                     0x0C000000UL
#define IO_NULL_TERM_CS3_DSACK_SHIFT                    26

/* CS4_DSACK [29:28] - unsigned */
#define IO_NULL_TERM_CS4_DSACK_ALIGN                    0
#define IO_NULL_TERM_CS4_DSACK_BITS                     2
#define IO_NULL_TERM_CS4_DSACK_MASK                     0x30000000UL
#define IO_NULL_TERM_CS4_DSACK_SHIFT                    28

/* reserved0 [31:30] -  */
#define IO_NULL_TERM_reserved0_ALIGN                    0
#define IO_NULL_TERM_reserved0_BITS                     2
#define IO_NULL_TERM_reserved0_MASK                     0xC0000000UL
#define IO_NULL_TERM_reserved0_SHIFT                    30

/**********************************************************************
 *IO_RBYPASSW
 **********************************************************************/
/* R_BYPASS_W [00:00] - boolean */
#define IO_RBYPASSW_R_BYPASS_W_ALIGN                    0
#define IO_RBYPASSW_R_BYPASS_W_BITS                     1
#define IO_RBYPASSW_R_BYPASS_W_MASK                     0x00000001UL
#define IO_RBYPASSW_R_BYPASS_W_SHIFT                    0

/* reserved0 [31:01] -  */
#define IO_RBYPASSW_reserved0_ALIGN                     0
#define IO_RBYPASSW_reserved0_BITS                      31
#define IO_RBYPASSW_reserved0_MASK                      0xFFFFFFFEUL
#define IO_RBYPASSW_reserved0_SHIFT                     1

/**********************************************************************
 *IO_NULL_TERM2
 **********************************************************************/
/* CS5_TERM [03:00] - unsigned */
#define IO_NULL_TERM2_CS5_TERM_ALIGN                    0
#define IO_NULL_TERM2_CS5_TERM_BITS                     4
#define IO_NULL_TERM2_CS5_TERM_MASK                     0x0000000FUL
#define IO_NULL_TERM2_CS5_TERM_SHIFT                    0

/* CS5_DSACK [05:04] - unsigned */
#define IO_NULL_TERM2_CS5_DSACK_ALIGN                   0
#define IO_NULL_TERM2_CS5_DSACK_BITS                    2
#define IO_NULL_TERM2_CS5_DSACK_MASK                    0x00000030UL
#define IO_NULL_TERM2_CS5_DSACK_SHIFT                   4

/* reserved0 [31:06] -  */
#define IO_NULL_TERM2_reserved0_ALIGN                   0
#define IO_NULL_TERM2_reserved0_BITS                    26
#define IO_NULL_TERM2_reserved0_MASK                    0xFFFFFFC0UL
#define IO_NULL_TERM2_reserved0_SHIFT                   6

/**********************************************************************
 *IO_DMA0_REC
 **********************************************************************/
/* reserved0 [02:00] -  */
#define IO_DMA0_REC_reserved0_ALIGN                     0
#define IO_DMA0_REC_reserved0_BITS                      3
#define IO_DMA0_REC_reserved0_MASK                      0x00000007UL
#define IO_DMA0_REC_reserved0_SHIFT                     0

/* DMA0_REC_ADDR [25:03] - unsigned */
#define IO_DMA0_REC_DMA0_REC_ADDR_ALIGN                 0
#define IO_DMA0_REC_DMA0_REC_ADDR_BITS                  23
#define IO_DMA0_REC_DMA0_REC_ADDR_MASK                  0x03FFFFF8UL
#define IO_DMA0_REC_DMA0_REC_ADDR_SHIFT                 3

/* DMA0_INT [26:26] - boolean */
#define IO_DMA0_REC_DMA0_INT_ALIGN                      0
#define IO_DMA0_REC_DMA0_INT_BITS                       1
#define IO_DMA0_REC_DMA0_INT_MASK                       0x04000000UL
#define IO_DMA0_REC_DMA0_INT_SHIFT                      26

/* reserved1 [31:27] -  */
#define IO_DMA0_REC_reserved1_ALIGN                     0
#define IO_DMA0_REC_reserved1_BITS                      5
#define IO_DMA0_REC_reserved1_MASK                      0xF8000000UL
#define IO_DMA0_REC_reserved1_SHIFT                     27

/**********************************************************************
 *IO_DMA0_CTL
 **********************************************************************/
/* RUN_HALT [00:00] - boolean */
#define IO_DMA0_CTL_RUN_HALT_ALIGN                      0
#define IO_DMA0_CTL_RUN_HALT_BITS                       1
#define IO_DMA0_CTL_RUN_HALT_MASK                       0x00000001UL
#define IO_DMA0_CTL_RUN_HALT_SHIFT                      0

/* RESET [01:01] - boolean */
#define IO_DMA0_CTL_RESET_ALIGN                         0
#define IO_DMA0_CTL_RESET_BITS                          1
#define IO_DMA0_CTL_RESET_MASK                          0x00000002UL
#define IO_DMA0_CTL_RESET_SHIFT                         1

/* DMA0_STATUS [02:02] - boolean */
#define IO_DMA0_CTL_DMA0_STATUS_ALIGN                   0
#define IO_DMA0_CTL_DMA0_STATUS_BITS                    1
#define IO_DMA0_CTL_DMA0_STATUS_MASK                    0x00000004UL
#define IO_DMA0_CTL_DMA0_STATUS_SHIFT                   2

/* reserved0 [31:03] -  */
#define IO_DMA0_CTL_reserved0_ALIGN                     0
#define IO_DMA0_CTL_reserved0_BITS                      29
#define IO_DMA0_CTL_reserved0_MASK                      0xFFFFFFF8UL
#define IO_DMA0_CTL_reserved0_SHIFT                     3

/**********************************************************************
 *IO_DMA0_DEB
 **********************************************************************/
/* CUR_RECORD [25:00] - unsigned */
#define IO_DMA0_DEB_CUR_RECORD_ALIGN                    0
#define IO_DMA0_DEB_CUR_RECORD_BITS                     26
#define IO_DMA0_DEB_CUR_RECORD_MASK                     0x03FFFFFFUL
#define IO_DMA0_DEB_CUR_RECORD_SHIFT                    0

/* reserved0 [31:26] -  */
#define IO_DMA0_DEB_reserved0_ALIGN                     0
#define IO_DMA0_DEB_reserved0_BITS                      6
#define IO_DMA0_DEB_reserved0_MASK                      0xFC000000UL
#define IO_DMA0_DEB_reserved0_SHIFT                     26

/**********************************************************************
 *IO_DMA1_REC
 **********************************************************************/
/* reserved0 [02:00] -  */
#define IO_DMA1_REC_reserved0_ALIGN                     0
#define IO_DMA1_REC_reserved0_BITS                      3
#define IO_DMA1_REC_reserved0_MASK                      0x00000007UL
#define IO_DMA1_REC_reserved0_SHIFT                     0

/* DMA1_REC_ADDR [25:03] - unsigned */
#define IO_DMA1_REC_DMA1_REC_ADDR_ALIGN                 0
#define IO_DMA1_REC_DMA1_REC_ADDR_BITS                  23
#define IO_DMA1_REC_DMA1_REC_ADDR_MASK                  0x03FFFFF8UL
#define IO_DMA1_REC_DMA1_REC_ADDR_SHIFT                 3

/* DMA1_INT [26:26] - boolean */
#define IO_DMA1_REC_DMA1_INT_ALIGN                      0
#define IO_DMA1_REC_DMA1_INT_BITS                       1
#define IO_DMA1_REC_DMA1_INT_MASK                       0x04000000UL
#define IO_DMA1_REC_DMA1_INT_SHIFT                      26

/* reserved1 [31:27] -  */
#define IO_DMA1_REC_reserved1_ALIGN                     0
#define IO_DMA1_REC_reserved1_BITS                      5
#define IO_DMA1_REC_reserved1_MASK                      0xF8000000UL
#define IO_DMA1_REC_reserved1_SHIFT                     27

/**********************************************************************
 *IO_DMA1_CTL
 **********************************************************************/
/* RUN_HALT [00:00] - boolean */
#define IO_DMA1_CTL_RUN_HALT_ALIGN                      0
#define IO_DMA1_CTL_RUN_HALT_BITS                       1
#define IO_DMA1_CTL_RUN_HALT_MASK                       0x00000001UL
#define IO_DMA1_CTL_RUN_HALT_SHIFT                      0

/* RESET [01:01] - boolean */
#define IO_DMA1_CTL_RESET_ALIGN                         0
#define IO_DMA1_CTL_RESET_BITS                          1
#define IO_DMA1_CTL_RESET_MASK                          0x00000002UL
#define IO_DMA1_CTL_RESET_SHIFT                         1

/* DMA1_STATUS [02:02] - boolean */
#define IO_DMA1_CTL_DMA1_STATUS_ALIGN                   0
#define IO_DMA1_CTL_DMA1_STATUS_BITS                    1
#define IO_DMA1_CTL_DMA1_STATUS_MASK                    0x00000004UL
#define IO_DMA1_CTL_DMA1_STATUS_SHIFT                   2

/* reserved0 [31:03] -  */
#define IO_DMA1_CTL_reserved0_ALIGN                     0
#define IO_DMA1_CTL_reserved0_BITS                      29
#define IO_DMA1_CTL_reserved0_MASK                      0xFFFFFFF8UL
#define IO_DMA1_CTL_reserved0_SHIFT                     3

/**********************************************************************
 *IO_DMA1_DEB
 **********************************************************************/
/* CUR_RECORD [25:00] - unsigned */
#define IO_DMA1_DEB_CUR_RECORD_ALIGN                    0
#define IO_DMA1_DEB_CUR_RECORD_BITS                     26
#define IO_DMA1_DEB_CUR_RECORD_MASK                     0x03FFFFFFUL
#define IO_DMA1_DEB_CUR_RECORD_SHIFT                    0

/* reserved0 [31:26] -  */
#define IO_DMA1_DEB_reserved0_ALIGN                     0
#define IO_DMA1_DEB_reserved0_BITS                      6
#define IO_DMA1_DEB_reserved0_MASK                      0xFC000000UL
#define IO_DMA1_DEB_reserved0_SHIFT                     26

/**********************************************************************
 *IO_GPIO_CTL
 **********************************************************************/
/* reserved0 [15:00] -  */
#define IO_GPIO_CTL_reserved0_ALIGN                     0
#define IO_GPIO_CTL_reserved0_BITS                      16
#define IO_GPIO_CTL_reserved0_MASK                      0x0000FFFFUL
#define IO_GPIO_CTL_reserved0_SHIFT                     0

/* PIN_0_DIR [16:16] - boolean */
#define IO_GPIO_CTL_PIN_0_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_0_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_0_DIR_MASK                      0x00010000UL
#define IO_GPIO_CTL_PIN_0_DIR_SHIFT                     16

/* PIN_1_DIR [17:17] - boolean */
#define IO_GPIO_CTL_PIN_1_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_1_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_1_DIR_MASK                      0x00020000UL
#define IO_GPIO_CTL_PIN_1_DIR_SHIFT                     17

/* PIN_2_DIR [18:18] - boolean */
#define IO_GPIO_CTL_PIN_2_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_2_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_2_DIR_MASK                      0x00040000UL
#define IO_GPIO_CTL_PIN_2_DIR_SHIFT                     18

/* PIN_3_DIR [19:19] - boolean */
#define IO_GPIO_CTL_PIN_3_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_3_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_3_DIR_MASK                      0x00080000UL
#define IO_GPIO_CTL_PIN_3_DIR_SHIFT                     19

/* PIN_4_DIR [20:20] - boolean */
#define IO_GPIO_CTL_PIN_4_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_4_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_4_DIR_MASK                      0x00100000UL
#define IO_GPIO_CTL_PIN_4_DIR_SHIFT                     20

/* PIN_5_DIR [21:21] - boolean */
#define IO_GPIO_CTL_PIN_5_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_5_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_5_DIR_MASK                      0x00200000UL
#define IO_GPIO_CTL_PIN_5_DIR_SHIFT                     21

/* PIN_6_DIR [22:22] - boolean */
#define IO_GPIO_CTL_PIN_6_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_6_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_6_DIR_MASK                      0x00400000UL
#define IO_GPIO_CTL_PIN_6_DIR_SHIFT                     22

/* PIN_7_DIR [23:23] - boolean */
#define IO_GPIO_CTL_PIN_7_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_7_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_7_DIR_MASK                      0x00800000UL
#define IO_GPIO_CTL_PIN_7_DIR_SHIFT                     23

/* PIN_8_DIR [24:24] - boolean */
#define IO_GPIO_CTL_PIN_8_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_8_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_8_DIR_MASK                      0x01000000UL
#define IO_GPIO_CTL_PIN_8_DIR_SHIFT                     24

/* PIN_9_DIR [25:25] - boolean */
#define IO_GPIO_CTL_PIN_9_DIR_ALIGN                     0
#define IO_GPIO_CTL_PIN_9_DIR_BITS                      1
#define IO_GPIO_CTL_PIN_9_DIR_MASK                      0x02000000UL
#define IO_GPIO_CTL_PIN_9_DIR_SHIFT                     25

/* PIN_10_DIR [26:26] - boolean */
#define IO_GPIO_CTL_PIN_10_DIR_ALIGN                    0
#define IO_GPIO_CTL_PIN_10_DIR_BITS                     1
#define IO_GPIO_CTL_PIN_10_DIR_MASK                     0x04000000UL
#define IO_GPIO_CTL_PIN_10_DIR_SHIFT                    26

/* PIN_11_DIR [27:27] - boolean */
#define IO_GPIO_CTL_PIN_11_DIR_ALIGN                    0
#define IO_GPIO_CTL_PIN_11_DIR_BITS                     1
#define IO_GPIO_CTL_PIN_11_DIR_MASK                     0x08000000UL
#define IO_GPIO_CTL_PIN_11_DIR_SHIFT                    27

/* PIN_12_DIR [28:28] - boolean */
#define IO_GPIO_CTL_PIN_12_DIR_ALIGN                    0
#define IO_GPIO_CTL_PIN_12_DIR_BITS                     1
#define IO_GPIO_CTL_PIN_12_DIR_MASK                     0x10000000UL
#define IO_GPIO_CTL_PIN_12_DIR_SHIFT                    28

/* PIN_13_DIR [29:29] - boolean */
#define IO_GPIO_CTL_PIN_13_DIR_ALIGN                    0
#define IO_GPIO_CTL_PIN_13_DIR_BITS                     1
#define IO_GPIO_CTL_PIN_13_DIR_MASK                     0x20000000UL
#define IO_GPIO_CTL_PIN_13_DIR_SHIFT                    29

/* PIN_14_DIR [30:30] - boolean */
#define IO_GPIO_CTL_PIN_14_DIR_ALIGN                    0
#define IO_GPIO_CTL_PIN_14_DIR_BITS                     1
#define IO_GPIO_CTL_PIN_14_DIR_MASK                     0x40000000UL
#define IO_GPIO_CTL_PIN_14_DIR_SHIFT                    30

/* PIN_15_DIR [31:31] - boolean */
#define IO_GPIO_CTL_PIN_15_DIR_ALIGN                    0
#define IO_GPIO_CTL_PIN_15_DIR_BITS                     1
#define IO_GPIO_CTL_PIN_15_DIR_MASK                     0x80000000UL
#define IO_GPIO_CTL_PIN_15_DIR_SHIFT                    31

/**********************************************************************
 *IO_GPIO_DATA
 **********************************************************************/
/* PIN_0_STATUS [00:00] - boolean */
#define IO_GPIO_DATA_PIN_0_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_0_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_0_STATUS_MASK                  0x00000001UL
#define IO_GPIO_DATA_PIN_0_STATUS_SHIFT                 0

/* PIN_1_STATUS [01:01] - boolean */
#define IO_GPIO_DATA_PIN_1_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_1_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_1_STATUS_MASK                  0x00000002UL
#define IO_GPIO_DATA_PIN_1_STATUS_SHIFT                 1

/* PIN_2_STATUS [02:02] - boolean */
#define IO_GPIO_DATA_PIN_2_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_2_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_2_STATUS_MASK                  0x00000004UL
#define IO_GPIO_DATA_PIN_2_STATUS_SHIFT                 2

/* PIN_3_STATUS [03:03] - boolean */
#define IO_GPIO_DATA_PIN_3_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_3_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_3_STATUS_MASK                  0x00000008UL
#define IO_GPIO_DATA_PIN_3_STATUS_SHIFT                 3

/* PIN_4_STATUS [04:04] - boolean */
#define IO_GPIO_DATA_PIN_4_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_4_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_4_STATUS_MASK                  0x00000010UL
#define IO_GPIO_DATA_PIN_4_STATUS_SHIFT                 4

/* PIN_5_STATUS [05:05] - boolean */
#define IO_GPIO_DATA_PIN_5_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_5_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_5_STATUS_MASK                  0x00000020UL
#define IO_GPIO_DATA_PIN_5_STATUS_SHIFT                 5

/* PIN_6_STATUS [06:06] - boolean */
#define IO_GPIO_DATA_PIN_6_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_6_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_6_STATUS_MASK                  0x00000040UL
#define IO_GPIO_DATA_PIN_6_STATUS_SHIFT                 6

/* PIN_7_STATUS [07:07] - boolean */
#define IO_GPIO_DATA_PIN_7_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_7_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_7_STATUS_MASK                  0x00000080UL
#define IO_GPIO_DATA_PIN_7_STATUS_SHIFT                 7

/* PIN_8_STATUS [08:08] - boolean */
#define IO_GPIO_DATA_PIN_8_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_8_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_8_STATUS_MASK                  0x00000100UL
#define IO_GPIO_DATA_PIN_8_STATUS_SHIFT                 8

/* PIN_9_STATUS [09:09] - boolean */
#define IO_GPIO_DATA_PIN_9_STATUS_ALIGN                 0
#define IO_GPIO_DATA_PIN_9_STATUS_BITS                  1
#define IO_GPIO_DATA_PIN_9_STATUS_MASK                  0x00000200UL
#define IO_GPIO_DATA_PIN_9_STATUS_SHIFT                 9

/* PIN_10_STATUS [10:10] - boolean */
#define IO_GPIO_DATA_PIN_10_STATUS_ALIGN                0
#define IO_GPIO_DATA_PIN_10_STATUS_BITS                 1
#define IO_GPIO_DATA_PIN_10_STATUS_MASK                 0x00000400UL
#define IO_GPIO_DATA_PIN_10_STATUS_SHIFT                10

/* PIN_11_STATUS [11:11] - boolean */
#define IO_GPIO_DATA_PIN_11_STATUS_ALIGN                0
#define IO_GPIO_DATA_PIN_11_STATUS_BITS                 1
#define IO_GPIO_DATA_PIN_11_STATUS_MASK                 0x00000800UL
#define IO_GPIO_DATA_PIN_11_STATUS_SHIFT                11

/* PIN_12_STATUS [12:12] - boolean */
#define IO_GPIO_DATA_PIN_12_STATUS_ALIGN                0
#define IO_GPIO_DATA_PIN_12_STATUS_BITS                 1
#define IO_GPIO_DATA_PIN_12_STATUS_MASK                 0x00001000UL
#define IO_GPIO_DATA_PIN_12_STATUS_SHIFT                12

/* PIN_13_STATUS [13:13] - boolean */
#define IO_GPIO_DATA_PIN_13_STATUS_ALIGN                0
#define IO_GPIO_DATA_PIN_13_STATUS_BITS                 1
#define IO_GPIO_DATA_PIN_13_STATUS_MASK                 0x00002000UL
#define IO_GPIO_DATA_PIN_13_STATUS_SHIFT                13

/* PIN_14_STATUS [14:14] - boolean */
#define IO_GPIO_DATA_PIN_14_STATUS_ALIGN                0
#define IO_GPIO_DATA_PIN_14_STATUS_BITS                 1
#define IO_GPIO_DATA_PIN_14_STATUS_MASK                 0x00004000UL
#define IO_GPIO_DATA_PIN_14_STATUS_SHIFT                14

/* PIN_15_STATUS [15:15] - boolean */
#define IO_GPIO_DATA_PIN_15_STATUS_ALIGN                0
#define IO_GPIO_DATA_PIN_15_STATUS_BITS                 1
#define IO_GPIO_DATA_PIN_15_STATUS_MASK                 0x00008000UL
#define IO_GPIO_DATA_PIN_15_STATUS_SHIFT                15

/* PIN_0 [16:16] - boolean */
#define IO_GPIO_DATA_PIN_0_ALIGN                        0
#define IO_GPIO_DATA_PIN_0_BITS                         1
#define IO_GPIO_DATA_PIN_0_MASK                         0x00010000UL
#define IO_GPIO_DATA_PIN_0_SHIFT                        16

/* PIN_1 [17:17] - boolean */
#define IO_GPIO_DATA_PIN_1_ALIGN                        0
#define IO_GPIO_DATA_PIN_1_BITS                         1
#define IO_GPIO_DATA_PIN_1_MASK                         0x00020000UL
#define IO_GPIO_DATA_PIN_1_SHIFT                        17

/* PIN_2 [18:18] - boolean */
#define IO_GPIO_DATA_PIN_2_ALIGN                        0
#define IO_GPIO_DATA_PIN_2_BITS                         1
#define IO_GPIO_DATA_PIN_2_MASK                         0x00040000UL
#define IO_GPIO_DATA_PIN_2_SHIFT                        18

/* PIN_3 [19:19] - boolean */
#define IO_GPIO_DATA_PIN_3_ALIGN                        0
#define IO_GPIO_DATA_PIN_3_BITS                         1
#define IO_GPIO_DATA_PIN_3_MASK                         0x00080000UL
#define IO_GPIO_DATA_PIN_3_SHIFT                        19

/* PIN_4 [20:20] - boolean */
#define IO_GPIO_DATA_PIN_4_ALIGN                        0
#define IO_GPIO_DATA_PIN_4_BITS                         1
#define IO_GPIO_DATA_PIN_4_MASK                         0x00100000UL
#define IO_GPIO_DATA_PIN_4_SHIFT                        20

/* PIN_5 [21:21] - boolean */
#define IO_GPIO_DATA_PIN_5_ALIGN                        0
#define IO_GPIO_DATA_PIN_5_BITS                         1
#define IO_GPIO_DATA_PIN_5_MASK                         0x00200000UL
#define IO_GPIO_DATA_PIN_5_SHIFT                        21

/* PIN_6 [22:22] - boolean */
#define IO_GPIO_DATA_PIN_6_ALIGN                        0
#define IO_GPIO_DATA_PIN_6_BITS                         1
#define IO_GPIO_DATA_PIN_6_MASK                         0x00400000UL
#define IO_GPIO_DATA_PIN_6_SHIFT                        22

/* PIN_7 [23:23] - boolean */
#define IO_GPIO_DATA_PIN_7_ALIGN                        0
#define IO_GPIO_DATA_PIN_7_BITS                         1
#define IO_GPIO_DATA_PIN_7_MASK                         0x00800000UL
#define IO_GPIO_DATA_PIN_7_SHIFT                        23

/* PIN_8 [24:24] - boolean */
#define IO_GPIO_DATA_PIN_8_ALIGN                        0
#define IO_GPIO_DATA_PIN_8_BITS                         1
#define IO_GPIO_DATA_PIN_8_MASK                         0x01000000UL
#define IO_GPIO_DATA_PIN_8_SHIFT                        24

/* PIN_9 [25:25] - boolean */
#define IO_GPIO_DATA_PIN_9_ALIGN                        0
#define IO_GPIO_DATA_PIN_9_BITS                         1
#define IO_GPIO_DATA_PIN_9_MASK                         0x02000000UL
#define IO_GPIO_DATA_PIN_9_SHIFT                        25

/* PIN_10 [26:26] - boolean */
#define IO_GPIO_DATA_PIN_10_ALIGN                       0
#define IO_GPIO_DATA_PIN_10_BITS                        1
#define IO_GPIO_DATA_PIN_10_MASK                        0x04000000UL
#define IO_GPIO_DATA_PIN_10_SHIFT                       26

/* PIN_11 [27:27] - boolean */
#define IO_GPIO_DATA_PIN_11_ALIGN                       0
#define IO_GPIO_DATA_PIN_11_BITS                        1
#define IO_GPIO_DATA_PIN_11_MASK                        0x08000000UL
#define IO_GPIO_DATA_PIN_11_SHIFT                       27

/* PIN_12 [28:28] - boolean */
#define IO_GPIO_DATA_PIN_12_ALIGN                       0
#define IO_GPIO_DATA_PIN_12_BITS                        1
#define IO_GPIO_DATA_PIN_12_MASK                        0x10000000UL
#define IO_GPIO_DATA_PIN_12_SHIFT                       28

/* PIN_13 [29:29] - boolean */
#define IO_GPIO_DATA_PIN_13_ALIGN                       0
#define IO_GPIO_DATA_PIN_13_BITS                        1
#define IO_GPIO_DATA_PIN_13_MASK                        0x20000000UL
#define IO_GPIO_DATA_PIN_13_SHIFT                       29

/* PIN_14 [30:30] - boolean */
#define IO_GPIO_DATA_PIN_14_ALIGN                       0
#define IO_GPIO_DATA_PIN_14_BITS                        1
#define IO_GPIO_DATA_PIN_14_MASK                        0x40000000UL
#define IO_GPIO_DATA_PIN_14_SHIFT                       30

/* PIN_15 [31:31] - boolean */
#define IO_GPIO_DATA_PIN_15_ALIGN                       0
#define IO_GPIO_DATA_PIN_15_BITS                        1
#define IO_GPIO_DATA_PIN_15_MASK                        0x80000000UL
#define IO_GPIO_DATA_PIN_15_SHIFT                       31

/**********************************************************************
 *CCE_Active_Lines
 **********************************************************************/
/* TOP_ACTIVE [15:00] - unsigned */
#define CCE_1_Active_Lines_TOP_ACTIVE_ALIGN             0
#define CCE_1_Active_Lines_TOP_ACTIVE_BITS              16
#define CCE_1_Active_Lines_TOP_ACTIVE_MASK              0x0000FFFFUL
#define CCE_1_Active_Lines_TOP_ACTIVE_SHIFT             0

/* BOT_ACTIVE [31:16] - unsigned */
#define CCE_1_Active_Lines_BOT_ACTIVE_ALIGN             0
#define CCE_1_Active_Lines_BOT_ACTIVE_BITS              16
#define CCE_1_Active_Lines_BOT_ACTIVE_MASK              0xFFFF0000UL
#define CCE_1_Active_Lines_BOT_ACTIVE_SHIFT             16

/**********************************************************************
 *CCE_Control
 **********************************************************************/
/* ENABLE_CLOSED_CAPTION [00:00] - boolean */
#define CCE_1_Control_ENABLE_CLOSED_CAPTION_ALIGN       0
#define CCE_1_Control_ENABLE_CLOSED_CAPTION_BITS        1
#define CCE_1_Control_ENABLE_CLOSED_CAPTION_MASK        0x00000001UL
#define CCE_1_Control_ENABLE_CLOSED_CAPTION_SHIFT       0
#define CCE_1_Control_ENABLE_CLOSED_CAPTION_DISABLED    0
#define CCE_1_Control_ENABLE_CLOSED_CAPTION_ENABLED     1

/* MODE [01:01] - boolean */
#define CCE_1_Control_MODE_ALIGN                        0
#define CCE_1_Control_MODE_BITS                         1
#define CCE_1_Control_MODE_MASK                         0x00000002UL
#define CCE_1_Control_MODE_SHIFT                        1
#define CCE_1_Control_MODE_SPLIT                        0
#define CCE_1_Control_MODE_SHARE                        1

/* ENABLE_TOP_INTERRUPT [02:02] - boolean */
#define CCE_1_Control_ENABLE_TOP_INTERRUPT_ALIGN        0
#define CCE_1_Control_ENABLE_TOP_INTERRUPT_BITS         1
#define CCE_1_Control_ENABLE_TOP_INTERRUPT_MASK         0x00000004UL
#define CCE_1_Control_ENABLE_TOP_INTERRUPT_SHIFT        2
#define CCE_1_Control_ENABLE_TOP_INTERRUPT_INACTIVE     0
#define CCE_1_Control_ENABLE_TOP_INTERRUPT_ACTIVE       1

/* ENABLE_BOT_INTERRUPT [03:03] - boolean */
#define CCE_1_Control_ENABLE_BOT_INTERRUPT_ALIGN        0
#define CCE_1_Control_ENABLE_BOT_INTERRUPT_BITS         1
#define CCE_1_Control_ENABLE_BOT_INTERRUPT_MASK         0x00000008UL
#define CCE_1_Control_ENABLE_BOT_INTERRUPT_SHIFT        3
#define CCE_1_Control_ENABLE_BOT_INTERRUPT_INACTIVE     0
#define CCE_1_Control_ENABLE_BOT_INTERRUPT_ACTIVE       1

/* SHIFT_DIRECTION [04:04] - boolean */
#define CCE_1_Control_SHIFT_DIRECTION_ALIGN             0
#define CCE_1_Control_SHIFT_DIRECTION_BITS              1
#define CCE_1_Control_SHIFT_DIRECTION_MASK              0x00000010UL
#define CCE_1_Control_SHIFT_DIRECTION_SHIFT             4
#define CCE_1_Control_SHIFT_DIRECTION_LSB2MSB           0
#define CCE_1_Control_SHIFT_DIRECTION_MSB2LSB           1

/* BYTE_SWAP [05:05] - boolean */
#define CCE_1_Control_BYTE_SWAP_ALIGN                   0
#define CCE_1_Control_BYTE_SWAP_BITS                    1
#define CCE_1_Control_BYTE_SWAP_MASK                    0x00000020UL
#define CCE_1_Control_BYTE_SWAP_SHIFT                   5
#define CCE_1_Control_BYTE_SWAP_LITTLE_ENDIAN           0
#define CCE_1_Control_BYTE_SWAP_BIG_ENDIAN              1

/* VIDEO_FORMAT [06:06] - boolean */
#define CCE_1_Control_VIDEO_FORMAT_ALIGN                0
#define CCE_1_Control_VIDEO_FORMAT_BITS                 1
#define CCE_1_Control_VIDEO_FORMAT_MASK                 0x00000040UL
#define CCE_1_Control_VIDEO_FORMAT_SHIFT                6
#define CCE_1_Control_VIDEO_FORMAT_NTSC                 0
#define CCE_1_Control_VIDEO_FORMAT_PAL                  1

/* HSYNC_EDGE [07:07] - boolean */
#define CCE_1_Control_HSYNC_EDGE_ALIGN                  0
#define CCE_1_Control_HSYNC_EDGE_BITS                   1
#define CCE_1_Control_HSYNC_EDGE_MASK                   0x00000080UL
#define CCE_1_Control_HSYNC_EDGE_SHIFT                  7
#define CCE_1_Control_HSYNC_EDGE_POSITIVE               0
#define CCE_1_Control_HSYNC_EDGE_NEGATIVE               1

/* NULL_CHARACTER [15:08] - unsigned */
#define CCE_1_Control_NULL_CHARACTER_ALIGN              0
#define CCE_1_Control_NULL_CHARACTER_BITS               8
#define CCE_1_Control_NULL_CHARACTER_MASK               0x0000FF00UL
#define CCE_1_Control_NULL_CHARACTER_SHIFT              8

/* VCOUNT_MODE [16:16] - boolean */
#define CCE_1_Control_VCOUNT_MODE_ALIGN                 0
#define CCE_1_Control_VCOUNT_MODE_BITS                  1
#define CCE_1_Control_VCOUNT_MODE_MASK                  0x00010000UL
#define CCE_1_Control_VCOUNT_MODE_SHIFT                 16
#define CCE_1_Control_VCOUNT_MODE_NORMAL                0
#define CCE_1_Control_VCOUNT_MODE_TEST                  1

/* BOT_FLD_STAT [17:17] - boolean */
#define CCE_1_Control_BOT_FLD_STAT_ALIGN                0
#define CCE_1_Control_BOT_FLD_STAT_BITS                 1
#define CCE_1_Control_BOT_FLD_STAT_MASK                 0x00020000UL
#define CCE_1_Control_BOT_FLD_STAT_SHIFT                17
#define CCE_1_Control_BOT_FLD_STAT_DATA_TRANSMITTED     0
#define CCE_1_Control_BOT_FLD_STAT_DATA_NOT_TRANSMITTED 1

/* TOP_FLD_STAT [18:18] - boolean */
#define CCE_1_Control_TOP_FLD_STAT_ALIGN                0
#define CCE_1_Control_TOP_FLD_STAT_BITS                 1
#define CCE_1_Control_TOP_FLD_STAT_MASK                 0x00040000UL
#define CCE_1_Control_TOP_FLD_STAT_SHIFT                18
#define CCE_1_Control_TOP_FLD_STAT_DATA_TRANSMITTED     0
#define CCE_1_Control_TOP_FLD_STAT_DATA_NOT_TRANSMITTED 1

/* reserved0 [31:19] -  */
#define CCE_1_Control_reserved0_ALIGN                   0
#define CCE_1_Control_reserved0_BITS                    13
#define CCE_1_Control_reserved0_MASK                    0xFFF80000UL
#define CCE_1_Control_reserved0_SHIFT                   19

/**********************************************************************
 *CCE_Gain_Offset
 **********************************************************************/
/* OFFSET [07:00] - unsigned */
#define CCE_1_Gain_Offset_OFFSET_ALIGN                  0
#define CCE_1_Gain_Offset_OFFSET_BITS                   8
#define CCE_1_Gain_Offset_OFFSET_MASK                   0x000000FFUL
#define CCE_1_Gain_Offset_OFFSET_SHIFT                  0

/* GAIN [15:08] - unsigned */
#define CCE_1_Gain_Offset_GAIN_ALIGN                    0
#define CCE_1_Gain_Offset_GAIN_BITS                     8
#define CCE_1_Gain_Offset_GAIN_MASK                     0x0000FF00UL
#define CCE_1_Gain_Offset_GAIN_SHIFT                    8

/* DELAY_COUNT [23:16] - unsigned */
#define CCE_1_Gain_Offset_DELAY_COUNT_ALIGN             0
#define CCE_1_Gain_Offset_DELAY_COUNT_BITS              8
#define CCE_1_Gain_Offset_DELAY_COUNT_MASK              0x00FF0000UL
#define CCE_1_Gain_Offset_DELAY_COUNT_SHIFT             16

/* reserved0 [31:24] -  */
#define CCE_1_Gain_Offset_reserved0_ALIGN               0
#define CCE_1_Gain_Offset_reserved0_BITS                8
#define CCE_1_Gain_Offset_reserved0_MASK                0xFF000000UL
#define CCE_1_Gain_Offset_reserved0_SHIFT               24

/**********************************************************************
 *CCE_Soft_Reset
 **********************************************************************/
/* CLOSED_CAPTION_RESET [31:00] - unsigned */
#define CCE_1_Soft_Reset_CLOSED_CAPTION_RESET_ALIGN     0
#define CCE_1_Soft_Reset_CLOSED_CAPTION_RESET_BITS      32
#define CCE_1_Soft_Reset_CLOSED_CAPTION_RESET_MASK      0xFFFFFFFFUL
#define CCE_1_Soft_Reset_CLOSED_CAPTION_RESET_SHIFT     0

/**********************************************************************
 *CCE_Data0
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_1_Data0_BYTE0_ALIGN                         0
#define CCE_1_Data0_BYTE0_BITS                          8
#define CCE_1_Data0_BYTE0_MASK                          0x000000FFUL
#define CCE_1_Data0_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_1_Data0_BYTE1_ALIGN                         0
#define CCE_1_Data0_BYTE1_BITS                          8
#define CCE_1_Data0_BYTE1_MASK                          0x0000FF00UL
#define CCE_1_Data0_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_1_Data0_BYTE2_ALIGN                         0
#define CCE_1_Data0_BYTE2_BITS                          8
#define CCE_1_Data0_BYTE2_MASK                          0x00FF0000UL
#define CCE_1_Data0_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_1_Data0_BYTE3_ALIGN                         0
#define CCE_1_Data0_BYTE3_BITS                          8
#define CCE_1_Data0_BYTE3_MASK                          0xFF000000UL
#define CCE_1_Data0_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data1
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_1_Data1_BYTE0_ALIGN                         0
#define CCE_1_Data1_BYTE0_BITS                          8
#define CCE_1_Data1_BYTE0_MASK                          0x000000FFUL
#define CCE_1_Data1_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_1_Data1_BYTE1_ALIGN                         0
#define CCE_1_Data1_BYTE1_BITS                          8
#define CCE_1_Data1_BYTE1_MASK                          0x0000FF00UL
#define CCE_1_Data1_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_1_Data1_BYTE2_ALIGN                         0
#define CCE_1_Data1_BYTE2_BITS                          8
#define CCE_1_Data1_BYTE2_MASK                          0x00FF0000UL
#define CCE_1_Data1_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_1_Data1_BYTE3_ALIGN                         0
#define CCE_1_Data1_BYTE3_BITS                          8
#define CCE_1_Data1_BYTE3_MASK                          0xFF000000UL
#define CCE_1_Data1_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data2
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_1_Data2_BYTE0_ALIGN                         0
#define CCE_1_Data2_BYTE0_BITS                          8
#define CCE_1_Data2_BYTE0_MASK                          0x000000FFUL
#define CCE_1_Data2_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_1_Data2_BYTE1_ALIGN                         0
#define CCE_1_Data2_BYTE1_BITS                          8
#define CCE_1_Data2_BYTE1_MASK                          0x0000FF00UL
#define CCE_1_Data2_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_1_Data2_BYTE2_ALIGN                         0
#define CCE_1_Data2_BYTE2_BITS                          8
#define CCE_1_Data2_BYTE2_MASK                          0x00FF0000UL
#define CCE_1_Data2_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_1_Data2_BYTE3_ALIGN                         0
#define CCE_1_Data2_BYTE3_BITS                          8
#define CCE_1_Data2_BYTE3_MASK                          0xFF000000UL
#define CCE_1_Data2_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data3
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_1_Data3_BYTE0_ALIGN                         0
#define CCE_1_Data3_BYTE0_BITS                          8
#define CCE_1_Data3_BYTE0_MASK                          0x000000FFUL
#define CCE_1_Data3_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_1_Data3_BYTE1_ALIGN                         0
#define CCE_1_Data3_BYTE1_BITS                          8
#define CCE_1_Data3_BYTE1_MASK                          0x0000FF00UL
#define CCE_1_Data3_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_1_Data3_BYTE2_ALIGN                         0
#define CCE_1_Data3_BYTE2_BITS                          8
#define CCE_1_Data3_BYTE2_MASK                          0x00FF0000UL
#define CCE_1_Data3_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_1_Data3_BYTE3_ALIGN                         0
#define CCE_1_Data3_BYTE3_BITS                          8
#define CCE_1_Data3_BYTE3_MASK                          0xFF000000UL
#define CCE_1_Data3_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data4
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_1_Data4_BYTE0_ALIGN                         0
#define CCE_1_Data4_BYTE0_BITS                          8
#define CCE_1_Data4_BYTE0_MASK                          0x000000FFUL
#define CCE_1_Data4_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_1_Data4_BYTE1_ALIGN                         0
#define CCE_1_Data4_BYTE1_BITS                          8
#define CCE_1_Data4_BYTE1_MASK                          0x0000FF00UL
#define CCE_1_Data4_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_1_Data4_BYTE2_ALIGN                         0
#define CCE_1_Data4_BYTE2_BITS                          8
#define CCE_1_Data4_BYTE2_MASK                          0x00FF0000UL
#define CCE_1_Data4_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_1_Data4_BYTE3_ALIGN                         0
#define CCE_1_Data4_BYTE3_BITS                          8
#define CCE_1_Data4_BYTE3_MASK                          0xFF000000UL
#define CCE_1_Data4_BYTE3_SHIFT                         24

/**********************************************************************
 *CCE_Data5
 **********************************************************************/
/* BYTE0 [07:00] - unsigned */
#define CCE_1_Data5_BYTE0_ALIGN                         0
#define CCE_1_Data5_BYTE0_BITS                          8
#define CCE_1_Data5_BYTE0_MASK                          0x000000FFUL
#define CCE_1_Data5_BYTE0_SHIFT                         0

/* BYTE1 [15:08] - unsigned */
#define CCE_1_Data5_BYTE1_ALIGN                         0
#define CCE_1_Data5_BYTE1_BITS                          8
#define CCE_1_Data5_BYTE1_MASK                          0x0000FF00UL
#define CCE_1_Data5_BYTE1_SHIFT                         8

/* BYTE2 [23:16] - unsigned */
#define CCE_1_Data5_BYTE2_ALIGN                         0
#define CCE_1_Data5_BYTE2_BITS                          8
#define CCE_1_Data5_BYTE2_MASK                          0x00FF0000UL
#define CCE_1_Data5_BYTE2_SHIFT                         16

/* BYTE3 [31:24] - unsigned */
#define CCE_1_Data5_BYTE3_ALIGN                         0
#define CCE_1_Data5_BYTE3_BITS                          8
#define CCE_1_Data5_BYTE3_MASK                          0xFF000000UL
#define CCE_1_Data5_BYTE3_SHIFT                         24

/**********************************************************************
 *TTE_reset
 **********************************************************************/
/* reset [31:00] - unsigned */
#define TTE_1_reset_reset_ALIGN                         0
#define TTE_1_reset_reset_BITS                          32
#define TTE_1_reset_reset_MASK                          0xFFFFFFFFUL
#define TTE_1_reset_reset_SHIFT                         0

/**********************************************************************
 *TTE_status
 **********************************************************************/
/* data_sent_tf [00:00] - boolean */
#define TTE_1_status_data_sent_tf_ALIGN                 0
#define TTE_1_status_data_sent_tf_BITS                  1
#define TTE_1_status_data_sent_tf_MASK                  0x00000001UL
#define TTE_1_status_data_sent_tf_SHIFT                 0

/* data_sent_bf [01:01] - boolean */
#define TTE_1_status_data_sent_bf_ALIGN                 0
#define TTE_1_status_data_sent_bf_BITS                  1
#define TTE_1_status_data_sent_bf_MASK                  0x00000002UL
#define TTE_1_status_data_sent_bf_SHIFT                 1

/* reserved0 [31:02] -  */
#define TTE_1_status_reserved0_ALIGN                    0
#define TTE_1_status_reserved0_BITS                     30
#define TTE_1_status_reserved0_MASK                     0xFFFFFFFCUL
#define TTE_1_status_reserved0_SHIFT                    2

/**********************************************************************
 *TTE_control
 **********************************************************************/
/* enable_tf [00:00] - boolean */
#define TTE_1_control_enable_tf_ALIGN                   0
#define TTE_1_control_enable_tf_BITS                    1
#define TTE_1_control_enable_tf_MASK                    0x00000001UL
#define TTE_1_control_enable_tf_SHIFT                   0

/* enable_bf [01:01] - boolean */
#define TTE_1_control_enable_bf_ALIGN                   0
#define TTE_1_control_enable_bf_BITS                    1
#define TTE_1_control_enable_bf_MASK                    0x00000002UL
#define TTE_1_control_enable_bf_SHIFT                   1

/* shift_direction [02:02] - boolean */
#define TTE_1_control_shift_direction_ALIGN             0
#define TTE_1_control_shift_direction_BITS              1
#define TTE_1_control_shift_direction_MASK              0x00000004UL
#define TTE_1_control_shift_direction_SHIFT             2
#define TTE_1_control_shift_direction_LSBToMSB          0
#define TTE_1_control_shift_direction_MSBToLSB          1

/* teletext_mode [03:03] - boolean */
#define TTE_1_control_teletext_mode_ALIGN               0
#define TTE_1_control_teletext_mode_BITS                1
#define TTE_1_control_teletext_mode_MASK                0x00000008UL
#define TTE_1_control_teletext_mode_SHIFT               3
#define TTE_1_control_teletext_mode_ETSTeletext         0
#define TTE_1_control_teletext_mode_NABTS               1

/* start_delay [09:04] - unsigned */
#define TTE_1_control_start_delay_ALIGN                 0
#define TTE_1_control_start_delay_BITS                  6
#define TTE_1_control_start_delay_MASK                  0x000003F0UL
#define TTE_1_control_start_delay_SHIFT                 4

/* interrupt_enable_tf [10:10] - boolean */
#define TTE_1_control_interrupt_enable_tf_ALIGN         0
#define TTE_1_control_interrupt_enable_tf_BITS          1
#define TTE_1_control_interrupt_enable_tf_MASK          0x00000400UL
#define TTE_1_control_interrupt_enable_tf_SHIFT         10

/* interrupt_enable_bf [11:11] - boolean */
#define TTE_1_control_interrupt_enable_bf_ALIGN         0
#define TTE_1_control_interrupt_enable_bf_BITS          1
#define TTE_1_control_interrupt_enable_bf_MASK          0x00000800UL
#define TTE_1_control_interrupt_enable_bf_SHIFT         11

/* hw_null_pointer [12:12] - boolean */
#define TTE_1_control_hw_null_pointer_ALIGN             0
#define TTE_1_control_hw_null_pointer_BITS              1
#define TTE_1_control_hw_null_pointer_MASK              0x00001000UL
#define TTE_1_control_hw_null_pointer_SHIFT             12
#define TTE_1_control_hw_null_pointer_SW                0
#define TTE_1_control_hw_null_pointer_HW                1

/* constant_phase [13:13] - boolean */
#define TTE_1_control_constant_phase_ALIGN              0
#define TTE_1_control_constant_phase_BITS               1
#define TTE_1_control_constant_phase_MASK               0x00002000UL
#define TTE_1_control_constant_phase_SHIFT              13

/* pass_through [14:14] - boolean */
#define TTE_1_control_pass_through_ALIGN                0
#define TTE_1_control_pass_through_BITS                 1
#define TTE_1_control_pass_through_MASK                 0x00004000UL
#define TTE_1_control_pass_through_SHIFT                14

/* half_speed [15:15] - boolean */
#define TTE_1_control_half_speed_ALIGN                  0
#define TTE_1_control_half_speed_BITS                   1
#define TTE_1_control_half_speed_MASK                   0x00008000UL
#define TTE_1_control_half_speed_SHIFT                  15

/* hsync_polarity [16:16] - boolean */
#define TTE_1_control_hsync_polarity_ALIGN              0
#define TTE_1_control_hsync_polarity_BITS               1
#define TTE_1_control_hsync_polarity_MASK               0x00010000UL
#define TTE_1_control_hsync_polarity_SHIFT              16

/* reserved0 [31:17] -  */
#define TTE_1_control_reserved0_ALIGN                   0
#define TTE_1_control_reserved0_BITS                    15
#define TTE_1_control_reserved0_MASK                    0xFFFE0000UL
#define TTE_1_control_reserved0_SHIFT                   17

/**********************************************************************
 *TTE_lines_active
 **********************************************************************/
/* length_tf [03:00] - unsigned */
#define TTE_1_lines_active_length_tf_ALIGN              0
#define TTE_1_lines_active_length_tf_BITS               4
#define TTE_1_lines_active_length_tf_MASK               0x0000000FUL
#define TTE_1_lines_active_length_tf_SHIFT              0

/* startline_tf [08:04] - unsigned */
#define TTE_1_lines_active_startline_tf_ALIGN           0
#define TTE_1_lines_active_startline_tf_BITS            5
#define TTE_1_lines_active_startline_tf_MASK            0x000001F0UL
#define TTE_1_lines_active_startline_tf_SHIFT           4

/* reserved0 [15:09] -  */
#define TTE_1_lines_active_reserved0_ALIGN              0
#define TTE_1_lines_active_reserved0_BITS               7
#define TTE_1_lines_active_reserved0_MASK               0x0000FE00UL
#define TTE_1_lines_active_reserved0_SHIFT              9

/* length_bf [19:16] - unsigned */
#define TTE_1_lines_active_length_bf_ALIGN              0
#define TTE_1_lines_active_length_bf_BITS               4
#define TTE_1_lines_active_length_bf_MASK               0x000F0000UL
#define TTE_1_lines_active_length_bf_SHIFT              16

/* startline_bf [24:20] - unsigned */
#define TTE_1_lines_active_startline_bf_ALIGN           0
#define TTE_1_lines_active_startline_bf_BITS            5
#define TTE_1_lines_active_startline_bf_MASK            0x01F00000UL
#define TTE_1_lines_active_startline_bf_SHIFT           20

/* reserved1 [31:25] -  */
#define TTE_1_lines_active_reserved1_ALIGN              0
#define TTE_1_lines_active_reserved1_BITS               7
#define TTE_1_lines_active_reserved1_MASK               0xFE000000UL
#define TTE_1_lines_active_reserved1_SHIFT              25

/**********************************************************************
 *TTE_read_address_top
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTE_1_read_address_top_SlabAddress_ALIGN        0
#define TTE_1_read_address_top_SlabAddress_BITS         32
#define TTE_1_read_address_top_SlabAddress_MASK         0xFFFFFFFFUL
#define TTE_1_read_address_top_SlabAddress_SHIFT        0

/**********************************************************************
 *TTE_read_address_bottom
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTE_1_read_address_bottom_SlabAddress_ALIGN     0
#define TTE_1_read_address_bottom_SlabAddress_BITS      32
#define TTE_1_read_address_bottom_SlabAddress_MASK      0xFFFFFFFFUL
#define TTE_1_read_address_bottom_SlabAddress_SHIFT     0

/**********************************************************************
 *TTE_null_address
 **********************************************************************/
/* SlabAddress [31:00] - unsigned */
#define TTE_1_null_address_SlabAddress_ALIGN            0
#define TTE_1_null_address_SlabAddress_BITS             32
#define TTE_1_null_address_SlabAddress_MASK             0xFFFFFFFFUL
#define TTE_1_null_address_SlabAddress_SHIFT            0

/**********************************************************************
 *TTE_output_format
 **********************************************************************/
/* black_level [07:00] - unsigned */
#define TTE_1_output_format_black_level_ALIGN           0
#define TTE_1_output_format_black_level_BITS            8
#define TTE_1_output_format_black_level_MASK            0x000000FFUL
#define TTE_1_output_format_black_level_SHIFT           0

/* output_attenuation [15:08] - unsigned */
#define TTE_1_output_format_output_attenuation_ALIGN    0
#define TTE_1_output_format_output_attenuation_BITS     8
#define TTE_1_output_format_output_attenuation_MASK     0x0000FF00UL
#define TTE_1_output_format_output_attenuation_SHIFT    8

/* line_size [25:16] - unsigned */
#define TTE_1_output_format_line_size_ALIGN             0
#define TTE_1_output_format_line_size_BITS              10
#define TTE_1_output_format_line_size_MASK              0x03FF0000UL
#define TTE_1_output_format_line_size_SHIFT             16

/* reserved0 [31:26] -  */
#define TTE_1_output_format_reserved0_ALIGN             0
#define TTE_1_output_format_reserved0_BITS              6
#define TTE_1_output_format_reserved0_MASK              0xFC000000UL
#define TTE_1_output_format_reserved0_SHIFT             26

/**********************************************************************
 *VEC_REVID
 **********************************************************************/
/* REVID [07:00] - unsigned */
#define VEC_1_REVID_REVID_ALIGN                         0
#define VEC_1_REVID_REVID_BITS                          8
#define VEC_1_REVID_REVID_MASK                          0x000000FFUL
#define VEC_1_REVID_REVID_SHIFT                         0

/* reserved0 [31:08] -  */
#define VEC_1_REVID_reserved0_ALIGN                     0
#define VEC_1_REVID_reserved0_BITS                      24
#define VEC_1_REVID_reserved0_MASK                      0xFFFFFF00UL
#define VEC_1_REVID_reserved0_SHIFT                     8

/**********************************************************************
 *VEC_CONFIG0
 **********************************************************************/
/* STD [01:00] - unsigned */
#define VEC_1_CONFIG0_STD_ALIGN                         0
#define VEC_1_CONFIG0_STD_BITS                          2
#define VEC_1_CONFIG0_STD_MASK                          0x00000003UL
#define VEC_1_CONFIG0_STD_SHIFT                         0
#define VEC_1_CONFIG0_STD_NTSC                          0
#define VEC_1_CONFIG0_STD_PAL_BDGHI                     1
#define VEC_1_CONFIG0_STD_PAL_M                         2
#define VEC_1_CONFIG0_STD_PAL_N                         3

/* YCDIS [02:02] - boolean */
#define VEC_1_CONFIG0_YCDIS_ALIGN                       0
#define VEC_1_CONFIG0_YCDIS_BITS                        1
#define VEC_1_CONFIG0_YCDIS_MASK                        0x00000004UL
#define VEC_1_CONFIG0_YCDIS_SHIFT                       2

/* RAMPEN [03:03] - boolean */
#define VEC_1_CONFIG0_RAMPEN_ALIGN                      0
#define VEC_1_CONFIG0_RAMPEN_BITS                       1
#define VEC_1_CONFIG0_RAMPEN_MASK                       0x00000008UL
#define VEC_1_CONFIG0_RAMPEN_SHIFT                      3

/* YCDELAY [04:04] - boolean */
#define VEC_1_CONFIG0_YCDELAY_ALIGN                     0
#define VEC_1_CONFIG0_YCDELAY_BITS                      1
#define VEC_1_CONFIG0_YCDELAY_MASK                      0x00000010UL
#define VEC_1_CONFIG0_YCDELAY_SHIFT                     4

/* GENLKEN [05:05] - boolean */
#define VEC_1_CONFIG0_GENLKEN_ALIGN                     0
#define VEC_1_CONFIG0_GENLKEN_BITS                      1
#define VEC_1_CONFIG0_GENLKEN_MASK                      0x00000020UL
#define VEC_1_CONFIG0_GENLKEN_SHIFT                     5

/* PENDEN [06:06] - boolean */
#define VEC_1_CONFIG0_PENDEN_ALIGN                      0
#define VEC_1_CONFIG0_PENDEN_BITS                       1
#define VEC_1_CONFIG0_PENDEN_MASK                       0x00000040UL
#define VEC_1_CONFIG0_PENDEN_SHIFT                      6

/* CHRDIS [07:07] - boolean */
#define VEC_1_CONFIG0_CHRDIS_ALIGN                      0
#define VEC_1_CONFIG0_CHRDIS_BITS                       1
#define VEC_1_CONFIG0_CHRDIS_MASK                       0x00000080UL
#define VEC_1_CONFIG0_CHRDIS_SHIFT                      7

/* BURDIS [08:08] - boolean */
#define VEC_1_CONFIG0_BURDIS_ALIGN                      0
#define VEC_1_CONFIG0_BURDIS_BITS                       1
#define VEC_1_CONFIG0_BURDIS_MASK                       0x00000100UL
#define VEC_1_CONFIG0_BURDIS_SHIFT                      8

/* SYNCDIS [09:09] - boolean */
#define VEC_1_CONFIG0_SYNCDIS_ALIGN                     0
#define VEC_1_CONFIG0_SYNCDIS_BITS                      1
#define VEC_1_CONFIG0_SYNCDIS_MASK                      0x00000200UL
#define VEC_1_CONFIG0_SYNCDIS_SHIFT                     9

/* CHRBW [11:10] - unsigned */
#define VEC_1_CONFIG0_CHRBW_ALIGN                       0
#define VEC_1_CONFIG0_CHRBW_BITS                        2
#define VEC_1_CONFIG0_CHRBW_MASK                        0x00000C00UL
#define VEC_1_CONFIG0_CHRBW_SHIFT                       10
#define VEC_1_CONFIG0_CHRBW_BW_0_65                     0
#define VEC_1_CONFIG0_CHRBW_BW_1_30                     1
#define VEC_1_CONFIG0_CHRBW_BW_BYPASS                   2
#define VEC_1_CONFIG0_CHRBW_BW_1_30_b                   3

/* reserved0 [31:12] -  */
#define VEC_1_CONFIG0_reserved0_ALIGN                   0
#define VEC_1_CONFIG0_reserved0_BITS                    20
#define VEC_1_CONFIG0_reserved0_MASK                    0xFFFFF000UL
#define VEC_1_CONFIG0_reserved0_SHIFT                   12

/**********************************************************************
 *VEC_SCHPH
 **********************************************************************/
/* SCHPH [07:00] - unsigned */
#define VEC_1_SCHPH_SCHPH_ALIGN                         0
#define VEC_1_SCHPH_SCHPH_BITS                          8
#define VEC_1_SCHPH_SCHPH_MASK                          0x000000FFUL
#define VEC_1_SCHPH_SCHPH_SHIFT                         0

/* reserved0 [31:08] -  */
#define VEC_1_SCHPH_reserved0_ALIGN                     0
#define VEC_1_SCHPH_reserved0_BITS                      24
#define VEC_1_SCHPH_reserved0_MASK                      0xFFFFFF00UL
#define VEC_1_SCHPH_reserved0_SHIFT                     8

/**********************************************************************
 *VEC_CPS01_CPS23
 **********************************************************************/
/* CPS3 [03:00] - unsigned */
#define VEC_1_CPS01_CPS23_CPS3_ALIGN                    0
#define VEC_1_CPS01_CPS23_CPS3_BITS                     4
#define VEC_1_CPS01_CPS23_CPS3_MASK                     0x0000000FUL
#define VEC_1_CPS01_CPS23_CPS3_SHIFT                    0

/* CPS2 [07:04] - unsigned */
#define VEC_1_CPS01_CPS23_CPS2_ALIGN                    0
#define VEC_1_CPS01_CPS23_CPS2_BITS                     4
#define VEC_1_CPS01_CPS23_CPS2_MASK                     0x000000F0UL
#define VEC_1_CPS01_CPS23_CPS2_SHIFT                    4

/* CPS1 [11:08] - unsigned */
#define VEC_1_CPS01_CPS23_CPS1_ALIGN                    0
#define VEC_1_CPS01_CPS23_CPS1_BITS                     4
#define VEC_1_CPS01_CPS23_CPS1_MASK                     0x00000F00UL
#define VEC_1_CPS01_CPS23_CPS1_SHIFT                    8

/* CPS0 [15:12] - unsigned */
#define VEC_1_CPS01_CPS23_CPS0_ALIGN                    0
#define VEC_1_CPS01_CPS23_CPS0_BITS                     4
#define VEC_1_CPS01_CPS23_CPS0_MASK                     0x0000F000UL
#define VEC_1_CPS01_CPS23_CPS0_SHIFT                    12

/* reserved0 [31:16] -  */
#define VEC_1_CPS01_CPS23_reserved0_ALIGN               0
#define VEC_1_CPS01_CPS23_reserved0_BITS                16
#define VEC_1_CPS01_CPS23_reserved0_MASK                0xFFFF0000UL
#define VEC_1_CPS01_CPS23_reserved0_SHIFT               16

/**********************************************************************
 *VEC_CPS45_CPS67
 **********************************************************************/
/* CPS7 [03:00] - unsigned */
#define VEC_1_CPS45_CPS67_CPS7_ALIGN                    0
#define VEC_1_CPS45_CPS67_CPS7_BITS                     4
#define VEC_1_CPS45_CPS67_CPS7_MASK                     0x0000000FUL
#define VEC_1_CPS45_CPS67_CPS7_SHIFT                    0

/* CPS6 [07:04] - unsigned */
#define VEC_1_CPS45_CPS67_CPS6_ALIGN                    0
#define VEC_1_CPS45_CPS67_CPS6_BITS                     4
#define VEC_1_CPS45_CPS67_CPS6_MASK                     0x000000F0UL
#define VEC_1_CPS45_CPS67_CPS6_SHIFT                    4

/* CPS5 [11:08] - unsigned */
#define VEC_1_CPS45_CPS67_CPS5_ALIGN                    0
#define VEC_1_CPS45_CPS67_CPS5_BITS                     4
#define VEC_1_CPS45_CPS67_CPS5_MASK                     0x00000F00UL
#define VEC_1_CPS45_CPS67_CPS5_SHIFT                    8

/* CPS4 [15:12] - unsigned */
#define VEC_1_CPS45_CPS67_CPS4_ALIGN                    0
#define VEC_1_CPS45_CPS67_CPS4_BITS                     4
#define VEC_1_CPS45_CPS67_CPS4_MASK                     0x0000F000UL
#define VEC_1_CPS45_CPS67_CPS4_SHIFT                    12

/* reserved0 [31:16] -  */
#define VEC_1_CPS45_CPS67_reserved0_ALIGN               0
#define VEC_1_CPS45_CPS67_reserved0_BITS                16
#define VEC_1_CPS45_CPS67_reserved0_MASK                0xFFFF0000UL
#define VEC_1_CPS45_CPS67_reserved0_SHIFT               16

/**********************************************************************
 *VEC_CPS89_CPS1011
 **********************************************************************/
/* CPS11 [03:00] - unsigned */
#define VEC_1_CPS89_CPS1011_CPS11_ALIGN                 0
#define VEC_1_CPS89_CPS1011_CPS11_BITS                  4
#define VEC_1_CPS89_CPS1011_CPS11_MASK                  0x0000000FUL
#define VEC_1_CPS89_CPS1011_CPS11_SHIFT                 0

/* CPS10 [07:04] - unsigned */
#define VEC_1_CPS89_CPS1011_CPS10_ALIGN                 0
#define VEC_1_CPS89_CPS1011_CPS10_BITS                  4
#define VEC_1_CPS89_CPS1011_CPS10_MASK                  0x000000F0UL
#define VEC_1_CPS89_CPS1011_CPS10_SHIFT                 4

/* CPS9 [11:08] - unsigned */
#define VEC_1_CPS89_CPS1011_CPS9_ALIGN                  0
#define VEC_1_CPS89_CPS1011_CPS9_BITS                   4
#define VEC_1_CPS89_CPS1011_CPS9_MASK                   0x00000F00UL
#define VEC_1_CPS89_CPS1011_CPS9_SHIFT                  8

/* CPS8 [15:12] - unsigned */
#define VEC_1_CPS89_CPS1011_CPS8_ALIGN                  0
#define VEC_1_CPS89_CPS1011_CPS8_BITS                   4
#define VEC_1_CPS89_CPS1011_CPS8_MASK                   0x0000F000UL
#define VEC_1_CPS89_CPS1011_CPS8_SHIFT                  12

/* reserved0 [31:16] -  */
#define VEC_1_CPS89_CPS1011_reserved0_ALIGN             0
#define VEC_1_CPS89_CPS1011_reserved0_BITS              16
#define VEC_1_CPS89_CPS1011_reserved0_MASK              0xFFFF0000UL
#define VEC_1_CPS89_CPS1011_reserved0_SHIFT             16

/**********************************************************************
 *VEC_CPS1213_CPS1415
 **********************************************************************/
/* CPS15 [03:00] - unsigned */
#define VEC_1_CPS1213_CPS1415_CPS15_ALIGN               0
#define VEC_1_CPS1213_CPS1415_CPS15_BITS                4
#define VEC_1_CPS1213_CPS1415_CPS15_MASK                0x0000000FUL
#define VEC_1_CPS1213_CPS1415_CPS15_SHIFT               0

/* CPS14 [07:04] - unsigned */
#define VEC_1_CPS1213_CPS1415_CPS14_ALIGN               0
#define VEC_1_CPS1213_CPS1415_CPS14_BITS                4
#define VEC_1_CPS1213_CPS1415_CPS14_MASK                0x000000F0UL
#define VEC_1_CPS1213_CPS1415_CPS14_SHIFT               4

/* CPS13 [11:08] - unsigned */
#define VEC_1_CPS1213_CPS1415_CPS13_ALIGN               0
#define VEC_1_CPS1213_CPS1415_CPS13_BITS                4
#define VEC_1_CPS1213_CPS1415_CPS13_MASK                0x00000F00UL
#define VEC_1_CPS1213_CPS1415_CPS13_SHIFT               8

/* CPS12 [15:12] - unsigned */
#define VEC_1_CPS1213_CPS1415_CPS12_ALIGN               0
#define VEC_1_CPS1213_CPS1415_CPS12_BITS                4
#define VEC_1_CPS1213_CPS1415_CPS12_MASK                0x0000F000UL
#define VEC_1_CPS1213_CPS1415_CPS12_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_1_CPS1213_CPS1415_reserved0_ALIGN           0
#define VEC_1_CPS1213_CPS1415_reserved0_BITS            16
#define VEC_1_CPS1213_CPS1415_reserved0_MASK            0xFFFF0000UL
#define VEC_1_CPS1213_CPS1415_reserved0_SHIFT           16

/**********************************************************************
 *VEC_CPS1617_CPS1819
 **********************************************************************/
/* CPS19 [03:00] - unsigned */
#define VEC_1_CPS1617_CPS1819_CPS19_ALIGN               0
#define VEC_1_CPS1617_CPS1819_CPS19_BITS                4
#define VEC_1_CPS1617_CPS1819_CPS19_MASK                0x0000000FUL
#define VEC_1_CPS1617_CPS1819_CPS19_SHIFT               0

/* CPS18 [07:04] - unsigned */
#define VEC_1_CPS1617_CPS1819_CPS18_ALIGN               0
#define VEC_1_CPS1617_CPS1819_CPS18_BITS                4
#define VEC_1_CPS1617_CPS1819_CPS18_MASK                0x000000F0UL
#define VEC_1_CPS1617_CPS1819_CPS18_SHIFT               4

/* CPS17 [11:08] - unsigned */
#define VEC_1_CPS1617_CPS1819_CPS17_ALIGN               0
#define VEC_1_CPS1617_CPS1819_CPS17_BITS                4
#define VEC_1_CPS1617_CPS1819_CPS17_MASK                0x00000F00UL
#define VEC_1_CPS1617_CPS1819_CPS17_SHIFT               8

/* CPS16 [15:12] - unsigned */
#define VEC_1_CPS1617_CPS1819_CPS16_ALIGN               0
#define VEC_1_CPS1617_CPS1819_CPS16_BITS                4
#define VEC_1_CPS1617_CPS1819_CPS16_MASK                0x0000F000UL
#define VEC_1_CPS1617_CPS1819_CPS16_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_1_CPS1617_CPS1819_reserved0_ALIGN           0
#define VEC_1_CPS1617_CPS1819_reserved0_BITS            16
#define VEC_1_CPS1617_CPS1819_reserved0_MASK            0xFFFF0000UL
#define VEC_1_CPS1617_CPS1819_reserved0_SHIFT           16

/**********************************************************************
 *VEC_CPS2021_CPS2223
 **********************************************************************/
/* CPS23 [03:00] - unsigned */
#define VEC_1_CPS2021_CPS2223_CPS23_ALIGN               0
#define VEC_1_CPS2021_CPS2223_CPS23_BITS                4
#define VEC_1_CPS2021_CPS2223_CPS23_MASK                0x0000000FUL
#define VEC_1_CPS2021_CPS2223_CPS23_SHIFT               0

/* CPS22 [07:04] - unsigned */
#define VEC_1_CPS2021_CPS2223_CPS22_ALIGN               0
#define VEC_1_CPS2021_CPS2223_CPS22_BITS                4
#define VEC_1_CPS2021_CPS2223_CPS22_MASK                0x000000F0UL
#define VEC_1_CPS2021_CPS2223_CPS22_SHIFT               4

/* CPS21 [11:08] - unsigned */
#define VEC_1_CPS2021_CPS2223_CPS21_ALIGN               0
#define VEC_1_CPS2021_CPS2223_CPS21_BITS                4
#define VEC_1_CPS2021_CPS2223_CPS21_MASK                0x00000F00UL
#define VEC_1_CPS2021_CPS2223_CPS21_SHIFT               8

/* CPS20 [15:12] - unsigned */
#define VEC_1_CPS2021_CPS2223_CPS20_ALIGN               0
#define VEC_1_CPS2021_CPS2223_CPS20_BITS                4
#define VEC_1_CPS2021_CPS2223_CPS20_MASK                0x0000F000UL
#define VEC_1_CPS2021_CPS2223_CPS20_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_1_CPS2021_CPS2223_reserved0_ALIGN           0
#define VEC_1_CPS2021_CPS2223_reserved0_BITS            16
#define VEC_1_CPS2021_CPS2223_reserved0_MASK            0xFFFF0000UL
#define VEC_1_CPS2021_CPS2223_reserved0_SHIFT           16

/**********************************************************************
 *VEC_CPS2425_CPS2627
 **********************************************************************/
/* CPS27 [03:00] - unsigned */
#define VEC_1_CPS2425_CPS2627_CPS27_ALIGN               0
#define VEC_1_CPS2425_CPS2627_CPS27_BITS                4
#define VEC_1_CPS2425_CPS2627_CPS27_MASK                0x0000000FUL
#define VEC_1_CPS2425_CPS2627_CPS27_SHIFT               0

/* CPS26 [07:04] - unsigned */
#define VEC_1_CPS2425_CPS2627_CPS26_ALIGN               0
#define VEC_1_CPS2425_CPS2627_CPS26_BITS                4
#define VEC_1_CPS2425_CPS2627_CPS26_MASK                0x000000F0UL
#define VEC_1_CPS2425_CPS2627_CPS26_SHIFT               4

/* CPS25 [11:08] - unsigned */
#define VEC_1_CPS2425_CPS2627_CPS25_ALIGN               0
#define VEC_1_CPS2425_CPS2627_CPS25_BITS                4
#define VEC_1_CPS2425_CPS2627_CPS25_MASK                0x00000F00UL
#define VEC_1_CPS2425_CPS2627_CPS25_SHIFT               8

/* CPS24 [15:12] - unsigned */
#define VEC_1_CPS2425_CPS2627_CPS24_ALIGN               0
#define VEC_1_CPS2425_CPS2627_CPS24_BITS                4
#define VEC_1_CPS2425_CPS2627_CPS24_MASK                0x0000F000UL
#define VEC_1_CPS2425_CPS2627_CPS24_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_1_CPS2425_CPS2627_reserved0_ALIGN           0
#define VEC_1_CPS2425_CPS2627_reserved0_BITS            16
#define VEC_1_CPS2425_CPS2627_reserved0_MASK            0xFFFF0000UL
#define VEC_1_CPS2425_CPS2627_reserved0_SHIFT           16

/**********************************************************************
 *VEC_CPS2829_CPS3031
 **********************************************************************/
/* CPS31 [03:00] - unsigned */
#define VEC_1_CPS2829_CPS3031_CPS31_ALIGN               0
#define VEC_1_CPS2829_CPS3031_CPS31_BITS                4
#define VEC_1_CPS2829_CPS3031_CPS31_MASK                0x0000000FUL
#define VEC_1_CPS2829_CPS3031_CPS31_SHIFT               0

/* CPS30 [07:04] - unsigned */
#define VEC_1_CPS2829_CPS3031_CPS30_ALIGN               0
#define VEC_1_CPS2829_CPS3031_CPS30_BITS                4
#define VEC_1_CPS2829_CPS3031_CPS30_MASK                0x000000F0UL
#define VEC_1_CPS2829_CPS3031_CPS30_SHIFT               4

/* CPS29 [11:08] - unsigned */
#define VEC_1_CPS2829_CPS3031_CPS29_ALIGN               0
#define VEC_1_CPS2829_CPS3031_CPS29_BITS                4
#define VEC_1_CPS2829_CPS3031_CPS29_MASK                0x00000F00UL
#define VEC_1_CPS2829_CPS3031_CPS29_SHIFT               8

/* CPS28 [15:12] - unsigned */
#define VEC_1_CPS2829_CPS3031_CPS28_ALIGN               0
#define VEC_1_CPS2829_CPS3031_CPS28_BITS                4
#define VEC_1_CPS2829_CPS3031_CPS28_MASK                0x0000F000UL
#define VEC_1_CPS2829_CPS3031_CPS28_SHIFT               12

/* reserved0 [31:16] -  */
#define VEC_1_CPS2829_CPS3031_reserved0_ALIGN           0
#define VEC_1_CPS2829_CPS3031_reserved0_BITS            16
#define VEC_1_CPS2829_CPS3031_reserved0_MASK            0xFFFF0000UL
#define VEC_1_CPS2829_CPS3031_reserved0_SHIFT           16

/**********************************************************************
 *VEC_CPS32_CPC
 **********************************************************************/
/* CPC1 [03:00] - unsigned */
#define VEC_1_CPS32_CPC_CPC1_ALIGN                      0
#define VEC_1_CPS32_CPC_CPC1_BITS                       4
#define VEC_1_CPS32_CPC_CPC1_MASK                       0x0000000FUL
#define VEC_1_CPS32_CPC_CPC1_SHIFT                      0

/* CPC0 [07:04] - unsigned */
#define VEC_1_CPS32_CPC_CPC0_ALIGN                      0
#define VEC_1_CPS32_CPC_CPC0_BITS                       4
#define VEC_1_CPS32_CPC_CPC0_MASK                       0x000000F0UL
#define VEC_1_CPS32_CPC_CPC0_SHIFT                      4

/* reserved0 [11:08] -  */
#define VEC_1_CPS32_CPC_reserved0_ALIGN                 0
#define VEC_1_CPS32_CPC_reserved0_BITS                  4
#define VEC_1_CPS32_CPC_reserved0_MASK                  0x00000F00UL
#define VEC_1_CPS32_CPC_reserved0_SHIFT                 8

/* CPS32 [15:12] - unsigned */
#define VEC_1_CPS32_CPC_CPS32_ALIGN                     0
#define VEC_1_CPS32_CPC_CPS32_BITS                      4
#define VEC_1_CPS32_CPC_CPS32_MASK                      0x0000F000UL
#define VEC_1_CPS32_CPC_CPS32_SHIFT                     12

/* reserved1 [31:16] -  */
#define VEC_1_CPS32_CPC_reserved1_ALIGN                 0
#define VEC_1_CPS32_CPC_reserved1_BITS                  16
#define VEC_1_CPS32_CPC_reserved1_MASK                  0xFFFF0000UL
#define VEC_1_CPS32_CPC_reserved1_SHIFT                 16

/**********************************************************************
 *VEC_CLMP0_START
 **********************************************************************/
/* CLMP0_START [10:00] - unsigned */
#define VEC_1_CLMP0_START_CLMP0_START_ALIGN             0
#define VEC_1_CLMP0_START_CLMP0_START_BITS              11
#define VEC_1_CLMP0_START_CLMP0_START_MASK              0x000007FFUL
#define VEC_1_CLMP0_START_CLMP0_START_SHIFT             0
#define VEC_1_CLMP0_START_CLMP0_START_MIN               1
#define VEC_1_CLMP0_START_CLMP0_START_MAX_NTSC_PALM     1716
#define VEC_1_CLMP0_START_CLMP0_START_MAX_PAL           1728

/* reserved0 [31:11] -  */
#define VEC_1_CLMP0_START_reserved0_ALIGN               0
#define VEC_1_CLMP0_START_reserved0_BITS                21
#define VEC_1_CLMP0_START_reserved0_MASK                0xFFFFF800UL
#define VEC_1_CLMP0_START_reserved0_SHIFT               11

/**********************************************************************
 *VEC_CLMP0_END
 **********************************************************************/
/* CLMP0_END [10:00] - unsigned */
#define VEC_1_CLMP0_END_CLMP0_END_ALIGN                 0
#define VEC_1_CLMP0_END_CLMP0_END_BITS                  11
#define VEC_1_CLMP0_END_CLMP0_END_MASK                  0x000007FFUL
#define VEC_1_CLMP0_END_CLMP0_END_SHIFT                 0
#define VEC_1_CLMP0_END_CLMP0_END_MIN                   1
#define VEC_1_CLMP0_END_CLMP0_END_MAX_NTSC_PALM         1716
#define VEC_1_CLMP0_END_CLMP0_END_MAX_PAL               1728

/* reserved0 [31:11] -  */
#define VEC_1_CLMP0_END_reserved0_ALIGN                 0
#define VEC_1_CLMP0_END_reserved0_BITS                  21
#define VEC_1_CLMP0_END_reserved0_MASK                  0xFFFFF800UL
#define VEC_1_CLMP0_END_reserved0_SHIFT                 11

/**********************************************************************
 *VEC_LP27_CTRL
 **********************************************************************/
/* reserved0 [00:00] -  */
#define VEC_1_LP27_CTRL_reserved0_ALIGN                 0
#define VEC_1_LP27_CTRL_reserved0_BITS                  1
#define VEC_1_LP27_CTRL_reserved0_MASK                  0x00000001UL
#define VEC_1_LP27_CTRL_reserved0_SHIFT                 0

/* LP27_FREEZE [01:01] - boolean */
#define VEC_1_LP27_CTRL_LP27_FREEZE_ALIGN               0
#define VEC_1_LP27_CTRL_LP27_FREEZE_BITS                1
#define VEC_1_LP27_CTRL_LP27_FREEZE_MASK                0x00000002UL
#define VEC_1_LP27_CTRL_LP27_FREEZE_SHIFT               1
#define VEC_1_LP27_CTRL_LP27_FREEZE_NORMAL              0
#define VEC_1_LP27_CTRL_LP27_FREEZE_FREEZE              1

/* USE_TEST_PHASE [02:02] - boolean */
#define VEC_1_LP27_CTRL_USE_TEST_PHASE_ALIGN            0
#define VEC_1_LP27_CTRL_USE_TEST_PHASE_BITS             1
#define VEC_1_LP27_CTRL_USE_TEST_PHASE_MASK             0x00000004UL
#define VEC_1_LP27_CTRL_USE_TEST_PHASE_SHIFT            2
#define VEC_1_LP27_CTRL_USE_TEST_PHASE_NORMAL           0
#define VEC_1_LP27_CTRL_USE_TEST_PHASE_TEST_PHASE       1

/* LP27_TEST_PHASE [04:03] - unsigned */
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_ALIGN           0
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_BITS            2
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_MASK            0x00000018UL
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_SHIFT           3
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_LEADING         0
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_ZERO            1
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_LAGGING         2
#define VEC_1_LP27_CTRL_LP27_TEST_PHASE_ZERO_2          3

/* LP27_SCALER [06:05] - unsigned */
#define VEC_1_LP27_CTRL_LP27_SCALER_ALIGN               0
#define VEC_1_LP27_CTRL_LP27_SCALER_BITS                2
#define VEC_1_LP27_CTRL_LP27_SCALER_MASK                0x00000060UL
#define VEC_1_LP27_CTRL_LP27_SCALER_SHIFT               5
#define VEC_1_LP27_CTRL_LP27_SCALER_FULL                0
#define VEC_1_LP27_CTRL_LP27_SCALER_ONE_OVER_16         1
#define VEC_1_LP27_CTRL_LP27_SCALER_ONE_OVER_256        2
#define VEC_1_LP27_CTRL_LP27_SCALER_ONE_OVER_4096       3

/* LP27_RST [07:07] - boolean */
#define VEC_1_LP27_CTRL_LP27_RST_ALIGN                  0
#define VEC_1_LP27_CTRL_LP27_RST_BITS                   1
#define VEC_1_LP27_CTRL_LP27_RST_MASK                   0x00000080UL
#define VEC_1_LP27_CTRL_LP27_RST_SHIFT                  7
#define VEC_1_LP27_CTRL_LP27_RST_NORMAL                 0
#define VEC_1_LP27_CTRL_LP27_RST_RESET                  1

/* reserved1 [11:08] -  */
#define VEC_1_LP27_CTRL_reserved1_ALIGN                 0
#define VEC_1_LP27_CTRL_reserved1_BITS                  4
#define VEC_1_LP27_CTRL_reserved1_MASK                  0x00000F00UL
#define VEC_1_LP27_CTRL_reserved1_SHIFT                 8

/* PAL_NTSC [12:12] - boolean */
#define VEC_1_LP27_CTRL_PAL_NTSC_ALIGN                  0
#define VEC_1_LP27_CTRL_PAL_NTSC_BITS                   1
#define VEC_1_LP27_CTRL_PAL_NTSC_MASK                   0x00001000UL
#define VEC_1_LP27_CTRL_PAL_NTSC_SHIFT                  12
#define VEC_1_LP27_CTRL_PAL_NTSC_PAL                    0
#define VEC_1_LP27_CTRL_PAL_NTSC_NTSC                   1

/* LP27_ENABLE [13:13] - boolean */
#define VEC_1_LP27_CTRL_LP27_ENABLE_ALIGN               0
#define VEC_1_LP27_CTRL_LP27_ENABLE_BITS                1
#define VEC_1_LP27_CTRL_LP27_ENABLE_MASK                0x00002000UL
#define VEC_1_LP27_CTRL_LP27_ENABLE_SHIFT               13
#define VEC_1_LP27_CTRL_LP27_ENABLE_DISABLE             0
#define VEC_1_LP27_CTRL_LP27_ENABLE_ENABLE              1

/* COMP_SYNC_INV [14:14] - boolean */
#define VEC_1_LP27_CTRL_COMP_SYNC_INV_ALIGN             0
#define VEC_1_LP27_CTRL_COMP_SYNC_INV_BITS              1
#define VEC_1_LP27_CTRL_COMP_SYNC_INV_MASK              0x00004000UL
#define VEC_1_LP27_CTRL_COMP_SYNC_INV_SHIFT             14
#define VEC_1_LP27_CTRL_COMP_SYNC_INV_AS_IS             0
#define VEC_1_LP27_CTRL_COMP_SYNC_INV_INVERT            1

/* COMP_SYNC_SEL [15:15] - boolean */
#define VEC_1_LP27_CTRL_COMP_SYNC_SEL_ALIGN             0
#define VEC_1_LP27_CTRL_COMP_SYNC_SEL_BITS              1
#define VEC_1_LP27_CTRL_COMP_SYNC_SEL_MASK              0x00008000UL
#define VEC_1_LP27_CTRL_COMP_SYNC_SEL_SHIFT             15
#define VEC_1_LP27_CTRL_COMP_SYNC_SEL_EXTERNAL          0
#define VEC_1_LP27_CTRL_COMP_SYNC_SEL_INTERNAL          1

/* reserved2 [31:16] -  */
#define VEC_1_LP27_CTRL_reserved2_ALIGN                 0
#define VEC_1_LP27_CTRL_reserved2_BITS                  16
#define VEC_1_LP27_CTRL_reserved2_MASK                  0xFFFF0000UL
#define VEC_1_LP27_CTRL_reserved2_SHIFT                 16

/**********************************************************************
 *VEC_LP27_INT_COEF
 **********************************************************************/
/* LP27_INT_COEF [19:00] - unsigned */
#define VEC_1_LP27_INT_COEF_LP27_INT_COEF_ALIGN         0
#define VEC_1_LP27_INT_COEF_LP27_INT_COEF_BITS          20
#define VEC_1_LP27_INT_COEF_LP27_INT_COEF_MASK          0x000FFFFFUL
#define VEC_1_LP27_INT_COEF_LP27_INT_COEF_SHIFT         0

/* reserved0 [31:20] -  */
#define VEC_1_LP27_INT_COEF_reserved0_ALIGN             0
#define VEC_1_LP27_INT_COEF_reserved0_BITS              12
#define VEC_1_LP27_INT_COEF_reserved0_MASK              0xFFF00000UL
#define VEC_1_LP27_INT_COEF_reserved0_SHIFT             20

/**********************************************************************
 *VEC_LP27_LIN_COEF
 **********************************************************************/
/* LP27_LIN_COEF [15:00] - unsigned */
#define VEC_1_LP27_LIN_COEF_LP27_LIN_COEF_ALIGN         0
#define VEC_1_LP27_LIN_COEF_LP27_LIN_COEF_BITS          16
#define VEC_1_LP27_LIN_COEF_LP27_LIN_COEF_MASK          0x0000FFFFUL
#define VEC_1_LP27_LIN_COEF_LP27_LIN_COEF_SHIFT         0

/* reserved0 [31:16] -  */
#define VEC_1_LP27_LIN_COEF_reserved0_ALIGN             0
#define VEC_1_LP27_LIN_COEF_reserved0_BITS              16
#define VEC_1_LP27_LIN_COEF_reserved0_MASK              0xFFFF0000UL
#define VEC_1_LP27_LIN_COEF_reserved0_SHIFT             16

/**********************************************************************
 *VEC_LP27_INTG_SHADOW
 **********************************************************************/
/* LP27_INTG_SHADOW [23:00] - unsigned */
#define VEC_1_LP27_INTG_SHADOW_LP27_INTG_SHADOW_ALIGN   0
#define VEC_1_LP27_INTG_SHADOW_LP27_INTG_SHADOW_BITS    24
#define VEC_1_LP27_INTG_SHADOW_LP27_INTG_SHADOW_MASK    0x00FFFFFFUL
#define VEC_1_LP27_INTG_SHADOW_LP27_INTG_SHADOW_SHIFT   0

/* reserved0 [31:24] -  */
#define VEC_1_LP27_INTG_SHADOW_reserved0_ALIGN          0
#define VEC_1_LP27_INTG_SHADOW_reserved0_BITS           8
#define VEC_1_LP27_INTG_SHADOW_reserved0_MASK           0xFF000000UL
#define VEC_1_LP27_INTG_SHADOW_reserved0_SHIFT          24

/**********************************************************************
 *VEC_LP27_DELSIG_SHADOW
 **********************************************************************/
/* LP27_DELSIG_SHADOW [23:00] - unsigned */
#define VEC_1_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_ALIGN 0
#define VEC_1_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_BITS 24
#define VEC_1_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_MASK 0x00FFFFFFUL
#define VEC_1_LP27_DELSIG_SHADOW_LP27_DELSIG_SHADOW_SHIFT 0

/* reserved0 [31:24] -  */
#define VEC_1_LP27_DELSIG_SHADOW_reserved0_ALIGN        0
#define VEC_1_LP27_DELSIG_SHADOW_reserved0_BITS         8
#define VEC_1_LP27_DELSIG_SHADOW_reserved0_MASK         0xFF000000UL
#define VEC_1_LP27_DELSIG_SHADOW_reserved0_SHIFT        24

/**********************************************************************
 *VEC_LP27_INTEGRATOR
 **********************************************************************/
/* LP27_INTEGRATOR [23:00] - unsigned */
#define VEC_1_LP27_INTEGRATOR_LP27_INTEGRATOR_ALIGN     0
#define VEC_1_LP27_INTEGRATOR_LP27_INTEGRATOR_BITS      24
#define VEC_1_LP27_INTEGRATOR_LP27_INTEGRATOR_MASK      0x00FFFFFFUL
#define VEC_1_LP27_INTEGRATOR_LP27_INTEGRATOR_SHIFT     0

/* reserved0 [31:24] -  */
#define VEC_1_LP27_INTEGRATOR_reserved0_ALIGN           0
#define VEC_1_LP27_INTEGRATOR_reserved0_BITS            8
#define VEC_1_LP27_INTEGRATOR_reserved0_MASK            0xFF000000UL
#define VEC_1_LP27_INTEGRATOR_reserved0_SHIFT           24

/**********************************************************************
 *VEC_LP27_INTEGRATOR_RD
 **********************************************************************/
/* LP27_INTEGRATOR_RD [23:00] - unsigned */
#define VEC_1_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_ALIGN 0
#define VEC_1_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_BITS 24
#define VEC_1_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_MASK 0x00FFFFFFUL
#define VEC_1_LP27_INTEGRATOR_RD_LP27_INTEGRATOR_RD_SHIFT 0

/* reserved0 [31:24] -  */
#define VEC_1_LP27_INTEGRATOR_RD_reserved0_ALIGN        0
#define VEC_1_LP27_INTEGRATOR_RD_reserved0_BITS         8
#define VEC_1_LP27_INTEGRATOR_RD_reserved0_MASK         0xFF000000UL
#define VEC_1_LP27_INTEGRATOR_RD_reserved0_SHIFT        24

/**********************************************************************
 *VEC_LP27_FILTER_RD
 **********************************************************************/
/* LP27_FILTER_RD [15:00] - unsigned */
#define VEC_1_LP27_FILTER_RD_LP27_FILTER_RD_ALIGN       0
#define VEC_1_LP27_FILTER_RD_LP27_FILTER_RD_BITS        16
#define VEC_1_LP27_FILTER_RD_LP27_FILTER_RD_MASK        0x0000FFFFUL
#define VEC_1_LP27_FILTER_RD_LP27_FILTER_RD_SHIFT       0

/* reserved0 [31:16] -  */
#define VEC_1_LP27_FILTER_RD_reserved0_ALIGN            0
#define VEC_1_LP27_FILTER_RD_reserved0_BITS             16
#define VEC_1_LP27_FILTER_RD_reserved0_MASK             0xFFFF0000UL
#define VEC_1_LP27_FILTER_RD_reserved0_SHIFT            16

/**********************************************************************
 *VEC_LP27_DELSIG
 **********************************************************************/
/* LP27_DELSIG [15:00] - unsigned */
#define VEC_1_LP27_DELSIG_LP27_DELSIG_ALIGN             0
#define VEC_1_LP27_DELSIG_LP27_DELSIG_BITS              16
#define VEC_1_LP27_DELSIG_LP27_DELSIG_MASK              0x0000FFFFUL
#define VEC_1_LP27_DELSIG_LP27_DELSIG_SHIFT             0

/* reserved0 [31:16] -  */
#define VEC_1_LP27_DELSIG_reserved0_ALIGN               0
#define VEC_1_LP27_DELSIG_reserved0_BITS                16
#define VEC_1_LP27_DELSIG_reserved0_MASK                0xFFFF0000UL
#define VEC_1_LP27_DELSIG_reserved0_SHIFT               16

/**********************************************************************
 *VEC_LP27_DELSIG_RD
 **********************************************************************/
/* LP27_DELSIG_RD [15:00] - unsigned */
#define VEC_1_LP27_DELSIG_RD_LP27_DELSIG_RD_ALIGN       0
#define VEC_1_LP27_DELSIG_RD_LP27_DELSIG_RD_BITS        16
#define VEC_1_LP27_DELSIG_RD_LP27_DELSIG_RD_MASK        0x0000FFFFUL
#define VEC_1_LP27_DELSIG_RD_LP27_DELSIG_RD_SHIFT       0

/* reserved0 [31:16] -  */
#define VEC_1_LP27_DELSIG_RD_reserved0_ALIGN            0
#define VEC_1_LP27_DELSIG_RD_reserved0_BITS             16
#define VEC_1_LP27_DELSIG_RD_reserved0_MASK             0xFFFF0000UL
#define VEC_1_LP27_DELSIG_RD_reserved0_SHIFT            16

/**********************************************************************
 *VEC_LP27_TRANSFER_RD
 **********************************************************************/
/* LP27_TRANSFER_RD [15:00] - unsigned */
#define VEC_1_LP27_TRANSFER_RD_LP27_TRANSFER_RD_ALIGN   0
#define VEC_1_LP27_TRANSFER_RD_LP27_TRANSFER_RD_BITS    16
#define VEC_1_LP27_TRANSFER_RD_LP27_TRANSFER_RD_MASK    0x0000FFFFUL
#define VEC_1_LP27_TRANSFER_RD_LP27_TRANSFER_RD_SHIFT   0

/* reserved0 [31:16] -  */
#define VEC_1_LP27_TRANSFER_RD_reserved0_ALIGN          0
#define VEC_1_LP27_TRANSFER_RD_reserved0_BITS           16
#define VEC_1_LP27_TRANSFER_RD_reserved0_MASK           0xFFFF0000UL
#define VEC_1_LP27_TRANSFER_RD_reserved0_SHIFT          16

/**********************************************************************
 *VEC_FREQ3_2
 **********************************************************************/
/* FREQ3_2 [15:00] - unsigned */
#define VEC_1_FREQ3_2_FREQ3_2_ALIGN                     0
#define VEC_1_FREQ3_2_FREQ3_2_BITS                      16
#define VEC_1_FREQ3_2_FREQ3_2_MASK                      0x0000FFFFUL
#define VEC_1_FREQ3_2_FREQ3_2_SHIFT                     0

/* reserved0 [31:16] -  */
#define VEC_1_FREQ3_2_reserved0_ALIGN                   0
#define VEC_1_FREQ3_2_reserved0_BITS                    16
#define VEC_1_FREQ3_2_reserved0_MASK                    0xFFFF0000UL
#define VEC_1_FREQ3_2_reserved0_SHIFT                   16

/**********************************************************************
 *VEC_FREQ1_0
 **********************************************************************/
/* FREQ0_1 [15:00] - unsigned */
#define VEC_1_FREQ1_0_FREQ0_1_ALIGN                     0
#define VEC_1_FREQ1_0_FREQ0_1_BITS                      16
#define VEC_1_FREQ1_0_FREQ0_1_MASK                      0x0000FFFFUL
#define VEC_1_FREQ1_0_FREQ0_1_SHIFT                     0

/* reserved0 [31:16] -  */
#define VEC_1_FREQ1_0_reserved0_ALIGN                   0
#define VEC_1_FREQ1_0_reserved0_BITS                    16
#define VEC_1_FREQ1_0_reserved0_MASK                    0xFFFF0000UL
#define VEC_1_FREQ1_0_reserved0_SHIFT                   16

/**********************************************************************
 *VEC_CONFIG1
 **********************************************************************/
/* STD2 [00:00] - unsigned */
#define VEC_1_CONFIG1_STD2_ALIGN                        0
#define VEC_1_CONFIG1_STD2_BITS                         1
#define VEC_1_CONFIG1_STD2_MASK                         0x00000001UL
#define VEC_1_CONFIG1_STD2_SHIFT                        0
#define VEC_1_CONFIG1_STD2_STANDARD_VALUE               0
#define VEC_1_CONFIG1_STD2_PROGRAMMED_VALUE             1

/* COMPDIS [01:01] - boolean */
#define VEC_1_CONFIG1_COMPDIS_ALIGN                     0
#define VEC_1_CONFIG1_COMPDIS_BITS                      1
#define VEC_1_CONFIG1_COMPDIS_MASK                      0x00000002UL
#define VEC_1_CONFIG1_COMPDIS_SHIFT                     1

/* LUMADIS [02:02] - boolean */
#define VEC_1_CONFIG1_LUMADIS_ALIGN                     0
#define VEC_1_CONFIG1_LUMADIS_BITS                      1
#define VEC_1_CONFIG1_LUMADIS_MASK                      0x00000004UL
#define VEC_1_CONFIG1_LUMADIS_SHIFT                     2

/* CYDELAY [03:03] - boolean */
#define VEC_1_CONFIG1_CYDELAY_ALIGN                     0
#define VEC_1_CONFIG1_CYDELAY_BITS                      1
#define VEC_1_CONFIG1_CYDELAY_MASK                      0x00000008UL
#define VEC_1_CONFIG1_CYDELAY_SHIFT                     3

/* IDDQ [04:04] - boolean */
#define VEC_1_CONFIG1_IDDQ_ALIGN                        0
#define VEC_1_CONFIG1_IDDQ_BITS                         1
#define VEC_1_CONFIG1_IDDQ_MASK                         0x00000010UL
#define VEC_1_CONFIG1_IDDQ_SHIFT                        4

/* DAC_TPSEL [05:05] - boolean */
#define VEC_1_CONFIG1_DAC_TPSEL_ALIGN                   0
#define VEC_1_CONFIG1_DAC_TPSEL_BITS                    1
#define VEC_1_CONFIG1_DAC_TPSEL_MASK                    0x00000020UL
#define VEC_1_CONFIG1_DAC_TPSEL_SHIFT                   5

/* PH_OUT [06:06] - unsigned */
#define VEC_1_CONFIG1_PH_OUT_ALIGN                      0
#define VEC_1_CONFIG1_PH_OUT_BITS                       1
#define VEC_1_CONFIG1_PH_OUT_MASK                       0x00000040UL
#define VEC_1_CONFIG1_PH_OUT_SHIFT                      6
#define VEC_1_CONFIG1_PH_OUT_RISING_EDGE                0
#define VEC_1_CONFIG1_PH_OUT_FALLING_EDGE               1

/* reserved0 [07:07] -  */
#define VEC_1_CONFIG1_reserved0_ALIGN                   0
#define VEC_1_CONFIG1_reserved0_BITS                    1
#define VEC_1_CONFIG1_reserved0_MASK                    0x00000080UL
#define VEC_1_CONFIG1_reserved0_SHIFT                   7

/* DIS_LUMA [08:08] - boolean */
#define VEC_1_CONFIG1_DIS_LUMA_ALIGN                    0
#define VEC_1_CONFIG1_DIS_LUMA_BITS                     1
#define VEC_1_CONFIG1_DIS_LUMA_MASK                     0x00000100UL
#define VEC_1_CONFIG1_DIS_LUMA_SHIFT                    8

/* DIS_CHR [09:09] - boolean */
#define VEC_1_CONFIG1_DIS_CHR_ALIGN                     0
#define VEC_1_CONFIG1_DIS_CHR_BITS                      1
#define VEC_1_CONFIG1_DIS_CHR_MASK                      0x00000200UL
#define VEC_1_CONFIG1_DIS_CHR_SHIFT                     9

/* TMUX [11:10] - unsigned */
#define VEC_1_CONFIG1_TMUX_ALIGN                        0
#define VEC_1_CONFIG1_TMUX_BITS                         2
#define VEC_1_CONFIG1_TMUX_MASK                         0x00000C00UL
#define VEC_1_CONFIG1_TMUX_SHIFT                        10
#define VEC_1_CONFIG1_TMUX_DIGITAL_COMPOSITE            0
#define VEC_1_CONFIG1_TMUX_DIGITAL_LUMA                 1
#define VEC_1_CONFIG1_TMUX_DIGITAL_CHROMA               2
#define VEC_1_CONFIG1_TMUX_COMPOSITIVE_SYNC             3

/* reserved1 [13:12] -  */
#define VEC_1_CONFIG1_reserved1_ALIGN                   0
#define VEC_1_CONFIG1_reserved1_BITS                    2
#define VEC_1_CONFIG1_reserved1_MASK                    0x00003000UL
#define VEC_1_CONFIG1_reserved1_SHIFT                   12

/* TC_OBB [14:14] - boolean */
#define VEC_1_CONFIG1_TC_OBB_ALIGN                      0
#define VEC_1_CONFIG1_TC_OBB_BITS                       1
#define VEC_1_CONFIG1_TC_OBB_MASK                       0x00004000UL
#define VEC_1_CONFIG1_TC_OBB_SHIFT                      14
#define VEC_1_CONFIG1_TC_OBB_OFFSET_BINARY              0
#define VEC_1_CONFIG1_TC_OBB_TWOS_COMPLEMENT            1

/* HB_SCAN [15:15] - boolean */
#define VEC_1_CONFIG1_HB_SCAN_ALIGN                     0
#define VEC_1_CONFIG1_HB_SCAN_BITS                      1
#define VEC_1_CONFIG1_HB_SCAN_MASK                      0x00008000UL
#define VEC_1_CONFIG1_HB_SCAN_SHIFT                     15

/* reserved2 [31:16] -  */
#define VEC_1_CONFIG1_reserved2_ALIGN                   0
#define VEC_1_CONFIG1_reserved2_BITS                    16
#define VEC_1_CONFIG1_reserved2_MASK                    0xFFFF0000UL
#define VEC_1_CONFIG1_reserved2_SHIFT                   16

/**********************************************************************
 *VEC_CONFIG2
 **********************************************************************/
/* GREEN_SYNC_ENA [00:00] - unsigned */
#define VEC_1_CONFIG2_GREEN_SYNC_ENA_ALIGN              0
#define VEC_1_CONFIG2_GREEN_SYNC_ENA_BITS               1
#define VEC_1_CONFIG2_GREEN_SYNC_ENA_MASK               0x00000001UL
#define VEC_1_CONFIG2_GREEN_SYNC_ENA_SHIFT              0

/* RGB_SYNC_ENA [01:01] - boolean */
#define VEC_1_CONFIG2_RGB_SYNC_ENA_ALIGN                0
#define VEC_1_CONFIG2_RGB_SYNC_ENA_BITS                 1
#define VEC_1_CONFIG2_RGB_SYNC_ENA_MASK                 0x00000002UL
#define VEC_1_CONFIG2_RGB_SYNC_ENA_SHIFT                1

/* VEC_OUT_MODE [03:02] - unsigned */
#define VEC_1_CONFIG2_VEC_OUT_MODE_ALIGN                0
#define VEC_1_CONFIG2_VEC_OUT_MODE_BITS                 2
#define VEC_1_CONFIG2_VEC_OUT_MODE_MASK                 0x0000000CUL
#define VEC_1_CONFIG2_VEC_OUT_MODE_SHIFT                2
#define VEC_1_CONFIG2_VEC_OUT_MODE_C_Y_CVBS_CVBS        0
#define VEC_1_CONFIG2_VEC_OUT_MODE_R_G_B_CVBS           1
#define VEC_1_CONFIG2_VEC_OUT_MODE_Y_U_V_CVBS           2
#define VEC_1_CONFIG2_VEC_OUT_MODE_R_G_B_Y              3

/* U_BLUE_DAC_DIS [04:04] - boolean */
#define VEC_1_CONFIG2_U_BLUE_DAC_DIS_ALIGN              0
#define VEC_1_CONFIG2_U_BLUE_DAC_DIS_BITS               1
#define VEC_1_CONFIG2_U_BLUE_DAC_DIS_MASK               0x00000010UL
#define VEC_1_CONFIG2_U_BLUE_DAC_DIS_SHIFT              4

/* RGB_DIS [05:05] - boolean */
#define VEC_1_CONFIG2_RGB_DIS_ALIGN                     0
#define VEC_1_CONFIG2_RGB_DIS_BITS                      1
#define VEC_1_CONFIG2_RGB_DIS_MASK                      0x00000020UL
#define VEC_1_CONFIG2_RGB_DIS_SHIFT                     5

/* UV_DIS [06:06] - unsigned */
#define VEC_1_CONFIG2_UV_DIS_ALIGN                      0
#define VEC_1_CONFIG2_UV_DIS_BITS                       1
#define VEC_1_CONFIG2_UV_DIS_MASK                       0x00000040UL
#define VEC_1_CONFIG2_UV_DIS_SHIFT                      6

/* UV_CB_ENA [07:07] - boolean */
#define VEC_1_CONFIG2_UV_CB_ENA_ALIGN                   0
#define VEC_1_CONFIG2_UV_CB_ENA_BITS                    1
#define VEC_1_CONFIG2_UV_CB_ENA_MASK                    0x00000080UL
#define VEC_1_CONFIG2_UV_CB_ENA_SHIFT                   7

/* reserved0 [31:08] -  */
#define VEC_1_CONFIG2_reserved0_ALIGN                   0
#define VEC_1_CONFIG2_reserved0_BITS                    24
#define VEC_1_CONFIG2_reserved0_MASK                    0xFFFFFF00UL
#define VEC_1_CONFIG2_reserved0_SHIFT                   8

/**********************************************************************
 *ADP_XP_AUDCTL
 **********************************************************************/
/* reserved0 [06:00] -  */
#define ADP_XP_AUDCTL_reserved0_ALIGN                   0
#define ADP_XP_AUDCTL_reserved0_BITS                    7
#define ADP_XP_AUDCTL_reserved0_MASK                    0x0000007FUL
#define ADP_XP_AUDCTL_reserved0_SHIFT                   0

/* AUD_XPRT_RST [07:07] - boolean */
#define ADP_XP_AUDCTL_AUD_XPRT_RST_ALIGN                0
#define ADP_XP_AUDCTL_AUD_XPRT_RST_BITS                 1
#define ADP_XP_AUDCTL_AUD_XPRT_RST_MASK                 0x00000080UL
#define ADP_XP_AUDCTL_AUD_XPRT_RST_SHIFT                7
#define ADP_XP_AUDCTL_AUD_XPRT_RST_NORMAL               0
#define ADP_XP_AUDCTL_AUD_XPRT_RST_RESET                1

/* reserved1 [31:08] -  */
#define ADP_XP_AUDCTL_reserved1_ALIGN                   0
#define ADP_XP_AUDCTL_reserved1_BITS                    24
#define ADP_XP_AUDCTL_reserved1_MASK                    0xFFFFFF00UL
#define ADP_XP_AUDCTL_reserved1_SHIFT                   8

/**********************************************************************
 *ADP_XP_ISRC
 **********************************************************************/
/* reserved0 [00:00] -  */
#define ADP_XP_ISRC_reserved0_ALIGN                     0
#define ADP_XP_ISRC_reserved0_BITS                      1
#define ADP_XP_ISRC_reserved0_MASK                      0x00000001UL
#define ADP_XP_ISRC_reserved0_SHIFT                     0

/* PKTSYNC [01:01] - boolean */
#define ADP_XP_ISRC_PKTSYNC_ALIGN                       0
#define ADP_XP_ISRC_PKTSYNC_BITS                        1
#define ADP_XP_ISRC_PKTSYNC_MASK                        0x00000002UL
#define ADP_XP_ISRC_PKTSYNC_SHIFT                       1

/* PKTDROP [02:02] - boolean */
#define ADP_XP_ISRC_PKTDROP_ALIGN                       0
#define ADP_XP_ISRC_PKTDROP_BITS                        1
#define ADP_XP_ISRC_PKTDROP_MASK                        0x00000004UL
#define ADP_XP_ISRC_PKTDROP_SHIFT                       2

/* DIRECTV_PES_ERR [03:03] - boolean */
#define ADP_XP_ISRC_DIRECTV_PES_ERR_ALIGN               0
#define ADP_XP_ISRC_DIRECTV_PES_ERR_BITS                1
#define ADP_XP_ISRC_DIRECTV_PES_ERR_MASK                0x00000008UL
#define ADP_XP_ISRC_DIRECTV_PES_ERR_SHIFT               3

/* LAYER_CHANGE [04:04] - boolean */
#define ADP_XP_ISRC_LAYER_CHANGE_ALIGN                  0
#define ADP_XP_ISRC_LAYER_CHANGE_BITS                   1
#define ADP_XP_ISRC_LAYER_CHANGE_MASK                   0x00000010UL
#define ADP_XP_ISRC_LAYER_CHANGE_SHIFT                  4

/* AUDENC_ERR [05:05] - boolean */
#define ADP_XP_ISRC_AUDENC_ERR_ALIGN                    0
#define ADP_XP_ISRC_AUDENC_ERR_BITS                     1
#define ADP_XP_ISRC_AUDENC_ERR_MASK                     0x00000020UL
#define ADP_XP_ISRC_AUDENC_ERR_SHIFT                    5

/* ADP_ERR [06:06] - boolean */
#define ADP_XP_ISRC_ADP_ERR_ALIGN                       0
#define ADP_XP_ISRC_ADP_ERR_BITS                        1
#define ADP_XP_ISRC_ADP_ERR_MASK                        0x00000040UL
#define ADP_XP_ISRC_ADP_ERR_SHIFT                       6

/* AUDPTS_ERR [07:07] - boolean */
#define ADP_XP_ISRC_AUDPTS_ERR_ALIGN                    0
#define ADP_XP_ISRC_AUDPTS_ERR_BITS                     1
#define ADP_XP_ISRC_AUDPTS_ERR_MASK                     0x00000080UL
#define ADP_XP_ISRC_AUDPTS_ERR_SHIFT                    7

/* AUDBITRAT_ERR [08:08] - boolean */
#define ADP_XP_ISRC_AUDBITRAT_ERR_ALIGN                 0
#define ADP_XP_ISRC_AUDBITRAT_ERR_BITS                  1
#define ADP_XP_ISRC_AUDBITRAT_ERR_MASK                  0x00000100UL
#define ADP_XP_ISRC_AUDBITRAT_ERR_SHIFT                 8

/* AUDSAMRAT_ERR [09:09] - boolean */
#define ADP_XP_ISRC_AUDSAMRAT_ERR_ALIGN                 0
#define ADP_XP_ISRC_AUDSAMRAT_ERR_BITS                  1
#define ADP_XP_ISRC_AUDSAMRAT_ERR_MASK                  0x00000200UL
#define ADP_XP_ISRC_AUDSAMRAT_ERR_SHIFT                 9

/* AUDOV_ERR [10:10] - boolean */
#define ADP_XP_ISRC_AUDOV_ERR_ALIGN                     0
#define ADP_XP_ISRC_AUDOV_ERR_BITS                      1
#define ADP_XP_ISRC_AUDOV_ERR_MASK                      0x00000400UL
#define ADP_XP_ISRC_AUDOV_ERR_SHIFT                     10

/* AUDSYNC_ERR [11:11] - boolean */
#define ADP_XP_ISRC_AUDSYNC_ERR_ALIGN                   0
#define ADP_XP_ISRC_AUDSYNC_ERR_BITS                    1
#define ADP_XP_ISRC_AUDSYNC_ERR_MASK                    0x00000800UL
#define ADP_XP_ISRC_AUDSYNC_ERR_SHIFT                   11

/* PTRS_FULL [12:12] - boolean */
#define ADP_XP_ISRC_PTRS_FULL_ALIGN                     0
#define ADP_XP_ISRC_PTRS_FULL_BITS                      1
#define ADP_XP_ISRC_PTRS_FULL_MASK                      0x00001000UL
#define ADP_XP_ISRC_PTRS_FULL_SHIFT                     12

/* AUDDPTS_REQ [13:13] - boolean */
#define ADP_XP_ISRC_AUDDPTS_REQ_ALIGN                   0
#define ADP_XP_ISRC_AUDDPTS_REQ_BITS                    1
#define ADP_XP_ISRC_AUDDPTS_REQ_MASK                    0x00002000UL
#define ADP_XP_ISRC_AUDDPTS_REQ_SHIFT                   13

/* AUD_ERR1 [14:14] - boolean */
#define ADP_XP_ISRC_AUD_ERR1_ALIGN                      0
#define ADP_XP_ISRC_AUD_ERR1_BITS                       1
#define ADP_XP_ISRC_AUD_ERR1_MASK                       0x00004000UL
#define ADP_XP_ISRC_AUD_ERR1_SHIFT                      14

/* AUD_ERR2 [15:15] - boolean */
#define ADP_XP_ISRC_AUD_ERR2_ALIGN                      0
#define ADP_XP_ISRC_AUD_ERR2_BITS                       1
#define ADP_XP_ISRC_AUD_ERR2_MASK                       0x00008000UL
#define ADP_XP_ISRC_AUD_ERR2_SHIFT                      15

/* reserved1 [31:16] -  */
#define ADP_XP_ISRC_reserved1_ALIGN                     0
#define ADP_XP_ISRC_reserved1_BITS                      16
#define ADP_XP_ISRC_reserved1_MASK                      0xFFFF0000UL
#define ADP_XP_ISRC_reserved1_SHIFT                     16

/**********************************************************************
 *ADP_XP_IMSK
 **********************************************************************/
/* reserved0 [00:00] -  */
#define ADP_XP_IMSK_reserved0_ALIGN                     0
#define ADP_XP_IMSK_reserved0_BITS                      1
#define ADP_XP_IMSK_reserved0_MASK                      0x00000001UL
#define ADP_XP_IMSK_reserved0_SHIFT                     0

/* PKTSYNC [01:01] - boolean */
#define ADP_XP_IMSK_PKTSYNC_ALIGN                       0
#define ADP_XP_IMSK_PKTSYNC_BITS                        1
#define ADP_XP_IMSK_PKTSYNC_MASK                        0x00000002UL
#define ADP_XP_IMSK_PKTSYNC_SHIFT                       1

/* PKTDROP [02:02] - boolean */
#define ADP_XP_IMSK_PKTDROP_ALIGN                       0
#define ADP_XP_IMSK_PKTDROP_BITS                        1
#define ADP_XP_IMSK_PKTDROP_MASK                        0x00000004UL
#define ADP_XP_IMSK_PKTDROP_SHIFT                       2

/* DIRECTV_PES_ERR [03:03] - boolean */
#define ADP_XP_IMSK_DIRECTV_PES_ERR_ALIGN               0
#define ADP_XP_IMSK_DIRECTV_PES_ERR_BITS                1
#define ADP_XP_IMSK_DIRECTV_PES_ERR_MASK                0x00000008UL
#define ADP_XP_IMSK_DIRECTV_PES_ERR_SHIFT               3

/* LAYER_CHANGE [04:04] - boolean */
#define ADP_XP_IMSK_LAYER_CHANGE_ALIGN                  0
#define ADP_XP_IMSK_LAYER_CHANGE_BITS                   1
#define ADP_XP_IMSK_LAYER_CHANGE_MASK                   0x00000010UL
#define ADP_XP_IMSK_LAYER_CHANGE_SHIFT                  4

/* AUDENC_ERR [05:05] - boolean */
#define ADP_XP_IMSK_AUDENC_ERR_ALIGN                    0
#define ADP_XP_IMSK_AUDENC_ERR_BITS                     1
#define ADP_XP_IMSK_AUDENC_ERR_MASK                     0x00000020UL
#define ADP_XP_IMSK_AUDENC_ERR_SHIFT                    5

/* ADP_ERR [06:06] - boolean */
#define ADP_XP_IMSK_ADP_ERR_ALIGN                       0
#define ADP_XP_IMSK_ADP_ERR_BITS                        1
#define ADP_XP_IMSK_ADP_ERR_MASK                        0x00000040UL
#define ADP_XP_IMSK_ADP_ERR_SHIFT                       6

/* AUDPTS_ERR [07:07] - boolean */
#define ADP_XP_IMSK_AUDPTS_ERR_ALIGN                    0
#define ADP_XP_IMSK_AUDPTS_ERR_BITS                     1
#define ADP_XP_IMSK_AUDPTS_ERR_MASK                     0x00000080UL
#define ADP_XP_IMSK_AUDPTS_ERR_SHIFT                    7

/* AUDBITRAT_ERR [08:08] - boolean */
#define ADP_XP_IMSK_AUDBITRAT_ERR_ALIGN                 0
#define ADP_XP_IMSK_AUDBITRAT_ERR_BITS                  1
#define ADP_XP_IMSK_AUDBITRAT_ERR_MASK                  0x00000100UL
#define ADP_XP_IMSK_AUDBITRAT_ERR_SHIFT                 8

/* AUDSAMRAT_ERR [09:09] - boolean */
#define ADP_XP_IMSK_AUDSAMRAT_ERR_ALIGN                 0
#define ADP_XP_IMSK_AUDSAMRAT_ERR_BITS                  1
#define ADP_XP_IMSK_AUDSAMRAT_ERR_MASK                  0x00000200UL
#define ADP_XP_IMSK_AUDSAMRAT_ERR_SHIFT                 9

/* AUDOV_ERR [10:10] - boolean */
#define ADP_XP_IMSK_AUDOV_ERR_ALIGN                     0
#define ADP_XP_IMSK_AUDOV_ERR_BITS                      1
#define ADP_XP_IMSK_AUDOV_ERR_MASK                      0x00000400UL
#define ADP_XP_IMSK_AUDOV_ERR_SHIFT                     10

/* AUDSYNC_ERR [11:11] - boolean */
#define ADP_XP_IMSK_AUDSYNC_ERR_ALIGN                   0
#define ADP_XP_IMSK_AUDSYNC_ERR_BITS                    1
#define ADP_XP_IMSK_AUDSYNC_ERR_MASK                    0x00000800UL
#define ADP_XP_IMSK_AUDSYNC_ERR_SHIFT                   11

/* PTRS_FULL [12:12] - boolean */
#define ADP_XP_IMSK_PTRS_FULL_ALIGN                     0
#define ADP_XP_IMSK_PTRS_FULL_BITS                      1
#define ADP_XP_IMSK_PTRS_FULL_MASK                      0x00001000UL
#define ADP_XP_IMSK_PTRS_FULL_SHIFT                     12

/* AUDDPTS_REQ [13:13] - boolean */
#define ADP_XP_IMSK_AUDDPTS_REQ_ALIGN                   0
#define ADP_XP_IMSK_AUDDPTS_REQ_BITS                    1
#define ADP_XP_IMSK_AUDDPTS_REQ_MASK                    0x00002000UL
#define ADP_XP_IMSK_AUDDPTS_REQ_SHIFT                   13

/* AUD_ERR1 [14:14] - boolean */
#define ADP_XP_IMSK_AUD_ERR1_ALIGN                      0
#define ADP_XP_IMSK_AUD_ERR1_BITS                       1
#define ADP_XP_IMSK_AUD_ERR1_MASK                       0x00004000UL
#define ADP_XP_IMSK_AUD_ERR1_SHIFT                      14

/* AUDERR2MSK [15:15] - boolean */
#define ADP_XP_IMSK_AUDERR2MSK_ALIGN                    0
#define ADP_XP_IMSK_AUDERR2MSK_BITS                     1
#define ADP_XP_IMSK_AUDERR2MSK_MASK                     0x00008000UL
#define ADP_XP_IMSK_AUDERR2MSK_SHIFT                    15

/* reserved1 [31:16] -  */
#define ADP_XP_IMSK_reserved1_ALIGN                     0
#define ADP_XP_IMSK_reserved1_BITS                      16
#define ADP_XP_IMSK_reserved1_MASK                      0xFFFF0000UL
#define ADP_XP_IMSK_reserved1_SHIFT                     16

/**********************************************************************
 *ADP_XPT_IFACE_STATUS
 **********************************************************************/
/* PKT_DROP_CNT [07:00] - unsigned */
#define ADP_XPT_IFACE_STATUS_PKT_DROP_CNT_ALIGN         0
#define ADP_XPT_IFACE_STATUS_PKT_DROP_CNT_BITS          8
#define ADP_XPT_IFACE_STATUS_PKT_DROP_CNT_MASK          0x000000FFUL
#define ADP_XPT_IFACE_STATUS_PKT_DROP_CNT_SHIFT         0

/* WR_MODE_STATE [10:08] - unsigned */
#define ADP_XPT_IFACE_STATUS_WR_MODE_STATE_ALIGN        0
#define ADP_XPT_IFACE_STATUS_WR_MODE_STATE_BITS         3
#define ADP_XPT_IFACE_STATUS_WR_MODE_STATE_MASK         0x00000700UL
#define ADP_XPT_IFACE_STATUS_WR_MODE_STATE_SHIFT        8

/* reserved0 [31:11] -  */
#define ADP_XPT_IFACE_STATUS_reserved0_ALIGN            0
#define ADP_XPT_IFACE_STATUS_reserved0_BITS             21
#define ADP_XPT_IFACE_STATUS_reserved0_MASK             0xFFFFF800UL
#define ADP_XPT_IFACE_STATUS_reserved0_SHIFT            11

/**********************************************************************
 *ADP_TIMEBASE
 **********************************************************************/
/* SKIP_PTS_CNT [03:00] - unsigned */
#define ADP_TIMEBASE_SKIP_PTS_CNT_ALIGN                 0
#define ADP_TIMEBASE_SKIP_PTS_CNT_BITS                  4
#define ADP_TIMEBASE_SKIP_PTS_CNT_MASK                  0x0000000FUL
#define ADP_TIMEBASE_SKIP_PTS_CNT_SHIFT                 0
#define ADP_TIMEBASE_SKIP_PTS_CNT_NORMAL                3

/* PTS_90 [04:04] - boolean */
#define ADP_TIMEBASE_PTS_90_ALIGN                       0
#define ADP_TIMEBASE_PTS_90_BITS                        1
#define ADP_TIMEBASE_PTS_90_MASK                        0x00000010UL
#define ADP_TIMEBASE_PTS_90_SHIFT                       4
#define ADP_TIMEBASE_PTS_90_CK27M                       0
#define ADP_TIMEBASE_PTS_90_CK90K                       1

/* PCR_90 [05:05] - boolean */
#define ADP_TIMEBASE_PCR_90_ALIGN                       0
#define ADP_TIMEBASE_PCR_90_BITS                        1
#define ADP_TIMEBASE_PCR_90_MASK                        0x00000020UL
#define ADP_TIMEBASE_PCR_90_SHIFT                       5
#define ADP_TIMEBASE_PCR_90_PCR511                      0
#define ADP_TIMEBASE_PCR_90_PCR299                      1

/* TO [06:06] - boolean */
#define ADP_TIMEBASE_TO_ALIGN                           0
#define ADP_TIMEBASE_TO_BITS                            1
#define ADP_TIMEBASE_TO_MASK                            0x00000040UL
#define ADP_TIMEBASE_TO_SHIFT                           6
#define ADP_TIMEBASE_TO_NORMAL                          0
#define ADP_TIMEBASE_TO_SET                             1

/* reserved0 [07:07] -  */
#define ADP_TIMEBASE_reserved0_ALIGN                    0
#define ADP_TIMEBASE_reserved0_BITS                     1
#define ADP_TIMEBASE_reserved0_MASK                     0x00000080UL
#define ADP_TIMEBASE_reserved0_SHIFT                    7

/* SUSPEND [08:08] - boolean */
#define ADP_TIMEBASE_SUSPEND_ALIGN                      0
#define ADP_TIMEBASE_SUSPEND_BITS                       1
#define ADP_TIMEBASE_SUSPEND_MASK                       0x00000100UL
#define ADP_TIMEBASE_SUSPEND_SHIFT                      8
#define ADP_TIMEBASE_SUSPEND_NORMAL                     0
#define ADP_TIMEBASE_SUSPEND_SET                        1

/* reserved1 [31:09] -  */
#define ADP_TIMEBASE_reserved1_ALIGN                    0
#define ADP_TIMEBASE_reserved1_BITS                     23
#define ADP_TIMEBASE_reserved1_MASK                     0xFFFFFE00UL
#define ADP_TIMEBASE_reserved1_SHIFT                    9

/**********************************************************************
 *ADP_PCR_SNAPSHOT
 **********************************************************************/
/* PCR_EXT [08:00] - unsigned */
#define ADP_PCR_SNAPSHOT_PCR_EXT_ALIGN                  0
#define ADP_PCR_SNAPSHOT_PCR_EXT_BITS                   9
#define ADP_PCR_SNAPSHOT_PCR_EXT_MASK                   0x000001FFUL
#define ADP_PCR_SNAPSHOT_PCR_EXT_SHIFT                  0

/* PCR_BASE_0 [09:09] - unsigned */
#define ADP_PCR_SNAPSHOT_PCR_BASE_0_ALIGN               0
#define ADP_PCR_SNAPSHOT_PCR_BASE_0_BITS                1
#define ADP_PCR_SNAPSHOT_PCR_BASE_0_MASK                0x00000200UL
#define ADP_PCR_SNAPSHOT_PCR_BASE_0_SHIFT               9

/* reserved0 [31:10] -  */
#define ADP_PCR_SNAPSHOT_reserved0_ALIGN                0
#define ADP_PCR_SNAPSHOT_reserved0_BITS                 22
#define ADP_PCR_SNAPSHOT_reserved0_MASK                 0xFFFFFC00UL
#define ADP_PCR_SNAPSHOT_reserved0_SHIFT                10

/**********************************************************************
 *ADP_XP_PKTRST
 **********************************************************************/
/* AUD_PP_RESET [00:00] - boolean */
#define ADP_XP_PKTRST_AUD_PP_RESET_ALIGN                0
#define ADP_XP_PKTRST_AUD_PP_RESET_BITS                 1
#define ADP_XP_PKTRST_AUD_PP_RESET_MASK                 0x00000001UL
#define ADP_XP_PKTRST_AUD_PP_RESET_SHIFT                0
#define ADP_XP_PKTRST_AUD_PP_RESET_DISABLE              0
#define ADP_XP_PKTRST_AUD_PP_RESET_ENABLE               1

/* AUD_PCR_RESET [01:01] - boolean */
#define ADP_XP_PKTRST_AUD_PCR_RESET_ALIGN               0
#define ADP_XP_PKTRST_AUD_PCR_RESET_BITS                1
#define ADP_XP_PKTRST_AUD_PCR_RESET_MASK                0x00000002UL
#define ADP_XP_PKTRST_AUD_PCR_RESET_SHIFT               1
#define ADP_XP_PKTRST_AUD_PCR_RESET_DISABLE             0
#define ADP_XP_PKTRST_AUD_PCR_RESET_ENABLE              1

/* AUD_SPLICE_ARM [02:02] - boolean */
#define ADP_XP_PKTRST_AUD_SPLICE_ARM_ALIGN              0
#define ADP_XP_PKTRST_AUD_SPLICE_ARM_BITS               1
#define ADP_XP_PKTRST_AUD_SPLICE_ARM_MASK               0x00000004UL
#define ADP_XP_PKTRST_AUD_SPLICE_ARM_SHIFT              2
#define ADP_XP_PKTRST_AUD_SPLICE_ARM_DISABLE            0
#define ADP_XP_PKTRST_AUD_SPLICE_ARM_ENABLE             1

/* reserved0 [31:03] -  */
#define ADP_XP_PKTRST_reserved0_ALIGN                   0
#define ADP_XP_PKTRST_reserved0_BITS                    29
#define ADP_XP_PKTRST_reserved0_MASK                    0xFFFFFFF8UL
#define ADP_XP_PKTRST_reserved0_SHIFT                   3

/**********************************************************************
 *ADP_XP_AUD_PID
 **********************************************************************/
/* AUD_PID [12:00] - unsigned */
#define ADP_XP_AUD_PID_AUD_PID_ALIGN                    0
#define ADP_XP_AUD_PID_AUD_PID_BITS                     13
#define ADP_XP_AUD_PID_AUD_PID_MASK                     0x00001FFFUL
#define ADP_XP_AUD_PID_AUD_PID_SHIFT                    0
#define ADP_XP_AUD_PID_AUD_PID_DEFAULT_VAL              8191

/* AUD_PID_VAL [13:13] - boolean */
#define ADP_XP_AUD_PID_AUD_PID_VAL_ALIGN                0
#define ADP_XP_AUD_PID_AUD_PID_VAL_BITS                 1
#define ADP_XP_AUD_PID_AUD_PID_VAL_MASK                 0x00002000UL
#define ADP_XP_AUD_PID_AUD_PID_VAL_SHIFT                13

/* PES_MODE [14:14] - boolean */
#define ADP_XP_AUD_PID_PES_MODE_ALIGN                   0
#define ADP_XP_AUD_PID_PES_MODE_BITS                    1
#define ADP_XP_AUD_PID_PES_MODE_MASK                    0x00004000UL
#define ADP_XP_AUD_PID_PES_MODE_SHIFT                   14
#define ADP_XP_AUD_PID_PES_MODE_TRANSPORT_PK            0
#define ADP_XP_AUD_PID_PES_MODE_PES_PK                  1

/* reserved0 [31:15] -  */
#define ADP_XP_AUD_PID_reserved0_ALIGN                  0
#define ADP_XP_AUD_PID_reserved0_BITS                   17
#define ADP_XP_AUD_PID_reserved0_MASK                   0xFFFF8000UL
#define ADP_XP_AUD_PID_reserved0_SHIFT                  15

/**********************************************************************
 *ADP_XP_NEXT_AUD_PID
 **********************************************************************/
/* NEXT_AUD_PID [12:00] - unsigned */
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_ALIGN          0
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_BITS           13
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_MASK           0x00001FFFUL
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_SHIFT          0
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_DEFAULT_VAL    8191

/* NEXT_AUD_PID_VAL [13:13] - boolean */
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_VAL_ALIGN      0
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_VAL_BITS       1
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_VAL_MASK       0x00002000UL
#define ADP_XP_NEXT_AUD_PID_NEXT_AUD_PID_VAL_SHIFT      13

/* reserved0 [31:14] -  */
#define ADP_XP_NEXT_AUD_PID_reserved0_ALIGN             0
#define ADP_XP_NEXT_AUD_PID_reserved0_BITS              18
#define ADP_XP_NEXT_AUD_PID_reserved0_MASK              0xFFFFC000UL
#define ADP_XP_NEXT_AUD_PID_reserved0_SHIFT             14

/**********************************************************************
 *ADP_XP_AUD_PCR_PID
 **********************************************************************/
/* AUD_PCR_PID [12:00] - unsigned */
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_ALIGN            0
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_BITS             13
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_MASK             0x00001FFFUL
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_SHIFT            0
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_DEFAULT_VAL      8191

/* AUD_PCR_PID_VAL [13:13] - boolean */
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_VAL_ALIGN        0
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_VAL_BITS         1
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_VAL_MASK         0x00002000UL
#define ADP_XP_AUD_PCR_PID_AUD_PCR_PID_VAL_SHIFT        13

/* PCR_SOURCE [14:14] - boolean */
#define ADP_XP_AUD_PCR_PID_PCR_SOURCE_ALIGN             0
#define ADP_XP_AUD_PCR_PID_PCR_SOURCE_BITS              1
#define ADP_XP_AUD_PCR_PID_PCR_SOURCE_MASK              0x00004000UL
#define ADP_XP_AUD_PCR_PID_PCR_SOURCE_SHIFT             14
#define ADP_XP_AUD_PCR_PID_PCR_SOURCE_TRANSPORT         0
#define ADP_XP_AUD_PCR_PID_PCR_SOURCE_uPC_SERIAL_IN     1

/* IGN_SER [15:15] - boolean */
#define ADP_XP_AUD_PCR_PID_IGN_SER_ALIGN                0
#define ADP_XP_AUD_PCR_PID_IGN_SER_BITS                 1
#define ADP_XP_AUD_PCR_PID_IGN_SER_MASK                 0x00008000UL
#define ADP_XP_AUD_PCR_PID_IGN_SER_SHIFT                15
#define ADP_XP_AUD_PCR_PID_IGN_SER_NORMAL               0
#define ADP_XP_AUD_PCR_PID_IGN_SER_SET                  1

/* reserved0 [31:16] -  */
#define ADP_XP_AUD_PCR_PID_reserved0_ALIGN              0
#define ADP_XP_AUD_PCR_PID_reserved0_BITS               16
#define ADP_XP_AUD_PCR_PID_reserved0_MASK               0xFFFF0000UL
#define ADP_XP_AUD_PCR_PID_reserved0_SHIFT              16

/**********************************************************************
 *ADP_XP_PBASE
 **********************************************************************/
/* AUDBASE [10:00] - unsigned */
#define ADP_XP_PBASE_AUDBASE_ALIGN                      0
#define ADP_XP_PBASE_AUDBASE_BITS                       11
#define ADP_XP_PBASE_AUDBASE_MASK                       0x000007FFUL
#define ADP_XP_PBASE_AUDBASE_SHIFT                      0
#define ADP_XP_PBASE_AUDBASE_DEFAULT_VAL                0

/* reserved0 [31:11] -  */
#define ADP_XP_PBASE_reserved0_ALIGN                    0
#define ADP_XP_PBASE_reserved0_BITS                     21
#define ADP_XP_PBASE_reserved0_MASK                     0xFFFFF800UL
#define ADP_XP_PBASE_reserved0_SHIFT                    11

/**********************************************************************
 *ADP_PCR_BASE
 **********************************************************************/
/* PCR_BASE [31:00] - unsigned */
#define ADP_PCR_BASE_PCR_BASE_ALIGN                     0
#define ADP_PCR_BASE_PCR_BASE_BITS                      32
#define ADP_PCR_BASE_PCR_BASE_MASK                      0xFFFFFFFFUL
#define ADP_PCR_BASE_PCR_BASE_SHIFT                     0
#define ADP_PCR_BASE_PCR_BASE_DEFAULT_VAL               0

/**********************************************************************
 *ADP_PTS
 **********************************************************************/
/* PTS [31:00] - unsigned */
#define ADP_PTS_PTS_ALIGN                               0
#define ADP_PTS_PTS_BITS                                32
#define ADP_PTS_PTS_MASK                                0xFFFFFFFFUL
#define ADP_PTS_PTS_SHIFT                               0
#define ADP_PTS_PTS_DEFAULT_VAL                         0

/**********************************************************************
 *ADP_AUD_PTS_LSB
 **********************************************************************/
/* reserved0 [08:00] -  */
#define ADP_AUD_PTS_LSB_reserved0_ALIGN                 0
#define ADP_AUD_PTS_LSB_reserved0_BITS                  9
#define ADP_AUD_PTS_LSB_reserved0_MASK                  0x000001FFUL
#define ADP_AUD_PTS_LSB_reserved0_SHIFT                 0

/* PTS_LSB [09:09] - unsigned */
#define ADP_AUD_PTS_LSB_PTS_LSB_ALIGN                   0
#define ADP_AUD_PTS_LSB_PTS_LSB_BITS                    1
#define ADP_AUD_PTS_LSB_PTS_LSB_MASK                    0x00000200UL
#define ADP_AUD_PTS_LSB_PTS_LSB_SHIFT                   9

/* reserved1 [31:10] -  */
#define ADP_AUD_PTS_LSB_reserved1_ALIGN                 0
#define ADP_AUD_PTS_LSB_reserved1_BITS                  22
#define ADP_AUD_PTS_LSB_reserved1_MASK                  0xFFFFFC00UL
#define ADP_AUD_PTS_LSB_reserved1_SHIFT                 10

/**********************************************************************
 *ADP_XP_AUDPTS1
 **********************************************************************/
/* AUDPTS1 [15:00] - unsigned */
#define ADP_XP_AUDPTS1_AUDPTS1_ALIGN                    0
#define ADP_XP_AUDPTS1_AUDPTS1_BITS                     16
#define ADP_XP_AUDPTS1_AUDPTS1_MASK                     0x0000FFFFUL
#define ADP_XP_AUDPTS1_AUDPTS1_SHIFT                    0
#define ADP_XP_AUDPTS1_AUDPTS1_DEFAULT_VAL              0

/* reserved0 [31:16] -  */
#define ADP_XP_AUDPTS1_reserved0_ALIGN                  0
#define ADP_XP_AUDPTS1_reserved0_BITS                   16
#define ADP_XP_AUDPTS1_reserved0_MASK                   0xFFFF0000UL
#define ADP_XP_AUDPTS1_reserved0_SHIFT                  16

/**********************************************************************
 *ADP_XP_AUDSYNC
 **********************************************************************/
/* AUDIO_FORMAT [00:00] - boolean */
#define ADP_XP_AUDSYNC_AUDIO_FORMAT_ALIGN               0
#define ADP_XP_AUDSYNC_AUDIO_FORMAT_BITS                1
#define ADP_XP_AUDSYNC_AUDIO_FORMAT_MASK                0x00000001UL
#define ADP_XP_AUDSYNC_AUDIO_FORMAT_SHIFT               0
#define ADP_XP_AUDSYNC_AUDIO_FORMAT_MPEG                0
#define ADP_XP_AUDSYNC_AUDIO_FORMAT_DOLBY               1

/* RATE_CHANGE [01:01] - boolean */
#define ADP_XP_AUDSYNC_RATE_CHANGE_ALIGN                0
#define ADP_XP_AUDSYNC_RATE_CHANGE_BITS                 1
#define ADP_XP_AUDSYNC_RATE_CHANGE_MASK                 0x00000002UL
#define ADP_XP_AUDSYNC_RATE_CHANGE_SHIFT                1
#define ADP_XP_AUDSYNC_RATE_CHANGE_ASSERT_IGNORE        0
#define ADP_XP_AUDSYNC_RATE_CHANGE_ASSERT_MONITOR       1

/* TRANSPORT_FORMAT_SEL [02:02] - boolean */
#define ADP_XP_AUDSYNC_TRANSPORT_FORMAT_SEL_ALIGN       0
#define ADP_XP_AUDSYNC_TRANSPORT_FORMAT_SEL_BITS        1
#define ADP_XP_AUDSYNC_TRANSPORT_FORMAT_SEL_MASK        0x00000004UL
#define ADP_XP_AUDSYNC_TRANSPORT_FORMAT_SEL_SHIFT       2
#define ADP_XP_AUDSYNC_TRANSPORT_FORMAT_SEL_MPEG        0
#define ADP_XP_AUDSYNC_TRANSPORT_FORMAT_SEL_DIRECTV     1

/* MUTEADP [03:03] - boolean */
#define ADP_XP_AUDSYNC_MUTEADP_ALIGN                    0
#define ADP_XP_AUDSYNC_MUTEADP_BITS                     1
#define ADP_XP_AUDSYNC_MUTEADP_MASK                     0x00000008UL
#define ADP_XP_AUDSYNC_MUTEADP_SHIFT                    3
#define ADP_XP_AUDSYNC_MUTEADP_Normal                   0
#define ADP_XP_AUDSYNC_MUTEADP_DISABLE                  1

/* FRAME [05:04] - unsigned */
#define ADP_XP_AUDSYNC_FRAME_ALIGN                      0
#define ADP_XP_AUDSYNC_FRAME_BITS                       2
#define ADP_XP_AUDSYNC_FRAME_MASK                       0x00000030UL
#define ADP_XP_AUDSYNC_FRAME_SHIFT                      4
#define ADP_XP_AUDSYNC_FRAME_DISABLE                    0
#define ADP_XP_AUDSYNC_FRAME_ENABLE                     1
#define ADP_XP_AUDSYNC_FRAMEreserved0                   2
#define ADP_XP_AUDSYNC_FRAME_FORCE                      3

/* IDLE [06:06] - boolean */
#define ADP_XP_AUDSYNC_IDLE_ALIGN                       0
#define ADP_XP_AUDSYNC_IDLE_BITS                        1
#define ADP_XP_AUDSYNC_IDLE_MASK                        0x00000040UL
#define ADP_XP_AUDSYNC_IDLE_SHIFT                       6
#define ADP_XP_AUDSYNC_IDLE_Normal                      0
#define ADP_XP_AUDSYNC_IDLE_SET                         1

/* MIN_EPROC [07:07] - boolean */
#define ADP_XP_AUDSYNC_MIN_EPROC_ALIGN                  0
#define ADP_XP_AUDSYNC_MIN_EPROC_BITS                   1
#define ADP_XP_AUDSYNC_MIN_EPROC_MASK                   0x00000080UL
#define ADP_XP_AUDSYNC_MIN_EPROC_SHIFT                  7
#define ADP_XP_AUDSYNC_MIN_EPROC_Normal                 0
#define ADP_XP_AUDSYNC_MIN_EPROC_MIN_ERR                1

/* DIS_PTS_SYNC [08:08] - boolean */
#define ADP_XP_AUDSYNC_DIS_PTS_SYNC_ALIGN               0
#define ADP_XP_AUDSYNC_DIS_PTS_SYNC_BITS                1
#define ADP_XP_AUDSYNC_DIS_PTS_SYNC_MASK                0x00000100UL
#define ADP_XP_AUDSYNC_DIS_PTS_SYNC_SHIFT               8
#define ADP_XP_AUDSYNC_DIS_PTS_SYNC_NORMAL              0
#define ADP_XP_AUDSYNC_DIS_PTS_SYNC_DISABLE             1

/* Compressed_Buffer [10:09] - unsigned */
#define ADP_XP_AUDSYNC_Compressed_Buffer_ALIGN          0
#define ADP_XP_AUDSYNC_Compressed_Buffer_BITS           2
#define ADP_XP_AUDSYNC_Compressed_Buffer_MASK           0x00000600UL
#define ADP_XP_AUDSYNC_Compressed_Buffer_SHIFT          9
#define ADP_XP_AUDSYNC_Compressed_Buffer_BYTES8K        0
#define ADP_XP_AUDSYNC_Compressed_Buffer_KBYTES16K      1
#define ADP_XP_AUDSYNC_Compressed_Buffer_KBYTES32K      2
#define ADP_XP_AUDSYNC_Compressed_Buffer_KBYTES64K      3

/* reserved0 [12:11] -  */
#define ADP_XP_AUDSYNC_reserved0_ALIGN                  0
#define ADP_XP_AUDSYNC_reserved0_BITS                   2
#define ADP_XP_AUDSYNC_reserved0_MASK                   0x00001800UL
#define ADP_XP_AUDSYNC_reserved0_SHIFT                  11

/* UNLOCK_AUD_ERR2 [13:13] - boolean */
#define ADP_XP_AUDSYNC_UNLOCK_AUD_ERR2_ALIGN            0
#define ADP_XP_AUDSYNC_UNLOCK_AUD_ERR2_BITS             1
#define ADP_XP_AUDSYNC_UNLOCK_AUD_ERR2_MASK             0x00002000UL
#define ADP_XP_AUDSYNC_UNLOCK_AUD_ERR2_SHIFT            13
#define ADP_XP_AUDSYNC_UNLOCK_AUD_ERR2_UNLOCK           0
#define ADP_XP_AUDSYNC_UNLOCK_AUD_ERR2_NO_UNLOCK        1

/* IGNORE_CONTINUITY [14:14] - boolean */
#define ADP_XP_AUDSYNC_IGNORE_CONTINUITY_ALIGN          0
#define ADP_XP_AUDSYNC_IGNORE_CONTINUITY_BITS           1
#define ADP_XP_AUDSYNC_IGNORE_CONTINUITY_MASK           0x00004000UL
#define ADP_XP_AUDSYNC_IGNORE_CONTINUITY_SHIFT          14
#define ADP_XP_AUDSYNC_IGNORE_CONTINUITY_USE            0
#define ADP_XP_AUDSYNC_IGNORE_CONTINUITY_IGNORE         1

/* reserved1 [31:15] -  */
#define ADP_XP_AUDSYNC_reserved1_ALIGN                  0
#define ADP_XP_AUDSYNC_reserved1_BITS                   17
#define ADP_XP_AUDSYNC_reserved1_MASK                   0xFFFF8000UL
#define ADP_XP_AUDSYNC_reserved1_SHIFT                  15

/**********************************************************************
 *ADP_XP_AUDSTAT
 **********************************************************************/
/* BITRATE [05:00] - unsigned */
#define ADP_XP_AUDSTAT_BITRATE_ALIGN                    0
#define ADP_XP_AUDSTAT_BITRATE_BITS                     6
#define ADP_XP_AUDSTAT_BITRATE_MASK                     0x0000003FUL
#define ADP_XP_AUDSTAT_BITRATE_SHIFT                    0
#define ADP_XP_AUDSTAT_BITRATE_DEFAULT_VAL              0

/* SAMPLE_RATE [07:06] - unsigned */
#define ADP_XP_AUDSTAT_SAMPLE_RATE_ALIGN                0
#define ADP_XP_AUDSTAT_SAMPLE_RATE_BITS                 2
#define ADP_XP_AUDSTAT_SAMPLE_RATE_MASK                 0x000000C0UL
#define ADP_XP_AUDSTAT_SAMPLE_RATE_SHIFT                6
#define ADP_XP_AUDSTAT_SAMPLE_RATE_F48K_DOLBY_MAIN      0
#define ADP_XP_AUDSTAT_SAMPLE_RATE_F44K_DOLBY_LOW       1
#define ADP_XP_AUDSTAT_SAMPLE_RATE_F32K_SCALE           2
#define ADP_XP_AUDSTAT_SAMPLE_RATEreserved0             3

/* LAYER [09:08] - unsigned */
#define ADP_XP_AUDSTAT_LAYER_ALIGN                      0
#define ADP_XP_AUDSTAT_LAYER_BITS                       2
#define ADP_XP_AUDSTAT_LAYER_MASK                       0x00000300UL
#define ADP_XP_AUDSTAT_LAYER_SHIFT                      8
#define ADP_XP_AUDSTAT_LAYER_AAC                        0
#define ADP_XP_AUDSTAT_LAYER_LAYER3                     1
#define ADP_XP_AUDSTAT_LAYER_LAYER2                     2
#define ADP_XP_AUDSTAT_LAYER_LAYER1                     3

/* AFS_STATE [12:10] - unsigned */
#define ADP_XP_AUDSTAT_AFS_STATE_ALIGN                  0
#define ADP_XP_AUDSTAT_AFS_STATE_BITS                   3
#define ADP_XP_AUDSTAT_AFS_STATE_MASK                   0x00001C00UL
#define ADP_XP_AUDSTAT_AFS_STATE_SHIFT                  10
#define ADP_XP_AUDSTAT_AFS_STATE_IDLE                   0
#define ADP_XP_AUDSTAT_AFS_STATE_FRAME_SYNC             1
#define ADP_XP_AUDSTAT_AFS_STATE_PTS_WAIT               2
#define ADP_XP_AUDSTAT_AFS_STATE_PCR_ACQ                3
#define ADP_XP_AUDSTAT_AFS_STATE_PTS_ACQ                4
#define ADP_XP_AUDSTAT_AFS_STATE_PTS_SYNC               5
#define ADP_XP_AUDSTAT_AFS_STATE_TRACK                  6
#define ADP_XP_AUDSTAT_AFS_STATEreserved0               7

/* LCK_STATE [14:13] - unsigned */
#define ADP_XP_AUDSTAT_LCK_STATE_ALIGN                  0
#define ADP_XP_AUDSTAT_LCK_STATE_BITS                   2
#define ADP_XP_AUDSTAT_LCK_STATE_MASK                   0x00006000UL
#define ADP_XP_AUDSTAT_LCK_STATE_SHIFT                  13
#define ADP_XP_AUDSTAT_LCK_STATE_NOLOCK_SCAN            0
#define ADP_XP_AUDSTAT_LCK_STATE_NOLOCK_NOSYNC          1
#define ADP_XP_AUDSTAT_LCK_STATE_LOCK_MISS1             2
#define ADP_XP_AUDSTAT_LCK_STATE_LOCK_SYNC2             3

/* reserved0 [31:15] -  */
#define ADP_XP_AUDSTAT_reserved0_ALIGN                  0
#define ADP_XP_AUDSTAT_reserved0_BITS                   17
#define ADP_XP_AUDSTAT_reserved0_MASK                   0xFFFF8000UL
#define ADP_XP_AUDSTAT_reserved0_SHIFT                  15

/**********************************************************************
 *ADP_XP_AUDPTS2
 **********************************************************************/
/* AUDPTS2 [15:00] - unsigned */
#define ADP_XP_AUDPTS2_AUDPTS2_ALIGN                    0
#define ADP_XP_AUDPTS2_AUDPTS2_BITS                     16
#define ADP_XP_AUDPTS2_AUDPTS2_MASK                     0x0000FFFFUL
#define ADP_XP_AUDPTS2_AUDPTS2_SHIFT                    0
#define ADP_XP_AUDPTS2_AUDPTS2_DEFAULT_VAL              0

/* reserved0 [31:16] -  */
#define ADP_XP_AUDPTS2_reserved0_ALIGN                  0
#define ADP_XP_AUDPTS2_reserved0_BITS                   16
#define ADP_XP_AUDPTS2_reserved0_MASK                   0xFFFF0000UL
#define ADP_XP_AUDPTS2_reserved0_SHIFT                  16

/**********************************************************************
 *ADP_XP_AUDTEST
 **********************************************************************/
/* AUD_OUT [00:00] - boolean */
#define ADP_XP_AUDTEST_AUD_OUT_ALIGN                    0
#define ADP_XP_AUDTEST_AUD_OUT_BITS                     1
#define ADP_XP_AUDTEST_AUD_OUT_MASK                     0x00000001UL
#define ADP_XP_AUDTEST_AUD_OUT_SHIFT                    0
#define ADP_XP_AUDTEST_AUD_OUT_NORMAL                   0
#define ADP_XP_AUDTEST_AUD_OUT_TEST                     1

/* AUD_TEST_SEL [03:01] - unsigned */
#define ADP_XP_AUDTEST_AUD_TEST_SEL_ALIGN               0
#define ADP_XP_AUDTEST_AUD_TEST_SEL_BITS                3
#define ADP_XP_AUDTEST_AUD_TEST_SEL_MASK                0x0000000EUL
#define ADP_XP_AUDTEST_AUD_TEST_SEL_SHIFT               1
#define ADP_XP_AUDTEST_AUD_TEST_SEL_DEFAULT_VAL         0

/* SKIP_dPTS_WAIT [04:04] - boolean */
#define ADP_XP_AUDTEST_SKIP_dPTS_WAIT_ALIGN             0
#define ADP_XP_AUDTEST_SKIP_dPTS_WAIT_BITS              1
#define ADP_XP_AUDTEST_SKIP_dPTS_WAIT_MASK              0x00000010UL
#define ADP_XP_AUDTEST_SKIP_dPTS_WAIT_SHIFT             4
#define ADP_XP_AUDTEST_SKIP_dPTS_WAIT_NORMAL            0
#define ADP_XP_AUDTEST_SKIP_dPTS_WAIT_SKIP_WAIT         1

/* TSC_OVERRIDE [05:05] - unsigned */
#define ADP_XP_AUDTEST_TSC_OVERRIDE_ALIGN               0
#define ADP_XP_AUDTEST_TSC_OVERRIDE_BITS                1
#define ADP_XP_AUDTEST_TSC_OVERRIDE_MASK                0x00000020UL
#define ADP_XP_AUDTEST_TSC_OVERRIDE_SHIFT               5
#define ADP_XP_AUDTEST_TSC_OVERRIDE_NORMAL              0
#define ADP_XP_AUDTEST_TSC_OVERRIDE_FORCE               1

/* reserved0 [14:06] -  */
#define ADP_XP_AUDTEST_reserved0_ALIGN                  0
#define ADP_XP_AUDTEST_reserved0_BITS                   9
#define ADP_XP_AUDTEST_reserved0_MASK                   0x00007FC0UL
#define ADP_XP_AUDTEST_reserved0_SHIFT                  6

/* DATA_XPT_RESET [15:15] - boolean */
#define ADP_XP_AUDTEST_DATA_XPT_RESET_ALIGN             0
#define ADP_XP_AUDTEST_DATA_XPT_RESET_BITS              1
#define ADP_XP_AUDTEST_DATA_XPT_RESET_MASK              0x00008000UL
#define ADP_XP_AUDTEST_DATA_XPT_RESET_SHIFT             15
#define ADP_XP_AUDTEST_DATA_XPT_RESET_NORMAL            0
#define ADP_XP_AUDTEST_DATA_XPT_RESET_RESET             1

/* reserved1 [31:16] -  */
#define ADP_XP_AUDTEST_reserved1_ALIGN                  0
#define ADP_XP_AUDTEST_reserved1_BITS                   16
#define ADP_XP_AUDTEST_reserved1_MASK                   0xFFFF0000UL
#define ADP_XP_AUDTEST_reserved1_SHIFT                  16

/**********************************************************************
 *ADP_XP_AUDFPTWR
 **********************************************************************/
/* AUDFPTWR [14:00] - unsigned */
#define ADP_XP_AUDFPTWR_AUDFPTWR_ALIGN                  0
#define ADP_XP_AUDFPTWR_AUDFPTWR_BITS                   15
#define ADP_XP_AUDFPTWR_AUDFPTWR_MASK                   0x00007FFFUL
#define ADP_XP_AUDFPTWR_AUDFPTWR_SHIFT                  0
#define ADP_XP_AUDFPTWR_AUDFPTWR_DEFAULT_VAL            0

/* reserved0 [31:15] -  */
#define ADP_XP_AUDFPTWR_reserved0_ALIGN                 0
#define ADP_XP_AUDFPTWR_reserved0_BITS                  17
#define ADP_XP_AUDFPTWR_reserved0_MASK                  0xFFFF8000UL
#define ADP_XP_AUDFPTWR_reserved0_SHIFT                 15

/**********************************************************************
 *ADP_XP_AUDFPTRD
 **********************************************************************/
/* AUDFPTRD [14:00] - unsigned */
#define ADP_XP_AUDFPTRD_AUDFPTRD_ALIGN                  0
#define ADP_XP_AUDFPTRD_AUDFPTRD_BITS                   15
#define ADP_XP_AUDFPTRD_AUDFPTRD_MASK                   0x00007FFFUL
#define ADP_XP_AUDFPTRD_AUDFPTRD_SHIFT                  0
#define ADP_XP_AUDFPTRD_AUDFPTRD_DEFAULT_VAL            0

/* reserved0 [31:15] -  */
#define ADP_XP_AUDFPTRD_reserved0_ALIGN                 0
#define ADP_XP_AUDFPTRD_reserved0_BITS                  17
#define ADP_XP_AUDFPTRD_reserved0_MASK                  0xFFFF8000UL
#define ADP_XP_AUDFPTRD_reserved0_SHIFT                 15

/**********************************************************************
 *ADP_AUD_EXTCTL
 **********************************************************************/
/* EXTAUD_INTERFACE_ENABLE [00:00] - boolean */
#define ADP_AUD_EXTCTL_EXTAUD_INTERFACE_ENABLE_ALIGN    0
#define ADP_AUD_EXTCTL_EXTAUD_INTERFACE_ENABLE_BITS     1
#define ADP_AUD_EXTCTL_EXTAUD_INTERFACE_ENABLE_MASK     0x00000001UL
#define ADP_AUD_EXTCTL_EXTAUD_INTERFACE_ENABLE_SHIFT    0
#define ADP_AUD_EXTCTL_EXTAUD_INTERFACE_ENABLE_DISABLE  0
#define ADP_AUD_EXTCTL_EXTAUD_INTERFACE_ENABLE_ENABLE   1

/* EXTAUD_CLOCK_PHASE [01:01] - boolean */
#define ADP_AUD_EXTCTL_EXTAUD_CLOCK_PHASE_ALIGN         0
#define ADP_AUD_EXTCTL_EXTAUD_CLOCK_PHASE_BITS          1
#define ADP_AUD_EXTCTL_EXTAUD_CLOCK_PHASE_MASK          0x00000002UL
#define ADP_AUD_EXTCTL_EXTAUD_CLOCK_PHASE_SHIFT         1
#define ADP_AUD_EXTCTL_EXTAUD_CLOCK_PHASE_NONINVERTED   0
#define ADP_AUD_EXTCTL_EXTAUD_CLOCK_PHASE_INVERTED      1

/* EXTCTL [02:02] - boolean */
#define ADP_AUD_EXTCTL_EXTCTL_ALIGN                     0
#define ADP_AUD_EXTCTL_EXTCTL_BITS                      1
#define ADP_AUD_EXTCTL_EXTCTL_MASK                      0x00000004UL
#define ADP_AUD_EXTCTL_EXTCTL_SHIFT                     2
#define ADP_AUD_EXTCTL_EXTCTL_DEFAULT_VAL               0

/* reserved0 [31:03] -  */
#define ADP_AUD_EXTCTL_reserved0_ALIGN                  0
#define ADP_AUD_EXTCTL_reserved0_BITS                   29
#define ADP_AUD_EXTCTL_reserved0_MASK                   0xFFFFFFF8UL
#define ADP_AUD_EXTCTL_reserved0_SHIFT                  3

/**********************************************************************
 *ADP_AUD_PAUSE_HOLD
 **********************************************************************/
/* PVR_PAUSE_CTL [03:00] - unsigned */
#define ADP_AUD_PAUSE_HOLD_PVR_PAUSE_CTL_ALIGN          0
#define ADP_AUD_PAUSE_HOLD_PVR_PAUSE_CTL_BITS           4
#define ADP_AUD_PAUSE_HOLD_PVR_PAUSE_CTL_MASK           0x0000000FUL
#define ADP_AUD_PAUSE_HOLD_PVR_PAUSE_CTL_SHIFT          0
#define ADP_AUD_PAUSE_HOLD_PVR_PAUSE_CTL_DEFAULT_VAL    6

/* PREFIFO_LEVEL [07:04] - unsigned */
#define ADP_AUD_PAUSE_HOLD_PREFIFO_LEVEL_ALIGN          0
#define ADP_AUD_PAUSE_HOLD_PREFIFO_LEVEL_BITS           4
#define ADP_AUD_PAUSE_HOLD_PREFIFO_LEVEL_MASK           0x000000F0UL
#define ADP_AUD_PAUSE_HOLD_PREFIFO_LEVEL_SHIFT          4
#define ADP_AUD_PAUSE_HOLD_PREFIFO_LEVEL_DEFAULT_VAL    13

/* reserved0 [31:08] -  */
#define ADP_AUD_PAUSE_HOLD_reserved0_ALIGN              0
#define ADP_AUD_PAUSE_HOLD_reserved0_BITS               24
#define ADP_AUD_PAUSE_HOLD_reserved0_MASK               0xFFFFFF00UL
#define ADP_AUD_PAUSE_HOLD_reserved0_SHIFT              8

/**********************************************************************
 *ADP_BAND_SEL
 **********************************************************************/
/* reserved0 [03:00] -  */
#define ADP_BAND_SEL_reserved0_ALIGN                    0
#define ADP_BAND_SEL_reserved0_BITS                     4
#define ADP_BAND_SEL_reserved0_MASK                     0x0000000FUL
#define ADP_BAND_SEL_reserved0_SHIFT                    0

/* AUD_MUX_ID [06:04] - unsigned */
#define ADP_BAND_SEL_AUD_MUX_ID_ALIGN                   0
#define ADP_BAND_SEL_AUD_MUX_ID_BITS                    3
#define ADP_BAND_SEL_AUD_MUX_ID_MASK                    0x00000070UL
#define ADP_BAND_SEL_AUD_MUX_ID_SHIFT                   4
#define ADP_BAND_SEL_AUD_MUX_ID_INBAND0                 0
#define ADP_BAND_SEL_AUD_MUX_ID_INBAND1                 1
#define ADP_BAND_SEL_AUD_MUX_ID_INBAND2                 2
#define ADP_BAND_SEL_AUD_MUX_ID_PLAYBACK0               3
#define ADP_BAND_SEL_AUD_MUX_ID_PLAYBACK1               4
#define ADP_BAND_SEL_AUD_MUX_ID_PLAYBACK2               5

/* reserved1 [07:07] -  */
#define ADP_BAND_SEL_reserved1_ALIGN                    0
#define ADP_BAND_SEL_reserved1_BITS                     1
#define ADP_BAND_SEL_reserved1_MASK                     0x00000080UL
#define ADP_BAND_SEL_reserved1_SHIFT                    7

/* PACKET_LENGTH [15:08] - unsigned */
#define ADP_BAND_SEL_PACKET_LENGTH_ALIGN                0
#define ADP_BAND_SEL_PACKET_LENGTH_BITS                 8
#define ADP_BAND_SEL_PACKET_LENGTH_MASK                 0x0000FF00UL
#define ADP_BAND_SEL_PACKET_LENGTH_SHIFT                8
#define ADP_BAND_SEL_PACKET_LENGTH_DEFAULT_VAL          188

/* reserved2 [31:16] -  */
#define ADP_BAND_SEL_reserved2_ALIGN                    0
#define ADP_BAND_SEL_reserved2_BITS                     16
#define ADP_BAND_SEL_reserved2_MASK                     0xFFFF0000UL
#define ADP_BAND_SEL_reserved2_SHIFT                    16

/**********************************************************************
 *ADP_LINK_STATUS
 **********************************************************************/
/* PKTSYN [00:00] - boolean */
#define ADP_LINK_STATUS_PKTSYN_ALIGN                    0
#define ADP_LINK_STATUS_PKTSYN_BITS                     1
#define ADP_LINK_STATUS_PKTSYN_MASK                     0x00000001UL
#define ADP_LINK_STATUS_PKTSYN_SHIFT                    0
#define ADP_LINK_STATUS_PKTSYN_Not_detect               0
#define ADP_LINK_STATUS_PKTSYN_Detect                   1

/* PIDMTCH [01:01] - boolean */
#define ADP_LINK_STATUS_PIDMTCH_ALIGN                   0
#define ADP_LINK_STATUS_PIDMTCH_BITS                    1
#define ADP_LINK_STATUS_PIDMTCH_MASK                    0x00000002UL
#define ADP_LINK_STATUS_PIDMTCH_SHIFT                   1
#define ADP_LINK_STATUS_PIDMTCH_Not_detect              0
#define ADP_LINK_STATUS_PIDMTCH_Detect                  1

/* PTSDET [02:02] - boolean */
#define ADP_LINK_STATUS_PTSDET_ALIGN                    0
#define ADP_LINK_STATUS_PTSDET_BITS                     1
#define ADP_LINK_STATUS_PTSDET_MASK                     0x00000004UL
#define ADP_LINK_STATUS_PTSDET_SHIFT                    2
#define ADP_LINK_STATUS_PTSDET_Not_detect               0
#define ADP_LINK_STATUS_PTSDET_Detect                   1

/* PCRDET [03:03] - boolean */
#define ADP_LINK_STATUS_PCRDET_ALIGN                    0
#define ADP_LINK_STATUS_PCRDET_BITS                     1
#define ADP_LINK_STATUS_PCRDET_MASK                     0x00000008UL
#define ADP_LINK_STATUS_PCRDET_SHIFT                    3
#define ADP_LINK_STATUS_PCRDET_Not_detect               0
#define ADP_LINK_STATUS_PCRDET_Detect                   1

/* DV_DET [04:04] - boolean */
#define ADP_LINK_STATUS_DV_DET_ALIGN                    0
#define ADP_LINK_STATUS_DV_DET_BITS                     1
#define ADP_LINK_STATUS_DV_DET_MASK                     0x00000010UL
#define ADP_LINK_STATUS_DV_DET_SHIFT                    4
#define ADP_LINK_STATUS_DV_DET_Not_valid                0
#define ADP_LINK_STATUS_DV_DET_Valid                    1

/* PSE_DET [05:05] - boolean */
#define ADP_LINK_STATUS_PSE_DET_ALIGN                   0
#define ADP_LINK_STATUS_PSE_DET_BITS                    1
#define ADP_LINK_STATUS_PSE_DET_MASK                    0x00000020UL
#define ADP_LINK_STATUS_PSE_DET_SHIFT                   5
#define ADP_LINK_STATUS_PSE_DET_Not_detect              0
#define ADP_LINK_STATUS_PSE_DET_Detect                  1

/* HLD_DET [06:06] - boolean */
#define ADP_LINK_STATUS_HLD_DET_ALIGN                   0
#define ADP_LINK_STATUS_HLD_DET_BITS                    1
#define ADP_LINK_STATUS_HLD_DET_MASK                    0x00000040UL
#define ADP_LINK_STATUS_HLD_DET_SHIFT                   6
#define ADP_LINK_STATUS_HLD_DET_Not_detect              0
#define ADP_LINK_STATUS_HLD_DET_Detect                  1

/* PF_OVF [07:07] - boolean */
#define ADP_LINK_STATUS_PF_OVF_ALIGN                    0
#define ADP_LINK_STATUS_PF_OVF_BITS                     1
#define ADP_LINK_STATUS_PF_OVF_MASK                     0x00000080UL
#define ADP_LINK_STATUS_PF_OVF_SHIFT                    7
#define ADP_LINK_STATUS_PF_OVF_Not_overflow             0
#define ADP_LINK_STATUS_PF_OVF_Overflow                 1

/* HOLD [08:08] - boolean */
#define ADP_LINK_STATUS_HOLD_ALIGN                      0
#define ADP_LINK_STATUS_HOLD_BITS                       1
#define ADP_LINK_STATUS_HOLD_MASK                       0x00000100UL
#define ADP_LINK_STATUS_HOLD_SHIFT                      8
#define ADP_LINK_STATUS_HOLD_Not_Hold                   0
#define ADP_LINK_STATUS_HOLD_Hold                       1

/* PAUSE [09:09] - boolean */
#define ADP_LINK_STATUS_PAUSE_ALIGN                     0
#define ADP_LINK_STATUS_PAUSE_BITS                      1
#define ADP_LINK_STATUS_PAUSE_MASK                      0x00000200UL
#define ADP_LINK_STATUS_PAUSE_SHIFT                     9
#define ADP_LINK_STATUS_PAUSE_Not_Pause                 0
#define ADP_LINK_STATUS_PAUSE_Pause                     1

/* PCR_VAL [10:10] - boolean */
#define ADP_LINK_STATUS_PCR_VAL_ALIGN                   0
#define ADP_LINK_STATUS_PCR_VAL_BITS                    1
#define ADP_LINK_STATUS_PCR_VAL_MASK                    0x00000400UL
#define ADP_LINK_STATUS_PCR_VAL_SHIFT                   10
#define ADP_LINK_STATUS_PCR_VAL_Not_valid               0
#define ADP_LINK_STATUS_PCR_VAL_Valid                   1

/* reserved0 [31:11] -  */
#define ADP_LINK_STATUS_reserved0_ALIGN                 0
#define ADP_LINK_STATUS_reserved0_BITS                  21
#define ADP_LINK_STATUS_reserved0_MASK                  0xFFFFF800UL
#define ADP_LINK_STATUS_reserved0_SHIFT                 11

/**********************************************************************
 *ADP_PTS_CTL
 **********************************************************************/
/* CMP_MSK_SEL [03:00] - unsigned */
#define ADP_PTS_CTL_CMP_MSK_SEL_ALIGN                   0
#define ADP_PTS_CTL_CMP_MSK_SEL_BITS                    4
#define ADP_PTS_CTL_CMP_MSK_SEL_MASK                    0x0000000FUL
#define ADP_PTS_CTL_CMP_MSK_SEL_SHIFT                   0
#define ADP_PTS_CTL_CMP_MSK_SEL_DEFAULT_VAL             15

/* IGN_PTS [04:04] - boolean */
#define ADP_PTS_CTL_IGN_PTS_ALIGN                       0
#define ADP_PTS_CTL_IGN_PTS_BITS                        1
#define ADP_PTS_CTL_IGN_PTS_MASK                        0x00000010UL
#define ADP_PTS_CTL_IGN_PTS_SHIFT                       4
#define ADP_PTS_CTL_IGN_PTS_Not_valid                   0
#define ADP_PTS_CTL_IGN_PTS_Valid                       1

/* IGN_ADP [05:05] - boolean */
#define ADP_PTS_CTL_IGN_ADP_ALIGN                       0
#define ADP_PTS_CTL_IGN_ADP_BITS                        1
#define ADP_PTS_CTL_IGN_ADP_MASK                        0x00000020UL
#define ADP_PTS_CTL_IGN_ADP_SHIFT                       5
#define ADP_PTS_CTL_IGN_ADP_Unlock                      0
#define ADP_PTS_CTL_IGN_ADP_dont_Unlock                 1

/* reserved0 [31:06] -  */
#define ADP_PTS_CTL_reserved0_ALIGN                     0
#define ADP_PTS_CTL_reserved0_BITS                      26
#define ADP_PTS_CTL_reserved0_MASK                      0xFFFFFFC0UL
#define ADP_PTS_CTL_reserved0_SHIFT                     6

/**********************************************************************
 *ADP_ADP_MISC0
 **********************************************************************/
/* MISC0 [31:00] - unsigned */
#define ADP_ADP_MISC0_MISC0_ALIGN                       0
#define ADP_ADP_MISC0_MISC0_BITS                        32
#define ADP_ADP_MISC0_MISC0_MASK                        0xFFFFFFFFUL
#define ADP_ADP_MISC0_MISC0_SHIFT                       0
#define ADP_ADP_MISC0_MISC0_DEFAULT_VAL                 21845

/**********************************************************************
 *ADP_ADP_MISC1
 **********************************************************************/
/* MISC1 [31:00] - unsigned */
#define ADP_ADP_MISC1_MISC1_ALIGN                       0
#define ADP_ADP_MISC1_MISC1_BITS                        32
#define ADP_ADP_MISC1_MISC1_MASK                        0xFFFFFFFFUL
#define ADP_ADP_MISC1_MISC1_SHIFT                       0
#define ADP_ADP_MISC1_MISC1_DEFAULT_VAL                 43690

/**********************************************************************
 *ADP_ADP_DNRM2
 **********************************************************************/
/* Dolby_Digital_CMPR2 [07:00] - unsigned */
#define ADP_ADP_DNRM2_Dolby_Digital_CMPR2_ALIGN         0
#define ADP_ADP_DNRM2_Dolby_Digital_CMPR2_BITS          8
#define ADP_ADP_DNRM2_Dolby_Digital_CMPR2_MASK          0x000000FFUL
#define ADP_ADP_DNRM2_Dolby_Digital_CMPR2_SHIFT         0

/* Dolby_Digital_DNRM2 [12:08] - unsigned */
#define ADP_ADP_DNRM2_Dolby_Digital_DNRM2_ALIGN         0
#define ADP_ADP_DNRM2_Dolby_Digital_DNRM2_BITS          5
#define ADP_ADP_DNRM2_Dolby_Digital_DNRM2_MASK          0x00001F00UL
#define ADP_ADP_DNRM2_Dolby_Digital_DNRM2_SHIFT         8

/* reserved0 [15:13] -  */
#define ADP_ADP_DNRM2_reserved0_ALIGN                   0
#define ADP_ADP_DNRM2_reserved0_BITS                    3
#define ADP_ADP_DNRM2_reserved0_MASK                    0x0000E000UL
#define ADP_ADP_DNRM2_reserved0_SHIFT                   13

/* Dematrix_procedure [01:00] - unsigned */
#define ADP_ADP_DNRM2_Dematrix_procedure_ALIGN          0
#define ADP_ADP_DNRM2_Dematrix_procedure_BITS           2
#define ADP_ADP_DNRM2_Dematrix_procedure_MASK           0x00000003UL
#define ADP_ADP_DNRM2_Dematrix_procedure_SHIFT          0

/* Ext_bitstream_present [02:02] - boolean */
#define ADP_ADP_DNRM2_Ext_bitstream_present_ALIGN       0
#define ADP_ADP_DNRM2_Ext_bitstream_present_BITS        1
#define ADP_ADP_DNRM2_Ext_bitstream_present_MASK        0x00000004UL
#define ADP_ADP_DNRM2_Ext_bitstream_present_SHIFT       2

/* Lfe [03:03] - boolean */
#define ADP_ADP_DNRM2_Lfe_ALIGN                         0
#define ADP_ADP_DNRM2_Lfe_BITS                          1
#define ADP_ADP_DNRM2_Lfe_MASK                          0x00000008UL
#define ADP_ADP_DNRM2_Lfe_SHIFT                         3

/* Surround [05:04] - unsigned */
#define ADP_ADP_DNRM2_Surround_ALIGN                    0
#define ADP_ADP_DNRM2_Surround_BITS                     2
#define ADP_ADP_DNRM2_Surround_MASK                     0x00000030UL
#define ADP_ADP_DNRM2_Surround_SHIFT                    4

/* Centre [07:06] - unsigned */
#define ADP_ADP_DNRM2_Centre_ALIGN                      0
#define ADP_ADP_DNRM2_Centre_BITS                       2
#define ADP_ADP_DNRM2_Centre_MASK                       0x000000C0UL
#define ADP_ADP_DNRM2_Centre_SHIFT                      6

/* N_ad_bytes [15:08] - unsigned */
#define ADP_ADP_DNRM2_N_ad_bytes_ALIGN                  0
#define ADP_ADP_DNRM2_N_ad_bytes_BITS                   8
#define ADP_ADP_DNRM2_N_ad_bytes_MASK                   0x0000FF00UL
#define ADP_ADP_DNRM2_N_ad_bytes_SHIFT                  8

/* reserved1 [31:16] -  */
#define ADP_ADP_DNRM2_reserved1_ALIGN                   0
#define ADP_ADP_DNRM2_reserved1_BITS                    16
#define ADP_ADP_DNRM2_reserved1_MASK                    0xFFFF0000UL
#define ADP_ADP_DNRM2_reserved1_SHIFT                   16

/**********************************************************************
 *ADP_ADP_APRDE2
 **********************************************************************/
/* Dolby_Digital_MLEV2 [04:00] - unsigned */
#define ADP_ADP_APRDE2_Dolby_Digital_MLEV2_ALIGN        0
#define ADP_ADP_APRDE2_Dolby_Digital_MLEV2_BITS         5
#define ADP_ADP_APRDE2_Dolby_Digital_MLEV2_MASK         0x0000001FUL
#define ADP_ADP_APRDE2_Dolby_Digital_MLEV2_SHIFT        0

/* Dolby_Digital_RTYPE2 [06:05] - unsigned */
#define ADP_ADP_APRDE2_Dolby_Digital_RTYPE2_ALIGN       0
#define ADP_ADP_APRDE2_Dolby_Digital_RTYPE2_BITS        2
#define ADP_ADP_APRDE2_Dolby_Digital_RTYPE2_MASK        0x00000060UL
#define ADP_ADP_APRDE2_Dolby_Digital_RTYPE2_SHIFT       5

/* Dolby_Digital_APRDE2 [07:07] - boolean */
#define ADP_ADP_APRDE2_Dolby_Digital_APRDE2_ALIGN       0
#define ADP_ADP_APRDE2_Dolby_Digital_APRDE2_BITS        1
#define ADP_ADP_APRDE2_Dolby_Digital_APRDE2_MASK        0x00000080UL
#define ADP_ADP_APRDE2_Dolby_Digital_APRDE2_SHIFT       7

/* Dolby_Digital_LCOD2 [15:08] - unsigned */
#define ADP_ADP_APRDE2_Dolby_Digital_LCOD2_ALIGN        0
#define ADP_ADP_APRDE2_Dolby_Digital_LCOD2_BITS         8
#define ADP_ADP_APRDE2_Dolby_Digital_LCOD2_MASK         0x0000FF00UL
#define ADP_ADP_APRDE2_Dolby_Digital_LCOD2_SHIFT        8

/* reserved0 [07:00] -  */
#define ADP_ADP_APRDE2_reserved0_ALIGN                  0
#define ADP_ADP_APRDE2_reserved0_BITS                   8
#define ADP_ADP_APRDE2_reserved0_MASK                   0x000000FFUL
#define ADP_ADP_APRDE2_reserved0_SHIFT                  0

/* Copyright_id_start [08:08] - boolean */
#define ADP_ADP_APRDE2_Copyright_id_start_ALIGN         0
#define ADP_ADP_APRDE2_Copyright_id_start_BITS          1
#define ADP_ADP_APRDE2_Copyright_id_start_MASK          0x00000100UL
#define ADP_ADP_APRDE2_Copyright_id_start_SHIFT         8

/* Copyright_id_bit [09:09] - boolean */
#define ADP_ADP_APRDE2_Copyright_id_bit_ALIGN           0
#define ADP_ADP_APRDE2_Copyright_id_bit_BITS            1
#define ADP_ADP_APRDE2_Copyright_id_bit_MASK            0x00000200UL
#define ADP_ADP_APRDE2_Copyright_id_bit_SHIFT           9

/* Multilingual_layer [10:10] - boolean */
#define ADP_ADP_APRDE2_Multilingual_layer_ALIGN         0
#define ADP_ADP_APRDE2_Multilingual_layer_BITS          1
#define ADP_ADP_APRDE2_Multilingual_layer_MASK          0x00000400UL
#define ADP_ADP_APRDE2_Multilingual_layer_SHIFT         10

/* Multilingual_fs [11:11] - boolean */
#define ADP_ADP_APRDE2_Multilingual_fs_ALIGN            0
#define ADP_ADP_APRDE2_Multilingual_fs_BITS             1
#define ADP_ADP_APRDE2_Multilingual_fs_MASK             0x00000800UL
#define ADP_ADP_APRDE2_Multilingual_fs_SHIFT            11

/* No_multilingual_channel [14:12] - unsigned */
#define ADP_ADP_APRDE2_No_multilingual_channel_ALIGN    0
#define ADP_ADP_APRDE2_No_multilingual_channel_BITS     3
#define ADP_ADP_APRDE2_No_multilingual_channel_MASK     0x00007000UL
#define ADP_ADP_APRDE2_No_multilingual_channel_SHIFT    12

/* Audio_mix [15:15] - boolean */
#define ADP_ADP_APRDE2_Audio_mix_ALIGN                  0
#define ADP_ADP_APRDE2_Audio_mix_BITS                   1
#define ADP_ADP_APRDE2_Audio_mix_MASK                   0x00008000UL
#define ADP_ADP_APRDE2_Audio_mix_SHIFT                  15

/* reserved1 [31:16] -  */
#define ADP_ADP_APRDE2_reserved1_ALIGN                  0
#define ADP_ADP_APRDE2_reserved1_BITS                   16
#define ADP_ADP_APRDE2_reserved1_MASK                   0xFFFF0000UL
#define ADP_ADP_APRDE2_reserved1_SHIFT                  16

/**********************************************************************
 *ADP_ADP_DNRM1
 **********************************************************************/
/* Dolby_Digital_CMPR1 [07:00] - unsigned */
#define ADP_ADP_DNRM1_Dolby_Digital_CMPR1_ALIGN         0
#define ADP_ADP_DNRM1_Dolby_Digital_CMPR1_BITS          8
#define ADP_ADP_DNRM1_Dolby_Digital_CMPR1_MASK          0x000000FFUL
#define ADP_ADP_DNRM1_Dolby_Digital_CMPR1_SHIFT         0

/* Dolby_Digital_DNRM1 [12:08] - unsigned */
#define ADP_ADP_DNRM1_Dolby_Digital_DNRM1_ALIGN         0
#define ADP_ADP_DNRM1_Dolby_Digital_DNRM1_BITS          5
#define ADP_ADP_DNRM1_Dolby_Digital_DNRM1_MASK          0x00001F00UL
#define ADP_ADP_DNRM1_Dolby_Digital_DNRM1_SHIFT         8

/* reserved0 [15:13] -  */
#define ADP_ADP_DNRM1_reserved0_ALIGN                   0
#define ADP_ADP_DNRM1_reserved0_BITS                    3
#define ADP_ADP_DNRM1_reserved0_MASK                    0x0000E000UL
#define ADP_ADP_DNRM1_reserved0_SHIFT                   13

/* Ext_crc_check [15:00] - unsigned */
#define ADP_ADP_DNRM1_Ext_crc_check_ALIGN               0
#define ADP_ADP_DNRM1_Ext_crc_check_BITS                16
#define ADP_ADP_DNRM1_Ext_crc_check_MASK                0x0000FFFFUL
#define ADP_ADP_DNRM1_Ext_crc_check_SHIFT               0

/* reserved1 [31:16] -  */
#define ADP_ADP_DNRM1_reserved1_ALIGN                   0
#define ADP_ADP_DNRM1_reserved1_BITS                    16
#define ADP_ADP_DNRM1_reserved1_MASK                    0xFFFF0000UL
#define ADP_ADP_DNRM1_reserved1_SHIFT                   16

/**********************************************************************
 *ADP_ADP_APRDE1
 **********************************************************************/
/* Dolby_Digital_MLEV1 [04:00] - unsigned */
#define ADP_ADP_APRDE1_Dolby_Digital_MLEV1_ALIGN        0
#define ADP_ADP_APRDE1_Dolby_Digital_MLEV1_BITS         5
#define ADP_ADP_APRDE1_Dolby_Digital_MLEV1_MASK         0x0000001FUL
#define ADP_ADP_APRDE1_Dolby_Digital_MLEV1_SHIFT        0

/* Dolby_Digital_RTYPE1 [06:05] - unsigned */
#define ADP_ADP_APRDE1_Dolby_Digital_RTYPE1_ALIGN       0
#define ADP_ADP_APRDE1_Dolby_Digital_RTYPE1_BITS        2
#define ADP_ADP_APRDE1_Dolby_Digital_RTYPE1_MASK        0x00000060UL
#define ADP_ADP_APRDE1_Dolby_Digital_RTYPE1_SHIFT       5

/* Dolby_Digital_APRDE1 [07:07] - boolean */
#define ADP_ADP_APRDE1_Dolby_Digital_APRDE1_ALIGN       0
#define ADP_ADP_APRDE1_Dolby_Digital_APRDE1_BITS        1
#define ADP_ADP_APRDE1_Dolby_Digital_APRDE1_MASK        0x00000080UL
#define ADP_ADP_APRDE1_Dolby_Digital_APRDE1_SHIFT       7

/* Dolby_Digital_LCOD1 [15:08] - unsigned */
#define ADP_ADP_APRDE1_Dolby_Digital_LCOD1_ALIGN        0
#define ADP_ADP_APRDE1_Dolby_Digital_LCOD1_BITS         8
#define ADP_ADP_APRDE1_Dolby_Digital_LCOD1_MASK         0x0000FF00UL
#define ADP_ADP_APRDE1_Dolby_Digital_LCOD1_SHIFT        8

/* Ext_length [10:00] - unsigned */
#define ADP_ADP_APRDE1_Ext_length_ALIGN                 0
#define ADP_ADP_APRDE1_Ext_length_BITS                  11
#define ADP_ADP_APRDE1_Ext_length_MASK                  0x000007FFUL
#define ADP_ADP_APRDE1_Ext_length_SHIFT                 0

/* Ext_id_bit [11:11] - boolean */
#define ADP_ADP_APRDE1_Ext_id_bit_ALIGN                 0
#define ADP_ADP_APRDE1_Ext_id_bit_BITS                  1
#define ADP_ADP_APRDE1_Ext_id_bit_MASK                  0x00000800UL
#define ADP_ADP_APRDE1_Ext_id_bit_SHIFT                 11

/* reserved0 [15:12] -  */
#define ADP_ADP_APRDE1_reserved0_ALIGN                  0
#define ADP_ADP_APRDE1_reserved0_BITS                   4
#define ADP_ADP_APRDE1_reserved0_MASK                   0x0000F000UL
#define ADP_ADP_APRDE1_reserved0_SHIFT                  12

/* reserved1 [31:16] -  */
#define ADP_ADP_APRDE1_reserved1_ALIGN                  0
#define ADP_ADP_APRDE1_reserved1_BITS                   16
#define ADP_ADP_APRDE1_reserved1_MASK                   0xFFFF0000UL
#define ADP_ADP_APRDE1_reserved1_SHIFT                  16

/**********************************************************************
 *ADP_ADP_ADP_BS_STAT
 **********************************************************************/
/* Dolby_Digital_CMIX [01:00] - unsigned */
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CMIX_ALIGN    0
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CMIX_BITS     2
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CMIX_MASK     0x00000003UL
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CMIX_SHIFT    0

/* Dolby_Digital_SMIX [03:02] - unsigned */
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_SMIX_ALIGN    0
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_SMIX_BITS     2
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_SMIX_MASK     0x0000000CUL
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_SMIX_SHIFT    2

/* Dolby_Digital_DSUR [05:04] - unsigned */
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_DSUR_ALIGN    0
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_DSUR_BITS     2
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_DSUR_MASK     0x00000030UL
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_DSUR_SHIFT    4

/* not_used1 [07:06] - unsigned */
#define ADP_ADP_ADP_BS_STAT_not_used1_ALIGN             0
#define ADP_ADP_ADP_BS_STAT_not_used1_BITS              2
#define ADP_ADP_ADP_BS_STAT_not_used1_MASK              0x000000C0UL
#define ADP_ADP_ADP_BS_STAT_not_used1_SHIFT             6

/* Dolby_Digital_BSMOD [10:08] - unsigned */
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_BSMOD_ALIGN   0
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_BSMOD_BITS    3
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_BSMOD_MASK    0x00000700UL
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_BSMOD_SHIFT   8

/* Dolby_Digital_ORIGBS [11:11] - unsigned */
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_ORIGBS_ALIGN  0
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_ORIGBS_BITS   1
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_ORIGBS_MASK   0x00000800UL
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_ORIGBS_SHIFT  11

/* Dolby_Digital_CYPRHT [12:12] - boolean */
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CYPRHT_ALIGN  0
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CYPRHT_BITS   1
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CYPRHT_MASK   0x00001000UL
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_CYPRHT_SHIFT  12

/* Dolby_Digital_LFEON [13:13] - boolean */
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_LFEON_ALIGN   0
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_LFEON_BITS    1
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_LFEON_MASK    0x00002000UL
#define ADP_ADP_ADP_BS_STAT_Dolby_Digital_LFEON_SHIFT   13

/* reserved0 [07:00] -  */
#define ADP_ADP_ADP_BS_STAT_reserved0_ALIGN             0
#define ADP_ADP_ADP_BS_STAT_reserved0_BITS              8
#define ADP_ADP_ADP_BS_STAT_reserved0_MASK              0x000000FFUL
#define ADP_ADP_ADP_BS_STAT_reserved0_SHIFT             0

/* MPEG_EMPHASIS [09:08] - unsigned */
#define ADP_ADP_ADP_BS_STAT_MPEG_EMPHASIS_ALIGN         0
#define ADP_ADP_ADP_BS_STAT_MPEG_EMPHASIS_BITS          2
#define ADP_ADP_ADP_BS_STAT_MPEG_EMPHASIS_MASK          0x00000300UL
#define ADP_ADP_ADP_BS_STAT_MPEG_EMPHASIS_SHIFT         8

/* MPEG_PRIVATE [10:10] - boolean */
#define ADP_ADP_ADP_BS_STAT_MPEG_PRIVATE_ALIGN          0
#define ADP_ADP_ADP_BS_STAT_MPEG_PRIVATE_BITS           1
#define ADP_ADP_ADP_BS_STAT_MPEG_PRIVATE_MASK           0x00000400UL
#define ADP_ADP_ADP_BS_STAT_MPEG_PRIVATE_SHIFT          10

/* MPEG_ORIGBS [11:11] - boolean */
#define ADP_ADP_ADP_BS_STAT_MPEG_ORIGBS_ALIGN           0
#define ADP_ADP_ADP_BS_STAT_MPEG_ORIGBS_BITS            1
#define ADP_ADP_ADP_BS_STAT_MPEG_ORIGBS_MASK            0x00000800UL
#define ADP_ADP_ADP_BS_STAT_MPEG_ORIGBS_SHIFT           11

/* MPEG_CPYRIT [12:12] - boolean */
#define ADP_ADP_ADP_BS_STAT_MPEG_CPYRIT_ALIGN           0
#define ADP_ADP_ADP_BS_STAT_MPEG_CPYRIT_BITS            1
#define ADP_ADP_ADP_BS_STAT_MPEG_CPYRIT_MASK            0x00001000UL
#define ADP_ADP_ADP_BS_STAT_MPEG_CPYRIT_SHIFT           12

/* reserved1 [13:13] -  */
#define ADP_ADP_ADP_BS_STAT_reserved1_ALIGN             0
#define ADP_ADP_ADP_BS_STAT_reserved1_BITS              1
#define ADP_ADP_ADP_BS_STAT_reserved1_MASK              0x00002000UL
#define ADP_ADP_ADP_BS_STAT_reserved1_SHIFT             13

/* reserved2 [31:14] -  */
#define ADP_ADP_ADP_BS_STAT_reserved2_ALIGN             0
#define ADP_ADP_ADP_BS_STAT_reserved2_BITS              18
#define ADP_ADP_ADP_BS_STAT_reserved2_MASK              0xFFFFC000UL
#define ADP_ADP_ADP_BS_STAT_reserved2_SHIFT             14

/**********************************************************************
 *ADP_ADP_FS_CRC
 **********************************************************************/
/* CRC_CNT [07:00] - unsigned */
#define ADP_ADP_FS_CRC_CRC_CNT_ALIGN                    0
#define ADP_ADP_FS_CRC_CRC_CNT_BITS                     8
#define ADP_ADP_FS_CRC_CRC_CNT_MASK                     0x000000FFUL
#define ADP_ADP_FS_CRC_CRC_CNT_SHIFT                    0

/* Dolby_Digital_FRMSIZ [13:08] - unsigned */
#define ADP_ADP_FS_CRC_Dolby_Digital_FRMSIZ_ALIGN       0
#define ADP_ADP_FS_CRC_Dolby_Digital_FRMSIZ_BITS        6
#define ADP_ADP_FS_CRC_Dolby_Digital_FRMSIZ_MASK        0x00003F00UL
#define ADP_ADP_FS_CRC_Dolby_Digital_FRMSIZ_SHIFT       8

/* Dolby_Digital_FSCOD [15:14] - unsigned */
#define ADP_ADP_FS_CRC_Dolby_Digital_FSCOD_ALIGN        0
#define ADP_ADP_FS_CRC_Dolby_Digital_FSCOD_BITS         2
#define ADP_ADP_FS_CRC_Dolby_Digital_FSCOD_MASK         0x0000C000UL
#define ADP_ADP_FS_CRC_Dolby_Digital_FSCOD_SHIFT        14

/* CRC_CNT1 [07:00] - unsigned */
#define ADP_ADP_FS_CRC_CRC_CNT1_ALIGN                   0
#define ADP_ADP_FS_CRC_CRC_CNT1_BITS                    8
#define ADP_ADP_FS_CRC_CRC_CNT1_MASK                    0x000000FFUL
#define ADP_ADP_FS_CRC_CRC_CNT1_SHIFT                   0

/* MPEG_BIT_RATE_INDEX [11:08] - unsigned */
#define ADP_ADP_FS_CRC_MPEG_BIT_RATE_INDEX_ALIGN        0
#define ADP_ADP_FS_CRC_MPEG_BIT_RATE_INDEX_BITS         4
#define ADP_ADP_FS_CRC_MPEG_BIT_RATE_INDEX_MASK         0x00000F00UL
#define ADP_ADP_FS_CRC_MPEG_BIT_RATE_INDEX_SHIFT        8

/* MPEG_ID [12:12] - boolean */
#define ADP_ADP_FS_CRC_MPEG_ID_ALIGN                    0
#define ADP_ADP_FS_CRC_MPEG_ID_BITS                     1
#define ADP_ADP_FS_CRC_MPEG_ID_MASK                     0x00001000UL
#define ADP_ADP_FS_CRC_MPEG_ID_SHIFT                    12

/* not_used [13:13] - boolean */
#define ADP_ADP_FS_CRC_not_used_ALIGN                   0
#define ADP_ADP_FS_CRC_not_used_BITS                    1
#define ADP_ADP_FS_CRC_not_used_MASK                    0x00002000UL
#define ADP_ADP_FS_CRC_not_used_SHIFT                   13

/* MPEG_SP_RATE [15:14] - unsigned */
#define ADP_ADP_FS_CRC_MPEG_SP_RATE_ALIGN               0
#define ADP_ADP_FS_CRC_MPEG_SP_RATE_BITS                2
#define ADP_ADP_FS_CRC_MPEG_SP_RATE_MASK                0x0000C000UL
#define ADP_ADP_FS_CRC_MPEG_SP_RATE_SHIFT               14

/* reserved0 [31:16] -  */
#define ADP_ADP_FS_CRC_reserved0_ALIGN                  0
#define ADP_ADP_FS_CRC_reserved0_BITS                   16
#define ADP_ADP_FS_CRC_reserved0_MASK                   0xFFFF0000UL
#define ADP_ADP_FS_CRC_reserved0_SHIFT                  16

/**********************************************************************
 *ADP_ADP_LOCK
 **********************************************************************/
/* Lock_Status [01:00] - unsigned */
#define ADP_ADP_LOCK_Lock_Status_ALIGN                  0
#define ADP_ADP_LOCK_Lock_Status_BITS                   2
#define ADP_ADP_LOCK_Lock_Status_MASK                   0x00000003UL
#define ADP_ADP_LOCK_Lock_Status_SHIFT                  0

/* SAVED_OFE [02:02] - boolean */
#define ADP_ADP_LOCK_SAVED_OFE_ALIGN                    0
#define ADP_ADP_LOCK_SAVED_OFE_BITS                     1
#define ADP_ADP_LOCK_SAVED_OFE_MASK                     0x00000004UL
#define ADP_ADP_LOCK_SAVED_OFE_SHIFT                    2

/* TIME_OUT [03:03] - boolean */
#define ADP_ADP_LOCK_TIME_OUT_ALIGN                     0
#define ADP_ADP_LOCK_TIME_OUT_BITS                      1
#define ADP_ADP_LOCK_TIME_OUT_MASK                      0x00000008UL
#define ADP_ADP_LOCK_TIME_OUT_SHIFT                     3

/* SCHD_ERR [04:04] - unsigned */
#define ADP_ADP_LOCK_SCHD_ERR_ALIGN                     0
#define ADP_ADP_LOCK_SCHD_ERR_BITS                      1
#define ADP_ADP_LOCK_SCHD_ERR_MASK                      0x00000010UL
#define ADP_ADP_LOCK_SCHD_ERR_SHIFT                     4

/* ILLEGAL_SIZE [05:05] - boolean */
#define ADP_ADP_LOCK_ILLEGAL_SIZE_ALIGN                 0
#define ADP_ADP_LOCK_ILLEGAL_SIZE_BITS                  1
#define ADP_ADP_LOCK_ILLEGAL_SIZE_MASK                  0x00000020UL
#define ADP_ADP_LOCK_ILLEGAL_SIZE_SHIFT                 5

/* CORR_SYNC [06:06] - boolean */
#define ADP_ADP_LOCK_CORR_SYNC_ALIGN                    0
#define ADP_ADP_LOCK_CORR_SYNC_BITS                     1
#define ADP_ADP_LOCK_CORR_SYNC_MASK                     0x00000040UL
#define ADP_ADP_LOCK_CORR_SYNC_SHIFT                    6

/* BAD_START [07:07] - boolean */
#define ADP_ADP_LOCK_BAD_START_ALIGN                    0
#define ADP_ADP_LOCK_BAD_START_BITS                     1
#define ADP_ADP_LOCK_BAD_START_MASK                     0x00000080UL
#define ADP_ADP_LOCK_BAD_START_SHIFT                    7

/* Dolby_Digital_ACMOD [10:08] - unsigned */
#define ADP_ADP_LOCK_Dolby_Digital_ACMOD_ALIGN          0
#define ADP_ADP_LOCK_Dolby_Digital_ACMOD_BITS           3
#define ADP_ADP_LOCK_Dolby_Digital_ACMOD_MASK           0x00000700UL
#define ADP_ADP_LOCK_Dolby_Digital_ACMOD_SHIFT          8

/* Dolby_Digital_BSID [15:11] - unsigned */
#define ADP_ADP_LOCK_Dolby_Digital_BSID_ALIGN           0
#define ADP_ADP_LOCK_Dolby_Digital_BSID_BITS            5
#define ADP_ADP_LOCK_Dolby_Digital_BSID_MASK            0x0000F800UL
#define ADP_ADP_LOCK_Dolby_Digital_BSID_SHIFT           11

/* MPEG_CHMOD [09:08] - unsigned */
#define ADP_ADP_LOCK_MPEG_CHMOD_ALIGN                   0
#define ADP_ADP_LOCK_MPEG_CHMOD_BITS                    2
#define ADP_ADP_LOCK_MPEG_CHMOD_MASK                    0x00000300UL
#define ADP_ADP_LOCK_MPEG_CHMOD_SHIFT                   8

/* MPEG_MODE_EXTENSION [11:10] - unsigned */
#define ADP_ADP_LOCK_MPEG_MODE_EXTENSION_ALIGN          0
#define ADP_ADP_LOCK_MPEG_MODE_EXTENSION_BITS           2
#define ADP_ADP_LOCK_MPEG_MODE_EXTENSION_MASK           0x00000C00UL
#define ADP_ADP_LOCK_MPEG_MODE_EXTENSION_SHIFT          10

/* reserved0 [13:12] -  */
#define ADP_ADP_LOCK_reserved0_ALIGN                    0
#define ADP_ADP_LOCK_reserved0_BITS                     2
#define ADP_ADP_LOCK_reserved0_MASK                     0x00003000UL
#define ADP_ADP_LOCK_reserved0_SHIFT                    12

/* MPEG_LAYER_ID [15:14] - unsigned */
#define ADP_ADP_LOCK_MPEG_LAYER_ID_ALIGN                0
#define ADP_ADP_LOCK_MPEG_LAYER_ID_BITS                 2
#define ADP_ADP_LOCK_MPEG_LAYER_ID_MASK                 0x0000C000UL
#define ADP_ADP_LOCK_MPEG_LAYER_ID_SHIFT                14

/* reserved1 [31:16] -  */
#define ADP_ADP_LOCK_reserved1_ALIGN                    0
#define ADP_ADP_LOCK_reserved1_BITS                     16
#define ADP_ADP_LOCK_reserved1_MASK                     0xFFFF0000UL
#define ADP_ADP_LOCK_reserved1_SHIFT                    16

/**********************************************************************
 *ADP_ADP_ERR_STAT
 **********************************************************************/
/* INFIFO_E [00:00] - boolean */
#define ADP_ADP_ERR_STAT_INFIFO_E_ALIGN                 0
#define ADP_ADP_ERR_STAT_INFIFO_E_BITS                  1
#define ADP_ADP_ERR_STAT_INFIFO_E_MASK                  0x00000001UL
#define ADP_ADP_ERR_STAT_INFIFO_E_SHIFT                 0

/* INFIFO_F [01:01] - boolean */
#define ADP_ADP_ERR_STAT_INFIFO_F_ALIGN                 0
#define ADP_ADP_ERR_STAT_INFIFO_F_BITS                  1
#define ADP_ADP_ERR_STAT_INFIFO_F_MASK                  0x00000002UL
#define ADP_ADP_ERR_STAT_INFIFO_F_SHIFT                 1

/* OFIFO_E [02:02] - boolean */
#define ADP_ADP_ERR_STAT_OFIFO_E_ALIGN                  0
#define ADP_ADP_ERR_STAT_OFIFO_E_BITS                   1
#define ADP_ADP_ERR_STAT_OFIFO_E_MASK                   0x00000004UL
#define ADP_ADP_ERR_STAT_OFIFO_E_SHIFT                  2

/* OFIFO_F [03:03] - boolean */
#define ADP_ADP_ERR_STAT_OFIFO_F_ALIGN                  0
#define ADP_ADP_ERR_STAT_OFIFO_F_BITS                   1
#define ADP_ADP_ERR_STAT_OFIFO_F_MASK                   0x00000008UL
#define ADP_ADP_ERR_STAT_OFIFO_F_SHIFT                  3

/* CRC_ERR [04:04] - boolean */
#define ADP_ADP_ERR_STAT_CRC_ERR_ALIGN                  0
#define ADP_ADP_ERR_STAT_CRC_ERR_BITS                   1
#define ADP_ADP_ERR_STAT_CRC_ERR_MASK                   0x00000010UL
#define ADP_ADP_ERR_STAT_CRC_ERR_SHIFT                  4

/* MODE_CHG [05:05] - boolean */
#define ADP_ADP_ERR_STAT_MODE_CHG_ALIGN                 0
#define ADP_ADP_ERR_STAT_MODE_CHG_BITS                  1
#define ADP_ADP_ERR_STAT_MODE_CHG_MASK                  0x00000020UL
#define ADP_ADP_ERR_STAT_MODE_CHG_SHIFT                 5

/* InFIFO_Underrun [06:06] - boolean */
#define ADP_ADP_ERR_STAT_InFIFO_Underrun_ALIGN          0
#define ADP_ADP_ERR_STAT_InFIFO_Underrun_BITS           1
#define ADP_ADP_ERR_STAT_InFIFO_Underrun_MASK           0x00000040UL
#define ADP_ADP_ERR_STAT_InFIFO_Underrun_SHIFT          6

/* LAYER_CHG [07:07] - boolean */
#define ADP_ADP_ERR_STAT_LAYER_CHG_ALIGN                0
#define ADP_ADP_ERR_STAT_LAYER_CHG_BITS                 1
#define ADP_ADP_ERR_STAT_LAYER_CHG_MASK                 0x00000080UL
#define ADP_ADP_ERR_STAT_LAYER_CHG_SHIFT                7

/* SEU_ERR [15:08] - unsigned */
#define ADP_ADP_ERR_STAT_SEU_ERR_ALIGN                  0
#define ADP_ADP_ERR_STAT_SEU_ERR_BITS                   8
#define ADP_ADP_ERR_STAT_SEU_ERR_MASK                   0x0000FF00UL
#define ADP_ADP_ERR_STAT_SEU_ERR_SHIFT                  8

/* reserved0 [31:16] -  */
#define ADP_ADP_ERR_STAT_reserved0_ALIGN                0
#define ADP_ADP_ERR_STAT_reserved0_BITS                 16
#define ADP_ADP_ERR_STAT_reserved0_MASK                 0xFFFF0000UL
#define ADP_ADP_ERR_STAT_reserved0_SHIFT                16

/**********************************************************************
 *ADP_ADP_DRSC
 **********************************************************************/
/* Dolby_Digital_DRCCS [06:00] - unsigned */
#define ADP_ADP_DRSC_Dolby_Digital_DRCCS_ALIGN          0
#define ADP_ADP_DRSC_Dolby_Digital_DRCCS_BITS           7
#define ADP_ADP_DRSC_Dolby_Digital_DRCCS_MASK           0x0000007FUL
#define ADP_ADP_DRSC_Dolby_Digital_DRCCS_SHIFT          0

/* RMPDWN [07:07] - boolean */
#define ADP_ADP_DRSC_RMPDWN_ALIGN                       0
#define ADP_ADP_DRSC_RMPDWN_BITS                        1
#define ADP_ADP_DRSC_RMPDWN_MASK                        0x00000080UL
#define ADP_ADP_DRSC_RMPDWN_SHIFT                       7

/* Dolby_Digital_DRCBS [14:08] - unsigned */
#define ADP_ADP_DRSC_Dolby_Digital_DRCBS_ALIGN          0
#define ADP_ADP_DRSC_Dolby_Digital_DRCBS_BITS           7
#define ADP_ADP_DRSC_Dolby_Digital_DRCBS_MASK           0x00007F00UL
#define ADP_ADP_DRSC_Dolby_Digital_DRCBS_SHIFT          8

/* DTOUT_EN [15:15] - boolean */
#define ADP_ADP_DRSC_DTOUT_EN_ALIGN                     0
#define ADP_ADP_DRSC_DTOUT_EN_BITS                      1
#define ADP_ADP_DRSC_DTOUT_EN_MASK                      0x00008000UL
#define ADP_ADP_DRSC_DTOUT_EN_SHIFT                     15

/* reserved0 [31:16] -  */
#define ADP_ADP_DRSC_reserved0_ALIGN                    0
#define ADP_ADP_DRSC_reserved0_BITS                     16
#define ADP_ADP_DRSC_reserved0_MASK                     0xFFFF0000UL
#define ADP_ADP_DRSC_reserved0_SHIFT                    16

/**********************************************************************
 *ADP_ADP_CTRL
 **********************************************************************/
/* VCO_RAT [01:00] - unsigned */
#define ADP_ADP_CTRL_VCO_RAT_ALIGN                      0
#define ADP_ADP_CTRL_VCO_RAT_BITS                       2
#define ADP_ADP_CTRL_VCO_RAT_MASK                       0x00000003UL
#define ADP_ADP_CTRL_VCO_RAT_SHIFT                      0
#define ADP_ADP_CTRL_VCO_RAT_re_served                  0
#define ADP_ADP_CTRL_VCO_RAT_d256                       1
#define ADP_ADP_CTRL_VCO_RAT_d384                       2
#define ADP_ADP_CTRL_VCO_RAT_d512                       3

/* Dolby_Digital_PCM_PRC [02:02] - boolean */
#define ADP_ADP_CTRL_Dolby_Digital_PCM_PRC_ALIGN        0
#define ADP_ADP_CTRL_Dolby_Digital_PCM_PRC_BITS         1
#define ADP_ADP_CTRL_Dolby_Digital_PCM_PRC_MASK         0x00000004UL
#define ADP_ADP_CTRL_Dolby_Digital_PCM_PRC_SHIFT        2
#define ADP_ADP_CTRL_Dolby_Digital_PCM_PRC_b16          0
#define ADP_ADP_CTRL_Dolby_Digital_PCM_PRC_b18          1

/* UNLOCK [03:03] - boolean */
#define ADP_ADP_CTRL_UNLOCK_ALIGN                       0
#define ADP_ADP_CTRL_UNLOCK_BITS                        1
#define ADP_ADP_CTRL_UNLOCK_MASK                        0x00000008UL
#define ADP_ADP_CTRL_UNLOCK_SHIFT                       3
#define ADP_ADP_CTRL_UNLOCK_NORMAL                      0
#define ADP_ADP_CTRL_UNLOCK_SET                         1

/* Dolby_Digital_PAR_MUTE [04:04] - boolean */
#define ADP_ADP_CTRL_Dolby_Digital_PAR_MUTE_ALIGN       0
#define ADP_ADP_CTRL_Dolby_Digital_PAR_MUTE_BITS        1
#define ADP_ADP_CTRL_Dolby_Digital_PAR_MUTE_MASK        0x00000010UL
#define ADP_ADP_CTRL_Dolby_Digital_PAR_MUTE_SHIFT       4

/* PRF_CNSUB [05:05] - boolean */
#define ADP_ADP_CTRL_PRF_CNSUB_ALIGN                    0
#define ADP_ADP_CTRL_PRF_CNSUB_BITS                     1
#define ADP_ADP_CTRL_PRF_CNSUB_MASK                     0x00000020UL
#define ADP_ADP_CTRL_PRF_CNSUB_SHIFT                    5
#define ADP_ADP_CTRL_PRF_CNSUB_Consumer                 0
#define ADP_ADP_CTRL_PRF_CNSUB_Professional             1

/* I2S_MODE [06:06] - boolean */
#define ADP_ADP_CTRL_I2S_MODE_ALIGN                     0
#define ADP_ADP_CTRL_I2S_MODE_BITS                      1
#define ADP_ADP_CTRL_I2S_MODE_MASK                      0x00000040UL
#define ADP_ADP_CTRL_I2S_MODE_SHIFT                     6
#define ADP_ADP_CTRL_I2S_MODE_PCM                       0
#define ADP_ADP_CTRL_I2S_MODE_I2S                       1

/* Dolby_Digital_BIT_SYNC [07:07] - boolean */
#define ADP_ADP_CTRL_Dolby_Digital_BIT_SYNC_ALIGN       0
#define ADP_ADP_CTRL_Dolby_Digital_BIT_SYNC_BITS        1
#define ADP_ADP_CTRL_Dolby_Digital_BIT_SYNC_MASK        0x00000080UL
#define ADP_ADP_CTRL_Dolby_Digital_BIT_SYNC_SHIFT       7
#define ADP_ADP_CTRL_Dolby_Digital_BIT_SYNC_NORMAL      0
#define ADP_ADP_CTRL_Dolby_Digital_BIT_SYNC_SET         1

/* AUD_MODE [10:08] - unsigned */
#define ADP_ADP_CTRL_AUD_MODE_ALIGN                     0
#define ADP_ADP_CTRL_AUD_MODE_BITS                      3
#define ADP_ADP_CTRL_AUD_MODE_MASK                      0x00000700UL
#define ADP_ADP_CTRL_AUD_MODE_SHIFT                     8

/* PCM_BPSB [11:11] - boolean */
#define ADP_ADP_CTRL_PCM_BPSB_ALIGN                     0
#define ADP_ADP_CTRL_PCM_BPSB_BITS                      1
#define ADP_ADP_CTRL_PCM_BPSB_MASK                      0x00000800UL
#define ADP_ADP_CTRL_PCM_BPSB_SHIFT                     11

/* Dolby_Digital_COMPRESS [13:12] - unsigned */
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_ALIGN       0
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_BITS        2
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_MASK        0x00003000UL
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_SHIFT       12
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_no_compress 0
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_Line_Mode   1
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_RF_mode     2
#define ADP_ADP_CTRL_Dolby_Digital_COMPRESS_re_served   3

/* MASKB [14:14] - boolean */
#define ADP_ADP_CTRL_MASKB_ALIGN                        0
#define ADP_ADP_CTRL_MASKB_BITS                         1
#define ADP_ADP_CTRL_MASKB_MASK                         0x00004000UL
#define ADP_ADP_CTRL_MASKB_SHIFT                        14

/* HARD_MUTE [15:15] - boolean */
#define ADP_ADP_CTRL_HARD_MUTE_ALIGN                    0
#define ADP_ADP_CTRL_HARD_MUTE_BITS                     1
#define ADP_ADP_CTRL_HARD_MUTE_MASK                     0x00008000UL
#define ADP_ADP_CTRL_HARD_MUTE_SHIFT                    15
#define ADP_ADP_CTRL_HARD_MUTE_NORMAL                   0
#define ADP_ADP_CTRL_HARD_MUTE_SET                      1

/* reserved0 [31:16] -  */
#define ADP_ADP_CTRL_reserved0_ALIGN                    0
#define ADP_ADP_CTRL_reserved0_BITS                     16
#define ADP_ADP_CTRL_reserved0_MASK                     0xFFFF0000UL
#define ADP_ADP_CTRL_reserved0_SHIFT                    16

/**********************************************************************
 *ADP_ADP_TEST_TONE
 **********************************************************************/
/* ADP_RESET [00:00] - boolean */
#define ADP_ADP_TEST_TONE_ADP_RESET_ALIGN               0
#define ADP_ADP_TEST_TONE_ADP_RESET_BITS                1
#define ADP_ADP_TEST_TONE_ADP_RESET_MASK                0x00000001UL
#define ADP_ADP_TEST_TONE_ADP_RESET_SHIFT               0
#define ADP_ADP_TEST_TONE_ADP_RESET_NORMAL              0
#define ADP_ADP_TEST_TONE_ADP_RESET_RESET               1

/* SINGLE_TEST_TONE [01:01] - boolean */
#define ADP_ADP_TEST_TONE_SINGLE_TEST_TONE_ALIGN        0
#define ADP_ADP_TEST_TONE_SINGLE_TEST_TONE_BITS         1
#define ADP_ADP_TEST_TONE_SINGLE_TEST_TONE_MASK         0x00000002UL
#define ADP_ADP_TEST_TONE_SINGLE_TEST_TONE_SHIFT        1
#define ADP_ADP_TEST_TONE_SINGLE_TEST_TONE_DISABLE      0
#define ADP_ADP_TEST_TONE_SINGLE_TEST_TONE_ENABLE       1

/* DUAL_TEST_TONE [02:02] - boolean */
#define ADP_ADP_TEST_TONE_DUAL_TEST_TONE_ALIGN          0
#define ADP_ADP_TEST_TONE_DUAL_TEST_TONE_BITS           1
#define ADP_ADP_TEST_TONE_DUAL_TEST_TONE_MASK           0x00000004UL
#define ADP_ADP_TEST_TONE_DUAL_TEST_TONE_SHIFT          2
#define ADP_ADP_TEST_TONE_DUAL_TEST_TONE_DISABLE        0
#define ADP_ADP_TEST_TONE_DUAL_TEST_TONE_ENABLE         1

/* IGN_CRC [03:03] - boolean */
#define ADP_ADP_TEST_TONE_IGN_CRC_ALIGN                 0
#define ADP_ADP_TEST_TONE_IGN_CRC_BITS                  1
#define ADP_ADP_TEST_TONE_IGN_CRC_MASK                  0x00000008UL
#define ADP_ADP_TEST_TONE_IGN_CRC_SHIFT                 3
#define ADP_ADP_TEST_TONE_IGN_CRC_DISABLE               0
#define ADP_ADP_TEST_TONE_IGN_CRC_ENABLE                1

/* IGN_TIMEOUT [04:04] - boolean */
#define ADP_ADP_TEST_TONE_IGN_TIMEOUT_ALIGN             0
#define ADP_ADP_TEST_TONE_IGN_TIMEOUT_BITS              1
#define ADP_ADP_TEST_TONE_IGN_TIMEOUT_MASK              0x00000010UL
#define ADP_ADP_TEST_TONE_IGN_TIMEOUT_SHIFT             4
#define ADP_ADP_TEST_TONE_IGN_TIMEOUT_DISABLE           0
#define ADP_ADP_TEST_TONE_IGN_TIMEOUT_ENABLE            1

/* TRACK_FSCOD [05:05] - boolean */
#define ADP_ADP_TEST_TONE_TRACK_FSCOD_ALIGN             0
#define ADP_ADP_TEST_TONE_TRACK_FSCOD_BITS              1
#define ADP_ADP_TEST_TONE_TRACK_FSCOD_MASK              0x00000020UL
#define ADP_ADP_TEST_TONE_TRACK_FSCOD_SHIFT             5
#define ADP_ADP_TEST_TONE_TRACK_FSCOD_DISABLE           0
#define ADP_ADP_TEST_TONE_TRACK_FSCOD_ENABLE            1

/* Dolby_Digital_DIALNORM_EN [06:06] - unsigned */
#define ADP_ADP_TEST_TONE_Dolby_Digital_DIALNORM_EN_ALIGN 0
#define ADP_ADP_TEST_TONE_Dolby_Digital_DIALNORM_EN_BITS 1
#define ADP_ADP_TEST_TONE_Dolby_Digital_DIALNORM_EN_MASK 0x00000040UL
#define ADP_ADP_TEST_TONE_Dolby_Digital_DIALNORM_EN_SHIFT 6
#define ADP_ADP_TEST_TONE_Dolby_Digital_DIALNORM_EN_DISABLE 0
#define ADP_ADP_TEST_TONE_Dolby_Digital_DIALNORM_EN_ENABLE 1

/* SPDIFCOPY_EN [07:07] - boolean */
#define ADP_ADP_TEST_TONE_SPDIFCOPY_EN_ALIGN            0
#define ADP_ADP_TEST_TONE_SPDIFCOPY_EN_BITS             1
#define ADP_ADP_TEST_TONE_SPDIFCOPY_EN_MASK             0x00000080UL
#define ADP_ADP_TEST_TONE_SPDIFCOPY_EN_SHIFT            7
#define ADP_ADP_TEST_TONE_SPDIFCOPY_EN_DISABLE          0
#define ADP_ADP_TEST_TONE_SPDIFCOPY_EN_ENABLE           1

/* CATEGORY_CODE [15:08] - unsigned */
#define ADP_ADP_TEST_TONE_CATEGORY_CODE_ALIGN           0
#define ADP_ADP_TEST_TONE_CATEGORY_CODE_BITS            8
#define ADP_ADP_TEST_TONE_CATEGORY_CODE_MASK            0x0000FF00UL
#define ADP_ADP_TEST_TONE_CATEGORY_CODE_SHIFT           8

/* reserved0 [31:16] -  */
#define ADP_ADP_TEST_TONE_reserved0_ALIGN               0
#define ADP_ADP_TEST_TONE_reserved0_BITS                16
#define ADP_ADP_TEST_TONE_reserved0_MASK                0xFFFF0000UL
#define ADP_ADP_TEST_TONE_reserved0_SHIFT               16

/**********************************************************************
 *ADP_ADP_TESTMODE
 **********************************************************************/
/* OFE_UNLOCK_CTL [00:00] - boolean */
#define ADP_ADP_TESTMODE_OFE_UNLOCK_CTL_ALIGN           0
#define ADP_ADP_TESTMODE_OFE_UNLOCK_CTL_BITS            1
#define ADP_ADP_TESTMODE_OFE_UNLOCK_CTL_MASK            0x00000001UL
#define ADP_ADP_TESTMODE_OFE_UNLOCK_CTL_SHIFT           0

/* ONES_COMPLEMENT [01:01] - boolean */
#define ADP_ADP_TESTMODE_ONES_COMPLEMENT_ALIGN          0
#define ADP_ADP_TESTMODE_ONES_COMPLEMENT_BITS           1
#define ADP_ADP_TESTMODE_ONES_COMPLEMENT_MASK           0x00000002UL
#define ADP_ADP_TESTMODE_ONES_COMPLEMENT_SHIFT          1

/* IF_UNDR_LMSK [02:02] - boolean */
#define ADP_ADP_TESTMODE_IF_UNDR_LMSK_ALIGN             0
#define ADP_ADP_TESTMODE_IF_UNDR_LMSK_BITS              1
#define ADP_ADP_TESTMODE_IF_UNDR_LMSK_MASK              0x00000004UL
#define ADP_ADP_TESTMODE_IF_UNDR_LMSK_SHIFT             2

/* reserved0 [03:03] -  */
#define ADP_ADP_TESTMODE_reserved0_ALIGN                0
#define ADP_ADP_TESTMODE_reserved0_BITS                 1
#define ADP_ADP_TESTMODE_reserved0_MASK                 0x00000008UL
#define ADP_ADP_TESTMODE_reserved0_SHIFT                3

/* UNLCK_IMSKB [04:04] - boolean */
#define ADP_ADP_TESTMODE_UNLCK_IMSKB_ALIGN              0
#define ADP_ADP_TESTMODE_UNLCK_IMSKB_BITS               1
#define ADP_ADP_TESTMODE_UNLCK_IMSKB_MASK               0x00000010UL
#define ADP_ADP_TESTMODE_UNLCK_IMSKB_SHIFT              4

/* OFE_IMSKB [05:05] - boolean */
#define ADP_ADP_TESTMODE_OFE_IMSKB_ALIGN                0
#define ADP_ADP_TESTMODE_OFE_IMSKB_BITS                 1
#define ADP_ADP_TESTMODE_OFE_IMSKB_MASK                 0x00000020UL
#define ADP_ADP_TESTMODE_OFE_IMSKB_SHIFT                5

/* IF_UDR_IMSKB [06:06] - boolean */
#define ADP_ADP_TESTMODE_IF_UDR_IMSKB_ALIGN             0
#define ADP_ADP_TESTMODE_IF_UDR_IMSKB_BITS              1
#define ADP_ADP_TESTMODE_IF_UDR_IMSKB_MASK              0x00000040UL
#define ADP_ADP_TESTMODE_IF_UDR_IMSKB_SHIFT             6

/* MPEG2_EXT_FRM [07:07] - boolean */
#define ADP_ADP_TESTMODE_MPEG2_EXT_FRM_ALIGN            0
#define ADP_ADP_TESTMODE_MPEG2_EXT_FRM_BITS             1
#define ADP_ADP_TESTMODE_MPEG2_EXT_FRM_MASK             0x00000080UL
#define ADP_ADP_TESTMODE_MPEG2_EXT_FRM_SHIFT            7

/* Dolby_Digital_MPEG_Select [08:08] - boolean */
#define ADP_ADP_TESTMODE_Dolby_Digital_MPEG_Select_ALIGN 0
#define ADP_ADP_TESTMODE_Dolby_Digital_MPEG_Select_BITS 1
#define ADP_ADP_TESTMODE_Dolby_Digital_MPEG_Select_MASK 0x00000100UL
#define ADP_ADP_TESTMODE_Dolby_Digital_MPEG_Select_SHIFT 8

/* EXT256 [09:09] - boolean */
#define ADP_ADP_TESTMODE_EXT256_ALIGN                   0
#define ADP_ADP_TESTMODE_EXT256_BITS                    1
#define ADP_ADP_TESTMODE_EXT256_MASK                    0x00000200UL
#define ADP_ADP_TESTMODE_EXT256_SHIFT                   9

/* Dolby_Digital_SPDIF_Mode [10:10] - boolean */
#define ADP_ADP_TESTMODE_Dolby_Digital_SPDIF_Mode_ALIGN 0
#define ADP_ADP_TESTMODE_Dolby_Digital_SPDIF_Mode_BITS  1
#define ADP_ADP_TESTMODE_Dolby_Digital_SPDIF_Mode_MASK  0x00000400UL
#define ADP_ADP_TESTMODE_Dolby_Digital_SPDIF_Mode_SHIFT 10

/* MPEG_Frame_Repeat [11:11] - boolean */
#define ADP_ADP_TESTMODE_MPEG_Frame_Repeat_ALIGN        0
#define ADP_ADP_TESTMODE_MPEG_Frame_Repeat_BITS         1
#define ADP_ADP_TESTMODE_MPEG_Frame_Repeat_MASK         0x00000800UL
#define ADP_ADP_TESTMODE_MPEG_Frame_Repeat_SHIFT        11

/* TESTMODE [14:12] - unsigned */
#define ADP_ADP_TESTMODE_TESTMODE_ALIGN                 0
#define ADP_ADP_TESTMODE_TESTMODE_BITS                  3
#define ADP_ADP_TESTMODE_TESTMODE_MASK                  0x00007000UL
#define ADP_ADP_TESTMODE_TESTMODE_SHIFT                 12

/* Dolby_Digital_Output_Compressed_SPDIF [15:15] - boolean */
#define ADP_ADP_TESTMODE_Dolby_Digital_Output_Compressed_SPDIF_ALIGN 0
#define ADP_ADP_TESTMODE_Dolby_Digital_Output_Compressed_SPDIF_BITS 1
#define ADP_ADP_TESTMODE_Dolby_Digital_Output_Compressed_SPDIF_MASK 0x00008000UL
#define ADP_ADP_TESTMODE_Dolby_Digital_Output_Compressed_SPDIF_SHIFT 15

/* reserved1 [31:16] -  */
#define ADP_ADP_TESTMODE_reserved1_ALIGN                0
#define ADP_ADP_TESTMODE_reserved1_BITS                 16
#define ADP_ADP_TESTMODE_reserved1_MASK                 0xFFFF0000UL
#define ADP_ADP_TESTMODE_reserved1_SHIFT                16

/**********************************************************************
 *ADP_DOLBY_MPEG_RIGHT_VOL
 **********************************************************************/
/* FRACTIONAL_PART [14:00] - unsigned */
#define ADP_DOLBY_MPEG_RIGHT_VOL_FRACTIONAL_PART_ALIGN  0
#define ADP_DOLBY_MPEG_RIGHT_VOL_FRACTIONAL_PART_BITS   15
#define ADP_DOLBY_MPEG_RIGHT_VOL_FRACTIONAL_PART_MASK   0x00007FFFUL
#define ADP_DOLBY_MPEG_RIGHT_VOL_FRACTIONAL_PART_SHIFT  0

/* INTEGER_PART [15:15] - unsigned */
#define ADP_DOLBY_MPEG_RIGHT_VOL_INTEGER_PART_ALIGN     0
#define ADP_DOLBY_MPEG_RIGHT_VOL_INTEGER_PART_BITS      1
#define ADP_DOLBY_MPEG_RIGHT_VOL_INTEGER_PART_MASK      0x00008000UL
#define ADP_DOLBY_MPEG_RIGHT_VOL_INTEGER_PART_SHIFT     15

/* reserved0 [31:16] -  */
#define ADP_DOLBY_MPEG_RIGHT_VOL_reserved0_ALIGN        0
#define ADP_DOLBY_MPEG_RIGHT_VOL_reserved0_BITS         16
#define ADP_DOLBY_MPEG_RIGHT_VOL_reserved0_MASK         0xFFFF0000UL
#define ADP_DOLBY_MPEG_RIGHT_VOL_reserved0_SHIFT        16

/**********************************************************************
 *ADP_DOLBY_MPEG_LEFT_VOL
 **********************************************************************/
/* FRACTIONAL_PART [14:00] - unsigned */
#define ADP_DOLBY_MPEG_LEFT_VOL_FRACTIONAL_PART_ALIGN   0
#define ADP_DOLBY_MPEG_LEFT_VOL_FRACTIONAL_PART_BITS    15
#define ADP_DOLBY_MPEG_LEFT_VOL_FRACTIONAL_PART_MASK    0x00007FFFUL
#define ADP_DOLBY_MPEG_LEFT_VOL_FRACTIONAL_PART_SHIFT   0

/* INTEGER_PART [15:15] - unsigned */
#define ADP_DOLBY_MPEG_LEFT_VOL_INTEGER_PART_ALIGN      0
#define ADP_DOLBY_MPEG_LEFT_VOL_INTEGER_PART_BITS       1
#define ADP_DOLBY_MPEG_LEFT_VOL_INTEGER_PART_MASK       0x00008000UL
#define ADP_DOLBY_MPEG_LEFT_VOL_INTEGER_PART_SHIFT      15

/* reserved0 [31:16] -  */
#define ADP_DOLBY_MPEG_LEFT_VOL_reserved0_ALIGN         0
#define ADP_DOLBY_MPEG_LEFT_VOL_reserved0_BITS          16
#define ADP_DOLBY_MPEG_LEFT_VOL_reserved0_MASK          0xFFFF0000UL
#define ADP_DOLBY_MPEG_LEFT_VOL_reserved0_SHIFT         16

/**********************************************************************
 *ADP_SPDIF_RIGHT_VOL
 **********************************************************************/
/* FRACTIONAL_PART [14:00] - unsigned */
#define ADP_SPDIF_RIGHT_VOL_FRACTIONAL_PART_ALIGN       0
#define ADP_SPDIF_RIGHT_VOL_FRACTIONAL_PART_BITS        15
#define ADP_SPDIF_RIGHT_VOL_FRACTIONAL_PART_MASK        0x00007FFFUL
#define ADP_SPDIF_RIGHT_VOL_FRACTIONAL_PART_SHIFT       0

/* INTEGER_PART [15:15] - unsigned */
#define ADP_SPDIF_RIGHT_VOL_INTEGER_PART_ALIGN          0
#define ADP_SPDIF_RIGHT_VOL_INTEGER_PART_BITS           1
#define ADP_SPDIF_RIGHT_VOL_INTEGER_PART_MASK           0x00008000UL
#define ADP_SPDIF_RIGHT_VOL_INTEGER_PART_SHIFT          15

/* reserved0 [31:16] -  */
#define ADP_SPDIF_RIGHT_VOL_reserved0_ALIGN             0
#define ADP_SPDIF_RIGHT_VOL_reserved0_BITS              16
#define ADP_SPDIF_RIGHT_VOL_reserved0_MASK              0xFFFF0000UL
#define ADP_SPDIF_RIGHT_VOL_reserved0_SHIFT             16

/**********************************************************************
 *ADP_SPDIF_LEFT_VOL
 **********************************************************************/
/* FRACTIONAL_PART [14:00] - unsigned */
#define ADP_SPDIF_LEFT_VOL_FRACTIONAL_PART_ALIGN        0
#define ADP_SPDIF_LEFT_VOL_FRACTIONAL_PART_BITS         15
#define ADP_SPDIF_LEFT_VOL_FRACTIONAL_PART_MASK         0x00007FFFUL
#define ADP_SPDIF_LEFT_VOL_FRACTIONAL_PART_SHIFT        0

/* INTEGER_PART [15:15] - unsigned */
#define ADP_SPDIF_LEFT_VOL_INTEGER_PART_ALIGN           0
#define ADP_SPDIF_LEFT_VOL_INTEGER_PART_BITS            1
#define ADP_SPDIF_LEFT_VOL_INTEGER_PART_MASK            0x00008000UL
#define ADP_SPDIF_LEFT_VOL_INTEGER_PART_SHIFT           15

/* reserved0 [31:16] -  */
#define ADP_SPDIF_LEFT_VOL_reserved0_ALIGN              0
#define ADP_SPDIF_LEFT_VOL_reserved0_BITS               16
#define ADP_SPDIF_LEFT_VOL_reserved0_MASK               0xFFFF0000UL
#define ADP_SPDIF_LEFT_VOL_reserved0_SHIFT              16

/**********************************************************************
 *ADP_MUTE_CTL
 **********************************************************************/
/* DOLBYDIGITAL_SPDIF_COMP_MUTE [00:00] - boolean */
#define ADP_MUTE_CTL_DOLBYDIGITAL_SPDIF_COMP_MUTE_ALIGN 0
#define ADP_MUTE_CTL_DOLBYDIGITAL_SPDIF_COMP_MUTE_BITS  1
#define ADP_MUTE_CTL_DOLBYDIGITAL_SPDIF_COMP_MUTE_MASK  0x00000001UL
#define ADP_MUTE_CTL_DOLBYDIGITAL_SPDIF_COMP_MUTE_SHIFT 0

/* DOLBYDIGITAL_MPEG_DATA_MUTE [01:01] - boolean */
#define ADP_MUTE_CTL_DOLBYDIGITAL_MPEG_DATA_MUTE_ALIGN  0
#define ADP_MUTE_CTL_DOLBYDIGITAL_MPEG_DATA_MUTE_BITS   1
#define ADP_MUTE_CTL_DOLBYDIGITAL_MPEG_DATA_MUTE_MASK   0x00000002UL
#define ADP_MUTE_CTL_DOLBYDIGITAL_MPEG_DATA_MUTE_SHIFT  1

/* SPDIF_DATA_MUTE [02:02] - boolean */
#define ADP_MUTE_CTL_SPDIF_DATA_MUTE_ALIGN              0
#define ADP_MUTE_CTL_SPDIF_DATA_MUTE_BITS               1
#define ADP_MUTE_CTL_SPDIF_DATA_MUTE_MASK               0x00000004UL
#define ADP_MUTE_CTL_SPDIF_DATA_MUTE_SHIFT              2

/* SPDIF_CLK_MUTE [03:03] - boolean */
#define ADP_MUTE_CTL_SPDIF_CLK_MUTE_ALIGN               0
#define ADP_MUTE_CTL_SPDIF_CLK_MUTE_BITS                1
#define ADP_MUTE_CTL_SPDIF_CLK_MUTE_MASK                0x00000008UL
#define ADP_MUTE_CTL_SPDIF_CLK_MUTE_SHIFT               3

/* SPDIF_ERR_SEL [04:04] - boolean */
#define ADP_MUTE_CTL_SPDIF_ERR_SEL_ALIGN                0
#define ADP_MUTE_CTL_SPDIF_ERR_SEL_BITS                 1
#define ADP_MUTE_CTL_SPDIF_ERR_SEL_MASK                 0x00000010UL
#define ADP_MUTE_CTL_SPDIF_ERR_SEL_SHIFT                4

/* SPDIF_PCM_SEL [06:05] - unsigned */
#define ADP_MUTE_CTL_SPDIF_PCM_SEL_ALIGN                0
#define ADP_MUTE_CTL_SPDIF_PCM_SEL_BITS                 2
#define ADP_MUTE_CTL_SPDIF_PCM_SEL_MASK                 0x00000060UL
#define ADP_MUTE_CTL_SPDIF_PCM_SEL_SHIFT                5

/* NUMBER_SAMPLES [15:07] - unsigned */
#define ADP_MUTE_CTL_NUMBER_SAMPLES_ALIGN               0
#define ADP_MUTE_CTL_NUMBER_SAMPLES_BITS                9
#define ADP_MUTE_CTL_NUMBER_SAMPLES_MASK                0x0000FF80UL
#define ADP_MUTE_CTL_NUMBER_SAMPLES_SHIFT               7

/* reserved0 [31:16] -  */
#define ADP_MUTE_CTL_reserved0_ALIGN                    0
#define ADP_MUTE_CTL_reserved0_BITS                     16
#define ADP_MUTE_CTL_reserved0_MASK                     0xFFFF0000UL
#define ADP_MUTE_CTL_reserved0_SHIFT                    16

/**********************************************************************
 *ADP_ADP_VOLCTL
 **********************************************************************/
/* BYPASS_DOLBY_DIGITAL_MPEG_VOL [00:00] - boolean */
#define ADP_ADP_VOLCTL_BYPASS_DOLBY_DIGITAL_MPEG_VOL_ALIGN 0
#define ADP_ADP_VOLCTL_BYPASS_DOLBY_DIGITAL_MPEG_VOL_BITS 1
#define ADP_ADP_VOLCTL_BYPASS_DOLBY_DIGITAL_MPEG_VOL_MASK 0x00000001UL
#define ADP_ADP_VOLCTL_BYPASS_DOLBY_DIGITAL_MPEG_VOL_SHIFT 0

/* BYPASS_SPDIF_VOL [01:01] - boolean */
#define ADP_ADP_VOLCTL_BYPASS_SPDIF_VOL_ALIGN           0
#define ADP_ADP_VOLCTL_BYPASS_SPDIF_VOL_BITS            1
#define ADP_ADP_VOLCTL_BYPASS_SPDIF_VOL_MASK            0x00000002UL
#define ADP_ADP_VOLCTL_BYPASS_SPDIF_VOL_SHIFT           1

/* BYPASS_SERIAL_VOL [02:02] - boolean */
#define ADP_ADP_VOLCTL_BYPASS_SERIAL_VOL_ALIGN          0
#define ADP_ADP_VOLCTL_BYPASS_SERIAL_VOL_BITS           1
#define ADP_ADP_VOLCTL_BYPASS_SERIAL_VOL_MASK           0x00000004UL
#define ADP_ADP_VOLCTL_BYPASS_SERIAL_VOL_SHIFT          2

/* SERIAL_DATA_MUTE [03:03] - boolean */
#define ADP_ADP_VOLCTL_SERIAL_DATA_MUTE_ALIGN           0
#define ADP_ADP_VOLCTL_SERIAL_DATA_MUTE_BITS            1
#define ADP_ADP_VOLCTL_SERIAL_DATA_MUTE_MASK            0x00000008UL
#define ADP_ADP_VOLCTL_SERIAL_DATA_MUTE_SHIFT           3

/* reserved0 [31:04] -  */
#define ADP_ADP_VOLCTL_reserved0_ALIGN                  0
#define ADP_ADP_VOLCTL_reserved0_BITS                   28
#define ADP_ADP_VOLCTL_reserved0_MASK                   0xFFFFFFF0UL
#define ADP_ADP_VOLCTL_reserved0_SHIFT                  4

/**********************************************************************
 *ADP_ADP_CONFIG0
 **********************************************************************/
/* DELAY_AUDIO_DECODE [10:00] - unsigned */
#define ADP_ADP_CONFIG0_DELAY_AUDIO_DECODE_ALIGN        0
#define ADP_ADP_CONFIG0_DELAY_AUDIO_DECODE_BITS         11
#define ADP_ADP_CONFIG0_DELAY_AUDIO_DECODE_MASK         0x000007FFUL
#define ADP_ADP_CONFIG0_DELAY_AUDIO_DECODE_SHIFT        0

/* OVERSIZE [11:11] - boolean */
#define ADP_ADP_CONFIG0_OVERSIZE_ALIGN                  0
#define ADP_ADP_CONFIG0_OVERSIZE_BITS                   1
#define ADP_ADP_CONFIG0_OVERSIZE_MASK                   0x00000800UL
#define ADP_ADP_CONFIG0_OVERSIZE_SHIFT                  11

/* reserved0 [31:12] -  */
#define ADP_ADP_CONFIG0_reserved0_ALIGN                 0
#define ADP_ADP_CONFIG0_reserved0_BITS                  20
#define ADP_ADP_CONFIG0_reserved0_MASK                  0xFFFFF000UL
#define ADP_ADP_CONFIG0_reserved0_SHIFT                 12

/**********************************************************************
 *ADP_ADP_CONFIG1
 **********************************************************************/
/* SPDIF_23_DELAY [09:00] - unsigned */
#define ADP_ADP_CONFIG1_SPDIF_23_DELAY_ALIGN            0
#define ADP_ADP_CONFIG1_SPDIF_23_DELAY_BITS             10
#define ADP_ADP_CONFIG1_SPDIF_23_DELAY_MASK             0x000003FFUL
#define ADP_ADP_CONFIG1_SPDIF_23_DELAY_SHIFT            0

/* SPDIF_58_OUT [10:10] - boolean */
#define ADP_ADP_CONFIG1_SPDIF_58_OUT_ALIGN              0
#define ADP_ADP_CONFIG1_SPDIF_58_OUT_BITS               1
#define ADP_ADP_CONFIG1_SPDIF_58_OUT_MASK               0x00000400UL
#define ADP_ADP_CONFIG1_SPDIF_58_OUT_SHIFT              10

/* reserved0 [31:11] -  */
#define ADP_ADP_CONFIG1_reserved0_ALIGN                 0
#define ADP_ADP_CONFIG1_reserved0_BITS                  21
#define ADP_ADP_CONFIG1_reserved0_MASK                  0xFFFFF800UL
#define ADP_ADP_CONFIG1_reserved0_SHIFT                 11

/**********************************************************************
 *ADP_SER_RIGHT_VOL
 **********************************************************************/
/* FRACTIONAL_PART [14:00] - unsigned */
#define ADP_SER_RIGHT_VOL_FRACTIONAL_PART_ALIGN         0
#define ADP_SER_RIGHT_VOL_FRACTIONAL_PART_BITS          15
#define ADP_SER_RIGHT_VOL_FRACTIONAL_PART_MASK          0x00007FFFUL
#define ADP_SER_RIGHT_VOL_FRACTIONAL_PART_SHIFT         0

/* INTEGER_PART [15:15] - unsigned */
#define ADP_SER_RIGHT_VOL_INTEGER_PART_ALIGN            0
#define ADP_SER_RIGHT_VOL_INTEGER_PART_BITS             1
#define ADP_SER_RIGHT_VOL_INTEGER_PART_MASK             0x00008000UL
#define ADP_SER_RIGHT_VOL_INTEGER_PART_SHIFT            15

/* reserved0 [31:16] -  */
#define ADP_SER_RIGHT_VOL_reserved0_ALIGN               0
#define ADP_SER_RIGHT_VOL_reserved0_BITS                16
#define ADP_SER_RIGHT_VOL_reserved0_MASK                0xFFFF0000UL
#define ADP_SER_RIGHT_VOL_reserved0_SHIFT               16

/**********************************************************************
 *ADP_SER_LEFT_VOL
 **********************************************************************/
/* FRACTIONAL_PART [14:00] - unsigned */
#define ADP_SER_LEFT_VOL_FRACTIONAL_PART_ALIGN          0
#define ADP_SER_LEFT_VOL_FRACTIONAL_PART_BITS           15
#define ADP_SER_LEFT_VOL_FRACTIONAL_PART_MASK           0x00007FFFUL
#define ADP_SER_LEFT_VOL_FRACTIONAL_PART_SHIFT          0

/* INTEGER_PART [15:15] - unsigned */
#define ADP_SER_LEFT_VOL_INTEGER_PART_ALIGN             0
#define ADP_SER_LEFT_VOL_INTEGER_PART_BITS              1
#define ADP_SER_LEFT_VOL_INTEGER_PART_MASK              0x00008000UL
#define ADP_SER_LEFT_VOL_INTEGER_PART_SHIFT             15

/* reserved0 [31:16] -  */
#define ADP_SER_LEFT_VOL_reserved0_ALIGN                0
#define ADP_SER_LEFT_VOL_reserved0_BITS                 16
#define ADP_SER_LEFT_VOL_reserved0_MASK                 0xFFFF0000UL
#define ADP_SER_LEFT_VOL_reserved0_SHIFT                16

/**********************************************************************
 *ADP_SER_OUT_VC_FOR
 **********************************************************************/
/* LRCK_LOW_CNT_START [06:00] - unsigned */
#define ADP_SER_OUT_VC_FOR_LRCK_LOW_CNT_START_ALIGN     0
#define ADP_SER_OUT_VC_FOR_LRCK_LOW_CNT_START_BITS      7
#define ADP_SER_OUT_VC_FOR_LRCK_LOW_CNT_START_MASK      0x0000007FUL
#define ADP_SER_OUT_VC_FOR_LRCK_LOW_CNT_START_SHIFT     0

/* reserved0 [31:07] -  */
#define ADP_SER_OUT_VC_FOR_reserved0_ALIGN              0
#define ADP_SER_OUT_VC_FOR_reserved0_BITS               25
#define ADP_SER_OUT_VC_FOR_reserved0_MASK               0xFFFFFF80UL
#define ADP_SER_OUT_VC_FOR_reserved0_SHIFT              7

/**********************************************************************
 *ADP_SER_OUT_FOR
 **********************************************************************/
/* LRCK_LOW_CNT_START [06:00] - unsigned */
#define ADP_SER_OUT_FOR_LRCK_LOW_CNT_START_ALIGN        0
#define ADP_SER_OUT_FOR_LRCK_LOW_CNT_START_BITS         7
#define ADP_SER_OUT_FOR_LRCK_LOW_CNT_START_MASK         0x0000007FUL
#define ADP_SER_OUT_FOR_LRCK_LOW_CNT_START_SHIFT        0

/* reserved0 [31:07] -  */
#define ADP_SER_OUT_FOR_reserved0_ALIGN                 0
#define ADP_SER_OUT_FOR_reserved0_BITS                  25
#define ADP_SER_OUT_FOR_reserved0_MASK                  0xFFFFFF80UL
#define ADP_SER_OUT_FOR_reserved0_SHIFT                 7

/**********************************************************************
 *ADP_PATH_SEL
 **********************************************************************/
/* SPDIF_PATH [03:00] - unsigned */
#define ADP_PATH_SEL_SPDIF_PATH_ALIGN                   0
#define ADP_PATH_SEL_SPDIF_PATH_BITS                    4
#define ADP_PATH_SEL_SPDIF_PATH_MASK                    0x0000000FUL
#define ADP_PATH_SEL_SPDIF_PATH_SHIFT                   0

/* DAC_PATH [07:04] - unsigned */
#define ADP_PATH_SEL_DAC_PATH_ALIGN                     0
#define ADP_PATH_SEL_DAC_PATH_BITS                      4
#define ADP_PATH_SEL_DAC_PATH_MASK                      0x000000F0UL
#define ADP_PATH_SEL_DAC_PATH_SHIFT                     4

/* I2S1_PATH [11:08] - unsigned */
#define ADP_PATH_SEL_I2S1_PATH_ALIGN                    0
#define ADP_PATH_SEL_I2S1_PATH_BITS                     4
#define ADP_PATH_SEL_I2S1_PATH_MASK                     0x00000F00UL
#define ADP_PATH_SEL_I2S1_PATH_SHIFT                    8

/* I2S2_PATH [15:12] - unsigned */
#define ADP_PATH_SEL_I2S2_PATH_ALIGN                    0
#define ADP_PATH_SEL_I2S2_PATH_BITS                     4
#define ADP_PATH_SEL_I2S2_PATH_MASK                     0x0000F000UL
#define ADP_PATH_SEL_I2S2_PATH_SHIFT                    12

/* reserved0 [31:16] -  */
#define ADP_PATH_SEL_reserved0_ALIGN                    0
#define ADP_PATH_SEL_reserved0_BITS                     16
#define ADP_PATH_SEL_reserved0_MASK                     0xFFFF0000UL
#define ADP_PATH_SEL_reserved0_SHIFT                    16

/**********************************************************************
 *ADP_DAC_FIFO_CTL
 **********************************************************************/
/* UNDERFL_ERR [00:00] - boolean */
#define ADP_DAC_FIFO_CTL_UNDERFL_ERR_ALIGN              0
#define ADP_DAC_FIFO_CTL_UNDERFL_ERR_BITS               1
#define ADP_DAC_FIFO_CTL_UNDERFL_ERR_MASK               0x00000001UL
#define ADP_DAC_FIFO_CTL_UNDERFL_ERR_SHIFT              0

/* OVERFL_ERR [01:01] - boolean */
#define ADP_DAC_FIFO_CTL_OVERFL_ERR_ALIGN               0
#define ADP_DAC_FIFO_CTL_OVERFL_ERR_BITS                1
#define ADP_DAC_FIFO_CTL_OVERFL_ERR_MASK                0x00000002UL
#define ADP_DAC_FIFO_CTL_OVERFL_ERR_SHIFT               1

/* CLR_ERR [02:02] - boolean */
#define ADP_DAC_FIFO_CTL_CLR_ERR_ALIGN                  0
#define ADP_DAC_FIFO_CTL_CLR_ERR_BITS                   1
#define ADP_DAC_FIFO_CTL_CLR_ERR_MASK                   0x00000004UL
#define ADP_DAC_FIFO_CTL_CLR_ERR_SHIFT                  2

/* RST_FIFO [03:03] - boolean */
#define ADP_DAC_FIFO_CTL_RST_FIFO_ALIGN                 0
#define ADP_DAC_FIFO_CTL_RST_FIFO_BITS                  1
#define ADP_DAC_FIFO_CTL_RST_FIFO_MASK                  0x00000008UL
#define ADP_DAC_FIFO_CTL_RST_FIFO_SHIFT                 3

/* SEU_TIMEOUT [04:04] - boolean */
#define ADP_DAC_FIFO_CTL_SEU_TIMEOUT_ALIGN              0
#define ADP_DAC_FIFO_CTL_SEU_TIMEOUT_BITS               1
#define ADP_DAC_FIFO_CTL_SEU_TIMEOUT_MASK               0x00000010UL
#define ADP_DAC_FIFO_CTL_SEU_TIMEOUT_SHIFT              4

/* reserved0 [31:05] -  */
#define ADP_DAC_FIFO_CTL_reserved0_ALIGN                0
#define ADP_DAC_FIFO_CTL_reserved0_BITS                 27
#define ADP_DAC_FIFO_CTL_reserved0_MASK                 0xFFFFFFE0UL
#define ADP_DAC_FIFO_CTL_reserved0_SHIFT                5

/**********************************************************************
 *ADP_SRS_Audio_DAC_Config
 **********************************************************************/
/* reserved_for_SRS_25_00 [25:00] - unsigned */
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_25_00_ALIGN 0
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_25_00_BITS 26
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_25_00_MASK 0x03FFFFFFUL
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_25_00_SHIFT 0

/* SRS_Audio_DAC_I2S_Data_Format [26:26] - unsigned */
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Data_Format_ALIGN 0
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Data_Format_BITS 1
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Data_Format_MASK 0x04000000UL
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Data_Format_SHIFT 26

/* SRS_Audio_DAC_I2S_CLK_Input_Phase_Selection [27:27] - unsigned */
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_CLK_Input_Phase_Selection_ALIGN 0
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_CLK_Input_Phase_Selection_BITS 1
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_CLK_Input_Phase_Selection_MASK 0x08000000UL
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_CLK_Input_Phase_Selection_SHIFT 27

/* SRS_Audio_DAC_LR_CLK_Delay [28:28] - unsigned */
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_LR_CLK_Delay_ALIGN 0
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_LR_CLK_Delay_BITS 1
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_LR_CLK_Delay_MASK 0x10000000UL
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_LR_CLK_Delay_SHIFT 28

/* reserved_for_SRS [29:29] - unsigned */
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_ALIGN 0
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_BITS  1
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_MASK  0x20000000UL
#define ADP_SRS_Audio_DAC_Config_reserved_for_SRS_SHIFT 29

/* SRS_Audio_DAC_I2S_Wordlength [31:30] - unsigned */
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Wordlength_ALIGN 0
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Wordlength_BITS 2
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Wordlength_MASK 0xC0000000UL
#define ADP_SRS_Audio_DAC_Config_SRS_Audio_DAC_I2S_Wordlength_SHIFT 30

/**********************************************************************
 *ADP_AudioDAC_CONFIG0
 **********************************************************************/
/* Mute_DAC_Output [00:00] - boolean */
#define ADP_AudioDAC_CONFIG0_Mute_DAC_Output_ALIGN      0
#define ADP_AudioDAC_CONFIG0_Mute_DAC_Output_BITS       1
#define ADP_AudioDAC_CONFIG0_Mute_DAC_Output_MASK       0x00000001UL
#define ADP_AudioDAC_CONFIG0_Mute_DAC_Output_SHIFT      0

/* Digital_Mute [01:01] - boolean */
#define ADP_AudioDAC_CONFIG0_Digital_Mute_ALIGN         0
#define ADP_AudioDAC_CONFIG0_Digital_Mute_BITS          1
#define ADP_AudioDAC_CONFIG0_Digital_Mute_MASK          0x00000002UL
#define ADP_AudioDAC_CONFIG0_Digital_Mute_SHIFT         1

/* Analog_Mute [02:02] - boolean */
#define ADP_AudioDAC_CONFIG0_Analog_Mute_ALIGN          0
#define ADP_AudioDAC_CONFIG0_Analog_Mute_BITS           1
#define ADP_AudioDAC_CONFIG0_Analog_Mute_MASK           0x00000004UL
#define ADP_AudioDAC_CONFIG0_Analog_Mute_SHIFT          2

/* Auto_Mute [03:03] - boolean */
#define ADP_AudioDAC_CONFIG0_Auto_Mute_ALIGN            0
#define ADP_AudioDAC_CONFIG0_Auto_Mute_BITS             1
#define ADP_AudioDAC_CONFIG0_Auto_Mute_MASK             0x00000008UL
#define ADP_AudioDAC_CONFIG0_Auto_Mute_SHIFT            3

/* Soft_Mute [04:04] - boolean */
#define ADP_AudioDAC_CONFIG0_Soft_Mute_ALIGN            0
#define ADP_AudioDAC_CONFIG0_Soft_Mute_BITS             1
#define ADP_AudioDAC_CONFIG0_Soft_Mute_MASK             0x00000010UL
#define ADP_AudioDAC_CONFIG0_Soft_Mute_SHIFT            4

/* Mute_PCM_Input [05:05] - boolean */
#define ADP_AudioDAC_CONFIG0_Mute_PCM_Input_ALIGN       0
#define ADP_AudioDAC_CONFIG0_Mute_PCM_Input_BITS        1
#define ADP_AudioDAC_CONFIG0_Mute_PCM_Input_MASK        0x00000020UL
#define ADP_AudioDAC_CONFIG0_Mute_PCM_Input_SHIFT       5

/* Mute_At_Zero_Crossing [06:06] - boolean */
#define ADP_AudioDAC_CONFIG0_Mute_At_Zero_Crossing_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Mute_At_Zero_Crossing_BITS 1
#define ADP_AudioDAC_CONFIG0_Mute_At_Zero_Crossing_MASK 0x00000040UL
#define ADP_AudioDAC_CONFIG0_Mute_At_Zero_Crossing_SHIFT 6

/* reserved0 [07:07] -  */
#define ADP_AudioDAC_CONFIG0_reserved0_ALIGN            0
#define ADP_AudioDAC_CONFIG0_reserved0_BITS             1
#define ADP_AudioDAC_CONFIG0_reserved0_MASK             0x00000080UL
#define ADP_AudioDAC_CONFIG0_reserved0_SHIFT            7

/* Digital_Audio_DAC_Modes [09:08] - unsigned */
#define ADP_AudioDAC_CONFIG0_Digital_Audio_DAC_Modes_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Digital_Audio_DAC_Modes_BITS 2
#define ADP_AudioDAC_CONFIG0_Digital_Audio_DAC_Modes_MASK 0x00000300UL
#define ADP_AudioDAC_CONFIG0_Digital_Audio_DAC_Modes_SHIFT 8

/* Compensation_Filter_Select [11:10] - unsigned */
#define ADP_AudioDAC_CONFIG0_Compensation_Filter_Select_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Compensation_Filter_Select_BITS 2
#define ADP_AudioDAC_CONFIG0_Compensation_Filter_Select_MASK 0x00000C00UL
#define ADP_AudioDAC_CONFIG0_Compensation_Filter_Select_SHIFT 10

/* Mute_Pattern_Select [12:12] - boolean */
#define ADP_AudioDAC_CONFIG0_Mute_Pattern_Select_ALIGN  0
#define ADP_AudioDAC_CONFIG0_Mute_Pattern_Select_BITS   1
#define ADP_AudioDAC_CONFIG0_Mute_Pattern_Select_MASK   0x00001000UL
#define ADP_AudioDAC_CONFIG0_Mute_Pattern_Select_SHIFT  12

/* Noise_Shaper_Dither_Control [13:13] - boolean */
#define ADP_AudioDAC_CONFIG0_Noise_Shaper_Dither_Control_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Noise_Shaper_Dither_Control_BITS 1
#define ADP_AudioDAC_CONFIG0_Noise_Shaper_Dither_Control_MASK 0x00002000UL
#define ADP_AudioDAC_CONFIG0_Noise_Shaper_Dither_Control_SHIFT 13

/* Two_Level_Quantizer_Enable [14:14] - boolean */
#define ADP_AudioDAC_CONFIG0_Two_Level_Quantizer_Enable_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Two_Level_Quantizer_Enable_BITS 1
#define ADP_AudioDAC_CONFIG0_Two_Level_Quantizer_Enable_MASK 0x00004000UL
#define ADP_AudioDAC_CONFIG0_Two_Level_Quantizer_Enable_SHIFT 14

/* Compensator_Filter_Control [15:15] - boolean */
#define ADP_AudioDAC_CONFIG0_Compensator_Filter_Control_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Compensator_Filter_Control_BITS 1
#define ADP_AudioDAC_CONFIG0_Compensator_Filter_Control_MASK 0x00008000UL
#define ADP_AudioDAC_CONFIG0_Compensator_Filter_Control_SHIFT 15

/* Soft_Mute_Volume_Ramp_Speed [16:16] - boolean */
#define ADP_AudioDAC_CONFIG0_Soft_Mute_Volume_Ramp_Speed_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Soft_Mute_Volume_Ramp_Speed_BITS 1
#define ADP_AudioDAC_CONFIG0_Soft_Mute_Volume_Ramp_Speed_MASK 0x00010000UL
#define ADP_AudioDAC_CONFIG0_Soft_Mute_Volume_Ramp_Speed_SHIFT 16

/* Min_Volume_Output_Mute [17:17] - boolean */
#define ADP_AudioDAC_CONFIG0_Min_Volume_Output_Mute_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Min_Volume_Output_Mute_BITS 1
#define ADP_AudioDAC_CONFIG0_Min_Volume_Output_Mute_MASK 0x00020000UL
#define ADP_AudioDAC_CONFIG0_Min_Volume_Output_Mute_SHIFT 17

/* Test_Input_Zero_Counter [18:18] - boolean */
#define ADP_AudioDAC_CONFIG0_Test_Input_Zero_Counter_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Test_Input_Zero_Counter_BITS 1
#define ADP_AudioDAC_CONFIG0_Test_Input_Zero_Counter_MASK 0x00040000UL
#define ADP_AudioDAC_CONFIG0_Test_Input_Zero_Counter_SHIFT 18

/* PLL_Clock_Modes [20:19] - unsigned */
#define ADP_AudioDAC_CONFIG0_PLL_Clock_Modes_ALIGN      0
#define ADP_AudioDAC_CONFIG0_PLL_Clock_Modes_BITS       2
#define ADP_AudioDAC_CONFIG0_PLL_Clock_Modes_MASK       0x00180000UL
#define ADP_AudioDAC_CONFIG0_PLL_Clock_Modes_SHIFT      19

/* Sample_Rate_Select [23:21] - unsigned */
#define ADP_AudioDAC_CONFIG0_Sample_Rate_Select_ALIGN   0
#define ADP_AudioDAC_CONFIG0_Sample_Rate_Select_BITS    3
#define ADP_AudioDAC_CONFIG0_Sample_Rate_Select_MASK    0x00E00000UL
#define ADP_AudioDAC_CONFIG0_Sample_Rate_Select_SHIFT   21

/* Audio_DAC_Left_Right_Clock_Invert [24:24] - boolean */
#define ADP_AudioDAC_CONFIG0_Audio_DAC_Left_Right_Clock_Invert_ALIGN 0
#define ADP_AudioDAC_CONFIG0_Audio_DAC_Left_Right_Clock_Invert_BITS 1
#define ADP_AudioDAC_CONFIG0_Audio_DAC_Left_Right_Clock_Invert_MASK 0x01000000UL
#define ADP_AudioDAC_CONFIG0_Audio_DAC_Left_Right_Clock_Invert_SHIFT 24

/* Zero_Detect_Type [25:25] - boolean */
#define ADP_AudioDAC_CONFIG0_Zero_Detect_Type_ALIGN     0
#define ADP_AudioDAC_CONFIG0_Zero_Detect_Type_BITS      1
#define ADP_AudioDAC_CONFIG0_Zero_Detect_Type_MASK      0x02000000UL
#define ADP_AudioDAC_CONFIG0_Zero_Detect_Type_SHIFT     25

/* reserved1 [31:26] -  */
#define ADP_AudioDAC_CONFIG0_reserved1_ALIGN            0
#define ADP_AudioDAC_CONFIG0_reserved1_BITS             6
#define ADP_AudioDAC_CONFIG0_reserved1_MASK             0xFC000000UL
#define ADP_AudioDAC_CONFIG0_reserved1_SHIFT            26

/**********************************************************************
 *ADP_Audio_DAC_VOLUME
 **********************************************************************/
/* Volume_Level_Attenuation [06:00] - unsigned */
#define ADP_Audio_DAC_VOLUME_Volume_Level_Attenuation_ALIGN 0
#define ADP_Audio_DAC_VOLUME_Volume_Level_Attenuation_BITS 7
#define ADP_Audio_DAC_VOLUME_Volume_Level_Attenuation_MASK 0x0000007FUL
#define ADP_Audio_DAC_VOLUME_Volume_Level_Attenuation_SHIFT 0

/* Volume_Control [07:07] - boolean */
#define ADP_Audio_DAC_VOLUME_Volume_Control_ALIGN       0
#define ADP_Audio_DAC_VOLUME_Volume_Control_BITS        1
#define ADP_Audio_DAC_VOLUME_Volume_Control_MASK        0x00000080UL
#define ADP_Audio_DAC_VOLUME_Volume_Control_SHIFT       7

/* Audio_DAC_Mute [08:08] - boolean */
#define ADP_Audio_DAC_VOLUME_Audio_DAC_Mute_ALIGN       0
#define ADP_Audio_DAC_VOLUME_Audio_DAC_Mute_BITS        1
#define ADP_Audio_DAC_VOLUME_Audio_DAC_Mute_MASK        0x00000100UL
#define ADP_Audio_DAC_VOLUME_Audio_DAC_Mute_SHIFT       8

/* reserved0 [31:09] -  */
#define ADP_Audio_DAC_VOLUME_reserved0_ALIGN            0
#define ADP_Audio_DAC_VOLUME_reserved0_BITS             23
#define ADP_Audio_DAC_VOLUME_reserved0_MASK             0xFFFFFE00UL
#define ADP_Audio_DAC_VOLUME_reserved0_SHIFT            9

/**********************************************************************
 *ADP_TEST_REG
 **********************************************************************/
/* Mux_in_compressed_audio_data_request [00:00] - boolean */
#define ADP_TEST_REG_Mux_in_compressed_audio_data_request_ALIGN 0
#define ADP_TEST_REG_Mux_in_compressed_audio_data_request_BITS 1
#define ADP_TEST_REG_Mux_in_compressed_audio_data_request_MASK 0x00000001UL
#define ADP_TEST_REG_Mux_in_compressed_audio_data_request_SHIFT 0

/* Mux_in_audio_data_to_ADP [01:01] - boolean */
#define ADP_TEST_REG_Mux_in_audio_data_to_ADP_ALIGN     0
#define ADP_TEST_REG_Mux_in_audio_data_to_ADP_BITS      1
#define ADP_TEST_REG_Mux_in_audio_data_to_ADP_MASK      0x00000002UL
#define ADP_TEST_REG_Mux_in_audio_data_to_ADP_SHIFT     1

/* Mux_in_256_Fs_for_ADP [02:02] - boolean */
#define ADP_TEST_REG_Mux_in_256_Fs_for_ADP_ALIGN        0
#define ADP_TEST_REG_Mux_in_256_Fs_for_ADP_BITS         1
#define ADP_TEST_REG_Mux_in_256_Fs_for_ADP_MASK         0x00000004UL
#define ADP_TEST_REG_Mux_in_256_Fs_for_ADP_SHIFT        2

/* Mux_in_audio_data_for_Audio_DAC [03:03] - boolean */
#define ADP_TEST_REG_Mux_in_audio_data_for_Audio_DAC_ALIGN 0
#define ADP_TEST_REG_Mux_in_audio_data_for_Audio_DAC_BITS 1
#define ADP_TEST_REG_Mux_in_audio_data_for_Audio_DAC_MASK 0x00000008UL
#define ADP_TEST_REG_Mux_in_audio_data_for_Audio_DAC_SHIFT 3

/* Mux_out_audio_data_on_testbus [04:04] - boolean */
#define ADP_TEST_REG_Mux_out_audio_data_on_testbus_ALIGN 0
#define ADP_TEST_REG_Mux_out_audio_data_on_testbus_BITS 1
#define ADP_TEST_REG_Mux_out_audio_data_on_testbus_MASK 0x00000010UL
#define ADP_TEST_REG_Mux_out_audio_data_on_testbus_SHIFT 4

/* Mux_in_I2S_data_from_PCM_engine [05:05] - boolean */
#define ADP_TEST_REG_Mux_in_I2S_data_from_PCM_engine_ALIGN 0
#define ADP_TEST_REG_Mux_in_I2S_data_from_PCM_engine_BITS 1
#define ADP_TEST_REG_Mux_in_I2S_data_from_PCM_engine_MASK 0x00000020UL
#define ADP_TEST_REG_Mux_in_I2S_data_from_PCM_engine_SHIFT 5

/* reserved0 [06:06] -  */
#define ADP_TEST_REG_reserved0_ALIGN                    0
#define ADP_TEST_REG_reserved0_BITS                     1
#define ADP_TEST_REG_reserved0_MASK                     0x00000040UL
#define ADP_TEST_REG_reserved0_SHIFT                    6

/* Audio_DAC_SRS_Ram_Test [07:07] - boolean */
#define ADP_TEST_REG_Audio_DAC_SRS_Ram_Test_ALIGN       0
#define ADP_TEST_REG_Audio_DAC_SRS_Ram_Test_BITS        1
#define ADP_TEST_REG_Audio_DAC_SRS_Ram_Test_MASK        0x00000080UL
#define ADP_TEST_REG_Audio_DAC_SRS_Ram_Test_SHIFT       7

/* SRS_Audio_DAC_test_mode [10:08] - unsigned */
#define ADP_TEST_REG_SRS_Audio_DAC_test_mode_ALIGN      0
#define ADP_TEST_REG_SRS_Audio_DAC_test_mode_BITS       3
#define ADP_TEST_REG_SRS_Audio_DAC_test_mode_MASK       0x00000700UL
#define ADP_TEST_REG_SRS_Audio_DAC_test_mode_SHIFT      8

/* PCM_audio_out_only [11:11] - boolean */
#define ADP_TEST_REG_PCM_audio_out_only_ALIGN           0
#define ADP_TEST_REG_PCM_audio_out_only_BITS            1
#define ADP_TEST_REG_PCM_audio_out_only_MASK            0x00000800UL
#define ADP_TEST_REG_PCM_audio_out_only_SHIFT           11

/* No_Data_ADP_PCM_engine [12:12] - boolean */
#define ADP_TEST_REG_No_Data_ADP_PCM_engine_ALIGN       0
#define ADP_TEST_REG_No_Data_ADP_PCM_engine_BITS        1
#define ADP_TEST_REG_No_Data_ADP_PCM_engine_MASK        0x00001000UL
#define ADP_TEST_REG_No_Data_ADP_PCM_engine_SHIFT       12

/* Transport_FIFO_Memory_Tests [14:13] - unsigned */
#define ADP_TEST_REG_Transport_FIFO_Memory_Tests_ALIGN  0
#define ADP_TEST_REG_Transport_FIFO_Memory_Tests_BITS   2
#define ADP_TEST_REG_Transport_FIFO_Memory_Tests_MASK   0x00006000UL
#define ADP_TEST_REG_Transport_FIFO_Memory_Tests_SHIFT  13

/* reserved1 [15:15] -  */
#define ADP_TEST_REG_reserved1_ALIGN                    0
#define ADP_TEST_REG_reserved1_BITS                     1
#define ADP_TEST_REG_reserved1_MASK                     0x00008000UL
#define ADP_TEST_REG_reserved1_SHIFT                    15

/* Internal_Observation_Select [19:16] - unsigned */
#define ADP_TEST_REG_Internal_Observation_Select_ALIGN  0
#define ADP_TEST_REG_Internal_Observation_Select_BITS   4
#define ADP_TEST_REG_Internal_Observation_Select_MASK   0x000F0000UL
#define ADP_TEST_REG_Internal_Observation_Select_SHIFT  16

/* VID_AUD_MUX_BUF_A_memory_test [20:20] - boolean */
#define ADP_TEST_REG_VID_AUD_MUX_BUF_A_memory_test_ALIGN 0
#define ADP_TEST_REG_VID_AUD_MUX_BUF_A_memory_test_BITS 1
#define ADP_TEST_REG_VID_AUD_MUX_BUF_A_memory_test_MASK 0x00100000UL
#define ADP_TEST_REG_VID_AUD_MUX_BUF_A_memory_test_SHIFT 20

/* VID_AUD_MUX_BUF_B_memory_test [21:21] - boolean */
#define ADP_TEST_REG_VID_AUD_MUX_BUF_B_memory_test_ALIGN 0
#define ADP_TEST_REG_VID_AUD_MUX_BUF_B_memory_test_BITS 1
#define ADP_TEST_REG_VID_AUD_MUX_BUF_B_memory_test_MASK 0x00200000UL
#define ADP_TEST_REG_VID_AUD_MUX_BUF_B_memory_test_SHIFT 21

/* ATPA_PASS_EXT_FRM [22:22] - boolean */
#define ADP_TEST_REG_ATPA_PASS_EXT_FRM_ALIGN            0
#define ADP_TEST_REG_ATPA_PASS_EXT_FRM_BITS             1
#define ADP_TEST_REG_ATPA_PASS_EXT_FRM_MASK             0x00400000UL
#define ADP_TEST_REG_ATPA_PASS_EXT_FRM_SHIFT            22

/* ATPB_PASS_EXT_FRM [23:23] - boolean */
#define ADP_TEST_REG_ATPB_PASS_EXT_FRM_ALIGN            0
#define ADP_TEST_REG_ATPB_PASS_EXT_FRM_BITS             1
#define ADP_TEST_REG_ATPB_PASS_EXT_FRM_MASK             0x00800000UL
#define ADP_TEST_REG_ATPB_PASS_EXT_FRM_SHIFT            23

/* SYNC_BYPASS [24:24] - boolean */
#define ADP_TEST_REG_SYNC_BYPASS_ALIGN                  0
#define ADP_TEST_REG_SYNC_BYPASS_BITS                   1
#define ADP_TEST_REG_SYNC_BYPASS_MASK                   0x01000000UL
#define ADP_TEST_REG_SYNC_BYPASS_SHIFT                  24

/* ADP_INPUT_SELECT [25:25] - boolean */
#define ADP_TEST_REG_ADP_INPUT_SELECT_ALIGN             0
#define ADP_TEST_REG_ADP_INPUT_SELECT_BITS              1
#define ADP_TEST_REG_ADP_INPUT_SELECT_MASK              0x02000000UL
#define ADP_TEST_REG_ADP_INPUT_SELECT_SHIFT             25

/* reserved2 [31:26] -  */
#define ADP_TEST_REG_reserved2_ALIGN                    0
#define ADP_TEST_REG_reserved2_BITS                     6
#define ADP_TEST_REG_reserved2_MASK                     0xFC000000UL
#define ADP_TEST_REG_reserved2_SHIFT                    26

/**********************************************************************
 *ADP_RESET_CTL
 **********************************************************************/
/* Reset_ADP [00:00] - boolean */
#define ADP_RESET_CTL_Reset_ADP_ALIGN                   0
#define ADP_RESET_CTL_Reset_ADP_BITS                    1
#define ADP_RESET_CTL_Reset_ADP_MASK                    0x00000001UL
#define ADP_RESET_CTL_Reset_ADP_SHIFT                   0

/* Reset_Audio_DAC [01:01] - boolean */
#define ADP_RESET_CTL_Reset_Audio_DAC_ALIGN             0
#define ADP_RESET_CTL_Reset_Audio_DAC_BITS              1
#define ADP_RESET_CTL_Reset_Audio_DAC_MASK              0x00000002UL
#define ADP_RESET_CTL_Reset_Audio_DAC_SHIFT             1

/* reserved0 [02:02] -  */
#define ADP_RESET_CTL_reserved0_ALIGN                   0
#define ADP_RESET_CTL_reserved0_BITS                    1
#define ADP_RESET_CTL_reserved0_MASK                    0x00000004UL
#define ADP_RESET_CTL_reserved0_SHIFT                   2

/* reserved1 [03:03] -  */
#define ADP_RESET_CTL_reserved1_ALIGN                   0
#define ADP_RESET_CTL_reserved1_BITS                    1
#define ADP_RESET_CTL_reserved1_MASK                    0x00000008UL
#define ADP_RESET_CTL_reserved1_SHIFT                   3

/* Audio_Xport_Pkt_Lost_Error_Handling [05:04] - unsigned */
#define ADP_RESET_CTL_Audio_Xport_Pkt_Lost_Error_Handling_ALIGN 0
#define ADP_RESET_CTL_Audio_Xport_Pkt_Lost_Error_Handling_BITS 2
#define ADP_RESET_CTL_Audio_Xport_Pkt_Lost_Error_Handling_MASK 0x00000030UL
#define ADP_RESET_CTL_Audio_Xport_Pkt_Lost_Error_Handling_SHIFT 4

/* Test_Audio_Transport_Interrupt [06:06] - boolean */
#define ADP_RESET_CTL_Test_Audio_Transport_Interrupt_ALIGN 0
#define ADP_RESET_CTL_Test_Audio_Transport_Interrupt_BITS 1
#define ADP_RESET_CTL_Test_Audio_Transport_Interrupt_MASK 0x00000040UL
#define ADP_RESET_CTL_Test_Audio_Transport_Interrupt_SHIFT 6

/* Test_ADP_Interrupt [07:07] - boolean */
#define ADP_RESET_CTL_Test_ADP_Interrupt_ALIGN          0
#define ADP_RESET_CTL_Test_ADP_Interrupt_BITS           1
#define ADP_RESET_CTL_Test_ADP_Interrupt_MASK           0x00000080UL
#define ADP_RESET_CTL_Test_ADP_Interrupt_SHIFT          7

/* reserved2 [15:08] -  */
#define ADP_RESET_CTL_reserved2_ALIGN                   0
#define ADP_RESET_CTL_reserved2_BITS                    8
#define ADP_RESET_CTL_reserved2_MASK                    0x0000FF00UL
#define ADP_RESET_CTL_reserved2_SHIFT                   8

/* PreFIFO_Watch_Dog_Timer [31:16] - unsigned */
#define ADP_RESET_CTL_PreFIFO_Watch_Dog_Timer_ALIGN     0
#define ADP_RESET_CTL_PreFIFO_Watch_Dog_Timer_BITS      16
#define ADP_RESET_CTL_PreFIFO_Watch_Dog_Timer_MASK      0xFFFF0000UL
#define ADP_RESET_CTL_PreFIFO_Watch_Dog_Timer_SHIFT     16

/**********************************************************************
 *ADP_ATPB_WD
 **********************************************************************/
/* reserved0 [15:00] -  */
#define ADP_ATPB_WD_reserved0_ALIGN                     0
#define ADP_ATPB_WD_reserved0_BITS                      16
#define ADP_ATPB_WD_reserved0_MASK                      0x0000FFFFUL
#define ADP_ATPB_WD_reserved0_SHIFT                     0

/* PreFIFO_Watch_Dog_Timer [31:16] - unsigned */
#define ADP_ATPB_WD_PreFIFO_Watch_Dog_Timer_ALIGN       0
#define ADP_ATPB_WD_PreFIFO_Watch_Dog_Timer_BITS        16
#define ADP_ATPB_WD_PreFIFO_Watch_Dog_Timer_MASK        0xFFFF0000UL
#define ADP_ATPB_WD_PreFIFO_Watch_Dog_Timer_SHIFT       16

/**********************************************************************
 *ADP_ATP_OSEL
 **********************************************************************/
/* ATP_OSEL [00:00] - boolean */
#define ADP_ATP_OSEL_ATP_OSEL_ALIGN                     0
#define ADP_ATP_OSEL_ATP_OSEL_BITS                      1
#define ADP_ATP_OSEL_ATP_OSEL_MASK                      0x00000001UL
#define ADP_ATP_OSEL_ATP_OSEL_SHIFT                     0

/* reserved0 [31:01] -  */
#define ADP_ATP_OSEL_reserved0_ALIGN                    0
#define ADP_ATP_OSEL_reserved0_BITS                     31
#define ADP_ATP_OSEL_reserved0_MASK                     0xFFFFFFFEUL
#define ADP_ATP_OSEL_reserved0_SHIFT                    1

/**********************************************************************
 *ADP_AUDCLKSEL
 **********************************************************************/
/* CLK_SEL [00:00] - boolean */
#define ADP_AUDCLKSEL_CLK_SEL_ALIGN                     0
#define ADP_AUDCLKSEL_CLK_SEL_BITS                      1
#define ADP_AUDCLKSEL_CLK_SEL_MASK                      0x00000001UL
#define ADP_AUDCLKSEL_CLK_SEL_SHIFT                     0

/* reserved0 [31:01] -  */
#define ADP_AUDCLKSEL_reserved0_ALIGN                   0
#define ADP_AUDCLKSEL_reserved0_BITS                    31
#define ADP_AUDCLKSEL_reserved0_MASK                    0xFFFFFFFEUL
#define ADP_AUDCLKSEL_reserved0_SHIFT                   1

/**********************************************************************
 *PX3D_Reset
 **********************************************************************/
/* Reset [31:00] - unsigned */
#define PX3D_Reset_Reset_ALIGN                          0
#define PX3D_Reset_Reset_BITS                           32
#define PX3D_Reset_Reset_MASK                           0xFFFFFFFFUL
#define PX3D_Reset_Reset_SHIFT                          0

/**********************************************************************
 *PX3D_Configuration
 **********************************************************************/
/* reserved0 [31:00] -  */
#define PX3D_Configuration_reserved0_ALIGN              0
#define PX3D_Configuration_reserved0_BITS               32
#define PX3D_Configuration_reserved0_MASK               0xFFFFFFFFUL
#define PX3D_Configuration_reserved0_SHIFT              0

/**********************************************************************
 *PX3D_Mode
 **********************************************************************/
/* OneSizeFitsAll [00:00] - boolean */
#define PX3D_Mode_OneSizeFitsAll_ALIGN                  0
#define PX3D_Mode_OneSizeFitsAll_BITS                   1
#define PX3D_Mode_OneSizeFitsAll_MASK                   0x00000001UL
#define PX3D_Mode_OneSizeFitsAll_SHIFT                  0

/* LinearColor [01:01] - boolean */
#define PX3D_Mode_LinearColor_ALIGN                     0
#define PX3D_Mode_LinearColor_BITS                      1
#define PX3D_Mode_LinearColor_MASK                      0x00000002UL
#define PX3D_Mode_LinearColor_SHIFT                     1

/* PerspectiveZ [02:02] - boolean */
#define PX3D_Mode_PerspectiveZ_ALIGN                    0
#define PX3D_Mode_PerspectiveZ_BITS                     1
#define PX3D_Mode_PerspectiveZ_MASK                     0x00000004UL
#define PX3D_Mode_PerspectiveZ_SHIFT                    2

/* EnableColorKey [03:03] - boolean */
#define PX3D_Mode_EnableColorKey_ALIGN                  0
#define PX3D_Mode_EnableColorKey_BITS                   1
#define PX3D_Mode_EnableColorKey_MASK                   0x00000008UL
#define PX3D_Mode_EnableColorKey_SHIFT                  3

/* LinearSpecular [04:04] - boolean */
#define PX3D_Mode_LinearSpecular_ALIGN                  0
#define PX3D_Mode_LinearSpecular_BITS                   1
#define PX3D_Mode_LinearSpecular_MASK                   0x00000010UL
#define PX3D_Mode_LinearSpecular_SHIFT                  4

/* LinearFog [05:05] - boolean */
#define PX3D_Mode_LinearFog_ALIGN                       0
#define PX3D_Mode_LinearFog_BITS                        1
#define PX3D_Mode_LinearFog_MASK                        0x00000020UL
#define PX3D_Mode_LinearFog_SHIFT                       5

/* reserved0 [11:06] -  */
#define PX3D_Mode_reserved0_ALIGN                       0
#define PX3D_Mode_reserved0_BITS                        6
#define PX3D_Mode_reserved0_MASK                        0x00000FC0UL
#define PX3D_Mode_reserved0_SHIFT                       6

/* OddCompare [12:12] - boolean */
#define PX3D_Mode_OddCompare_ALIGN                      0
#define PX3D_Mode_OddCompare_BITS                       1
#define PX3D_Mode_OddCompare_MASK                       0x00001000UL
#define PX3D_Mode_OddCompare_SHIFT                      12
#define PX3D_Mode_OddCompare_GreaterZ                   0
#define PX3D_Mode_OddCompare_LessThanZ                  1

/* SwizzleTexture [13:13] - boolean */
#define PX3D_Mode_SwizzleTexture_ALIGN                  0
#define PX3D_Mode_SwizzleTexture_BITS                   1
#define PX3D_Mode_SwizzleTexture_MASK                   0x00002000UL
#define PX3D_Mode_SwizzleTexture_SHIFT                  13
#define PX3D_Mode_SwizzleTexture_NormalTexture          0
#define PX3D_Mode_SwizzleTexture_SwizzleTexture         1

/* DisableDither [14:14] - boolean */
#define PX3D_Mode_DisableDither_ALIGN                   0
#define PX3D_Mode_DisableDither_BITS                    1
#define PX3D_Mode_DisableDither_MASK                    0x00004000UL
#define PX3D_Mode_DisableDither_SHIFT                   14

/* DisableSrcMSB [15:15] - boolean */
#define PX3D_Mode_DisableSrcMSB_ALIGN                   0
#define PX3D_Mode_DisableSrcMSB_BITS                    1
#define PX3D_Mode_DisableSrcMSB_MASK                    0x00008000UL
#define PX3D_Mode_DisableSrcMSB_SHIFT                   15

/* ScatterGather [17:16] - unsigned */
#define PX3D_Mode_ScatterGather_ALIGN                   0
#define PX3D_Mode_ScatterGather_BITS                    2
#define PX3D_Mode_ScatterGather_MASK                    0x00030000UL
#define PX3D_Mode_ScatterGather_SHIFT                   16

/* PrimListFormat [19:18] - unsigned */
#define PX3D_Mode_PrimListFormat_ALIGN                  0
#define PX3D_Mode_PrimListFormat_BITS                   2
#define PX3D_Mode_PrimListFormat_MASK                   0x000C0000UL
#define PX3D_Mode_PrimListFormat_SHIFT                  18

/* LocalDisplayList [20:20] - boolean */
#define PX3D_Mode_LocalDisplayList_ALIGN                0
#define PX3D_Mode_LocalDisplayList_BITS                 1
#define PX3D_Mode_LocalDisplayList_MASK                 0x00100000UL
#define PX3D_Mode_LocalDisplayList_SHIFT                20
#define PX3D_Mode_LocalDisplayList_FromHostSCB          0
#define PX3D_Mode_LocalDisplayList_FromMemorySCB        1

/* ByteOrder [22:21] - unsigned */
#define PX3D_Mode_ByteOrder_ALIGN                       0
#define PX3D_Mode_ByteOrder_BITS                        2
#define PX3D_Mode_ByteOrder_MASK                        0x00600000UL
#define PX3D_Mode_ByteOrder_SHIFT                       21

/* EnablePageFlip [23:23] - boolean */
#define PX3D_Mode_EnablePageFlip_ALIGN                  0
#define PX3D_Mode_EnablePageFlip_BITS                   1
#define PX3D_Mode_EnablePageFlip_MASK                   0x00800000UL
#define PX3D_Mode_EnablePageFlip_SHIFT                  23

/* TextureLoad [24:24] - boolean */
#define PX3D_Mode_TextureLoad_ALIGN                     0
#define PX3D_Mode_TextureLoad_BITS                      1
#define PX3D_Mode_TextureLoad_MASK                      0x01000000UL
#define PX3D_Mode_TextureLoad_SHIFT                     24
#define PX3D_Mode_TextureLoad_Normal                    0
#define PX3D_Mode_TextureLoad_Reserved                  1

/* AlphaWrite [26:25] - unsigned */
#define PX3D_Mode_AlphaWrite_ALIGN                      0
#define PX3D_Mode_AlphaWrite_BITS                       2
#define PX3D_Mode_AlphaWrite_MASK                       0x06000000UL
#define PX3D_Mode_AlphaWrite_SHIFT                      25

/* LinearTexture [27:27] - boolean */
#define PX3D_Mode_LinearTexture_ALIGN                   0
#define PX3D_Mode_LinearTexture_BITS                    1
#define PX3D_Mode_LinearTexture_MASK                    0x08000000UL
#define PX3D_Mode_LinearTexture_SHIFT                   27

/* RoundCoordinates [28:28] - boolean */
#define PX3D_Mode_RoundCoordinates_ALIGN                0
#define PX3D_Mode_RoundCoordinates_BITS                 1
#define PX3D_Mode_RoundCoordinates_MASK                 0x10000000UL
#define PX3D_Mode_RoundCoordinates_SHIFT                28
#define PX3D_Mode_RoundCoordinates_TruncateXY           0
#define PX3D_Mode_RoundCoordinates_RoundXY              1

/* BufferClear [30:29] - unsigned */
#define PX3D_Mode_BufferClear_ALIGN                     0
#define PX3D_Mode_BufferClear_BITS                      2
#define PX3D_Mode_BufferClear_MASK                      0x60000000UL
#define PX3D_Mode_BufferClear_SHIFT                     29

/* AlphaCompareEnable [31:31] - boolean */
#define PX3D_Mode_AlphaCompareEnable_ALIGN              0
#define PX3D_Mode_AlphaCompareEnable_BITS               1
#define PX3D_Mode_AlphaCompareEnable_MASK               0x80000000UL
#define PX3D_Mode_AlphaCompareEnable_SHIFT              31

/**********************************************************************
 *PX3D_RevisionControl
 **********************************************************************/
/* Revision [23:00] - unsigned */
#define PX3D_RevisionControl_Revision_ALIGN             0
#define PX3D_RevisionControl_Revision_BITS              24
#define PX3D_RevisionControl_Revision_MASK              0x00FFFFFFUL
#define PX3D_RevisionControl_Revision_SHIFT             0
#define PX3D_RevisionControl_Revision_CurrentRevision   12336560

/* Configuration [31:24] - unsigned */
#define PX3D_RevisionControl_Configuration_ALIGN        0
#define PX3D_RevisionControl_Configuration_BITS         8
#define PX3D_RevisionControl_Configuration_MASK         0xFF000000UL
#define PX3D_RevisionControl_Configuration_SHIFT        24
#define PX3D_RevisionControl_Configuration_CurrentConfiguration 0

/**********************************************************************
 *PX3D_TopLeft
 **********************************************************************/
/* Left [10:00] - unsigned */
#define PX3D_TopLeft_Left_ALIGN                         0
#define PX3D_TopLeft_Left_BITS                          11
#define PX3D_TopLeft_Left_MASK                          0x000007FFUL
#define PX3D_TopLeft_Left_SHIFT                         0

/* reserved0 [15:11] -  */
#define PX3D_TopLeft_reserved0_ALIGN                    0
#define PX3D_TopLeft_reserved0_BITS                     5
#define PX3D_TopLeft_reserved0_MASK                     0x0000F800UL
#define PX3D_TopLeft_reserved0_SHIFT                    11

/* Top [26:16] - unsigned */
#define PX3D_TopLeft_Top_ALIGN                          0
#define PX3D_TopLeft_Top_BITS                           11
#define PX3D_TopLeft_Top_MASK                           0x07FF0000UL
#define PX3D_TopLeft_Top_SHIFT                          16

/* reserved1 [31:27] -  */
#define PX3D_TopLeft_reserved1_ALIGN                    0
#define PX3D_TopLeft_reserved1_BITS                     5
#define PX3D_TopLeft_reserved1_MASK                     0xF8000000UL
#define PX3D_TopLeft_reserved1_SHIFT                    27

/**********************************************************************
 *PX3D_BottomRight
 **********************************************************************/
/* Right [10:00] - unsigned */
#define PX3D_BottomRight_Right_ALIGN                    0
#define PX3D_BottomRight_Right_BITS                     11
#define PX3D_BottomRight_Right_MASK                     0x000007FFUL
#define PX3D_BottomRight_Right_SHIFT                    0

/* reserved0 [15:11] -  */
#define PX3D_BottomRight_reserved0_ALIGN                0
#define PX3D_BottomRight_reserved0_BITS                 5
#define PX3D_BottomRight_reserved0_MASK                 0x0000F800UL
#define PX3D_BottomRight_reserved0_SHIFT                11

/* Bottom [26:16] - unsigned */
#define PX3D_BottomRight_Bottom_ALIGN                   0
#define PX3D_BottomRight_Bottom_BITS                    11
#define PX3D_BottomRight_Bottom_MASK                    0x07FF0000UL
#define PX3D_BottomRight_Bottom_SHIFT                   16

/* reserved1 [31:27] -  */
#define PX3D_BottomRight_reserved1_ALIGN                0
#define PX3D_BottomRight_reserved1_BITS                 5
#define PX3D_BottomRight_reserved1_MASK                 0xF8000000UL
#define PX3D_BottomRight_reserved1_SHIFT                27

/**********************************************************************
 *PX3D_DestConfig
 **********************************************************************/
/* ColorDstStride [10:00] - unsigned */
#define PX3D_DestConfig_ColorDstStride_ALIGN            0
#define PX3D_DestConfig_ColorDstStride_BITS             11
#define PX3D_DestConfig_ColorDstStride_MASK             0x000007FFUL
#define PX3D_DestConfig_ColorDstStride_SHIFT            0

/* ColorDstFormat [13:11] - unsigned */
#define PX3D_DestConfig_ColorDstFormat_ALIGN            0
#define PX3D_DestConfig_ColorDstFormat_BITS             3
#define PX3D_DestConfig_ColorDstFormat_MASK             0x00003800UL
#define PX3D_DestConfig_ColorDstFormat_SHIFT            11

/* ColorDstEnabled [14:14] - boolean */
#define PX3D_DestConfig_ColorDstEnabled_ALIGN           0
#define PX3D_DestConfig_ColorDstEnabled_BITS            1
#define PX3D_DestConfig_ColorDstEnabled_MASK            0x00004000UL
#define PX3D_DestConfig_ColorDstEnabled_SHIFT           14

/* ZDstStride [25:15] - unsigned */
#define PX3D_DestConfig_ZDstStride_ALIGN                0
#define PX3D_DestConfig_ZDstStride_BITS                 11
#define PX3D_DestConfig_ZDstStride_MASK                 0x03FF8000UL
#define PX3D_DestConfig_ZDstStride_SHIFT                15

/* ZDstFormat [27:26] - unsigned */
#define PX3D_DestConfig_ZDstFormat_ALIGN                0
#define PX3D_DestConfig_ZDstFormat_BITS                 2
#define PX3D_DestConfig_ZDstFormat_MASK                 0x0C000000UL
#define PX3D_DestConfig_ZDstFormat_SHIFT                26

/* ZDstEnabled [28:28] - boolean */
#define PX3D_DestConfig_ZDstEnabled_ALIGN               0
#define PX3D_DestConfig_ZDstEnabled_BITS                1
#define PX3D_DestConfig_ZDstEnabled_MASK                0x10000000UL
#define PX3D_DestConfig_ZDstEnabled_SHIFT               28

/* DstWatermark [31:29] - unsigned */
#define PX3D_DestConfig_DstWatermark_ALIGN              0
#define PX3D_DestConfig_DstWatermark_BITS               3
#define PX3D_DestConfig_DstWatermark_MASK               0xE0000000UL
#define PX3D_DestConfig_DstWatermark_SHIFT              29

/**********************************************************************
 *PX3D_SourceConfig
 **********************************************************************/
/* ColorSrcStride [10:00] - unsigned */
#define PX3D_SourceConfig_ColorSrcStride_ALIGN          0
#define PX3D_SourceConfig_ColorSrcStride_BITS           11
#define PX3D_SourceConfig_ColorSrcStride_MASK           0x000007FFUL
#define PX3D_SourceConfig_ColorSrcStride_SHIFT          0

/* ColorSrcFormat [13:11] - unsigned */
#define PX3D_SourceConfig_ColorSrcFormat_ALIGN          0
#define PX3D_SourceConfig_ColorSrcFormat_BITS           3
#define PX3D_SourceConfig_ColorSrcFormat_MASK           0x00003800UL
#define PX3D_SourceConfig_ColorSrcFormat_SHIFT          11

/* ColorSrcEnabled [14:14] - boolean */
#define PX3D_SourceConfig_ColorSrcEnabled_ALIGN         0
#define PX3D_SourceConfig_ColorSrcEnabled_BITS          1
#define PX3D_SourceConfig_ColorSrcEnabled_MASK          0x00004000UL
#define PX3D_SourceConfig_ColorSrcEnabled_SHIFT         14

/* ZSrcStride [25:15] - unsigned */
#define PX3D_SourceConfig_ZSrcStride_ALIGN              0
#define PX3D_SourceConfig_ZSrcStride_BITS               11
#define PX3D_SourceConfig_ZSrcStride_MASK               0x03FF8000UL
#define PX3D_SourceConfig_ZSrcStride_SHIFT              15

/* ZSrcFormat [27:26] - unsigned */
#define PX3D_SourceConfig_ZSrcFormat_ALIGN              0
#define PX3D_SourceConfig_ZSrcFormat_BITS               2
#define PX3D_SourceConfig_ZSrcFormat_MASK               0x0C000000UL
#define PX3D_SourceConfig_ZSrcFormat_SHIFT              26

/* ZSrcEnabled [28:28] - boolean */
#define PX3D_SourceConfig_ZSrcEnabled_ALIGN             0
#define PX3D_SourceConfig_ZSrcEnabled_BITS              1
#define PX3D_SourceConfig_ZSrcEnabled_MASK              0x10000000UL
#define PX3D_SourceConfig_ZSrcEnabled_SHIFT             28

/* SrcWatermark [31:29] - unsigned */
#define PX3D_SourceConfig_SrcWatermark_ALIGN            0
#define PX3D_SourceConfig_SrcWatermark_BITS             3
#define PX3D_SourceConfig_SrcWatermark_MASK             0xE0000000UL
#define PX3D_SourceConfig_SrcWatermark_SHIFT            29

/**********************************************************************
 *PX3D_DisplayListConfig
 **********************************************************************/
/* reserved0 [31:00] -  */
#define PX3D_DisplayListConfig_reserved0_ALIGN          0
#define PX3D_DisplayListConfig_reserved0_BITS           32
#define PX3D_DisplayListConfig_reserved0_MASK           0xFFFFFFFFUL
#define PX3D_DisplayListConfig_reserved0_SHIFT          0

/**********************************************************************
 *PX3D_TextureConfig
 **********************************************************************/
/* TexelSize [01:00] - unsigned */
#define PX3D_TextureConfig_TexelSize_ALIGN              0
#define PX3D_TextureConfig_TexelSize_BITS               2
#define PX3D_TextureConfig_TexelSize_MASK               0x00000003UL
#define PX3D_TextureConfig_TexelSize_SHIFT              0

/* Tsize [05:02] - unsigned */
#define PX3D_TextureConfig_Tsize_ALIGN                  0
#define PX3D_TextureConfig_Tsize_BITS                   4
#define PX3D_TextureConfig_Tsize_MASK                   0x0000003CUL
#define PX3D_TextureConfig_Tsize_SHIFT                  2

/* Ssize [09:06] - unsigned */
#define PX3D_TextureConfig_Ssize_ALIGN                  0
#define PX3D_TextureConfig_Ssize_BITS                   4
#define PX3D_TextureConfig_Ssize_MASK                   0x000003C0UL
#define PX3D_TextureConfig_Ssize_SHIFT                  6

/* reserved0 [31:10] -  */
#define PX3D_TextureConfig_reserved0_ALIGN              0
#define PX3D_TextureConfig_reserved0_BITS               22
#define PX3D_TextureConfig_reserved0_MASK               0xFFFFFC00UL
#define PX3D_TextureConfig_reserved0_SHIFT              10

/**********************************************************************
 *PX3D_DisplayListAddr
 **********************************************************************/
/* DisplayListAddr [31:00] - unsigned */
#define PX3D_DisplayListAddr_DisplayListAddr_ALIGN      0
#define PX3D_DisplayListAddr_DisplayListAddr_BITS       32
#define PX3D_DisplayListAddr_DisplayListAddr_MASK       0xFFFFFFFFUL
#define PX3D_DisplayListAddr_DisplayListAddr_SHIFT      0

/**********************************************************************
 *PX3D_DisplayPageAddr
 **********************************************************************/
/* DisplayPageAddr [31:00] - unsigned */
#define PX3D_DisplayPageAddr_DisplayPageAddr_ALIGN      0
#define PX3D_DisplayPageAddr_DisplayPageAddr_BITS       32
#define PX3D_DisplayPageAddr_DisplayPageAddr_MASK       0xFFFFFFFFUL
#define PX3D_DisplayPageAddr_DisplayPageAddr_SHIFT      0

/**********************************************************************
 *PX3D_DestAddr
 **********************************************************************/
/* DestAddr [25:00] - unsigned */
#define PX3D_DestAddr_DestAddr_ALIGN                    0
#define PX3D_DestAddr_DestAddr_BITS                     26
#define PX3D_DestAddr_DestAddr_MASK                     0x03FFFFFFUL
#define PX3D_DestAddr_DestAddr_SHIFT                    0

/* reserved0 [31:26] -  */
#define PX3D_DestAddr_reserved0_ALIGN                   0
#define PX3D_DestAddr_reserved0_BITS                    6
#define PX3D_DestAddr_reserved0_MASK                    0xFC000000UL
#define PX3D_DestAddr_reserved0_SHIFT                   26

/**********************************************************************
 *PX3D_DestZAddr
 **********************************************************************/
/* DestZAddr [25:00] - unsigned */
#define PX3D_DestZAddr_DestZAddr_ALIGN                  0
#define PX3D_DestZAddr_DestZAddr_BITS                   26
#define PX3D_DestZAddr_DestZAddr_MASK                   0x03FFFFFFUL
#define PX3D_DestZAddr_DestZAddr_SHIFT                  0

/* reserved0 [31:26] -  */
#define PX3D_DestZAddr_reserved0_ALIGN                  0
#define PX3D_DestZAddr_reserved0_BITS                   6
#define PX3D_DestZAddr_reserved0_MASK                   0xFC000000UL
#define PX3D_DestZAddr_reserved0_SHIFT                  26

/**********************************************************************
 *PX3D_SourceAddr
 **********************************************************************/
/* SourceAddr [25:00] - unsigned */
#define PX3D_SourceAddr_SourceAddr_ALIGN                0
#define PX3D_SourceAddr_SourceAddr_BITS                 26
#define PX3D_SourceAddr_SourceAddr_MASK                 0x03FFFFFFUL
#define PX3D_SourceAddr_SourceAddr_SHIFT                0

/* reserved0 [31:26] -  */
#define PX3D_SourceAddr_reserved0_ALIGN                 0
#define PX3D_SourceAddr_reserved0_BITS                  6
#define PX3D_SourceAddr_reserved0_MASK                  0xFC000000UL
#define PX3D_SourceAddr_reserved0_SHIFT                 26

/**********************************************************************
 *PX3D_SourceZAddr
 **********************************************************************/
/* SourceZAddr [25:00] - unsigned */
#define PX3D_SourceZAddr_SourceZAddr_ALIGN              0
#define PX3D_SourceZAddr_SourceZAddr_BITS               26
#define PX3D_SourceZAddr_SourceZAddr_MASK               0x03FFFFFFUL
#define PX3D_SourceZAddr_SourceZAddr_SHIFT              0

/* reserved0 [31:26] -  */
#define PX3D_SourceZAddr_reserved0_ALIGN                0
#define PX3D_SourceZAddr_reserved0_BITS                 6
#define PX3D_SourceZAddr_reserved0_MASK                 0xFC000000UL
#define PX3D_SourceZAddr_reserved0_SHIFT                26

/**********************************************************************
 *PX3D_TranslateColorKey
 **********************************************************************/
/* Blue [07:00] - unsigned */
#define PX3D_TranslateColorKey_Blue_ALIGN               0
#define PX3D_TranslateColorKey_Blue_BITS                8
#define PX3D_TranslateColorKey_Blue_MASK                0x000000FFUL
#define PX3D_TranslateColorKey_Blue_SHIFT               0

/* Green [15:08] - unsigned */
#define PX3D_TranslateColorKey_Green_ALIGN              0
#define PX3D_TranslateColorKey_Green_BITS               8
#define PX3D_TranslateColorKey_Green_MASK               0x0000FF00UL
#define PX3D_TranslateColorKey_Green_SHIFT              8

/* Red [23:16] - unsigned */
#define PX3D_TranslateColorKey_Red_ALIGN                0
#define PX3D_TranslateColorKey_Red_BITS                 8
#define PX3D_TranslateColorKey_Red_MASK                 0x00FF0000UL
#define PX3D_TranslateColorKey_Red_SHIFT                16

/* reserved0 [31:24] -  */
#define PX3D_TranslateColorKey_reserved0_ALIGN          0
#define PX3D_TranslateColorKey_reserved0_BITS           8
#define PX3D_TranslateColorKey_reserved0_MASK           0xFF000000UL
#define PX3D_TranslateColorKey_reserved0_SHIFT          24

/**********************************************************************
 *PX3D_ColorKey1
 **********************************************************************/
/* Blue [07:00] - unsigned */
#define PX3D_ColorKey1_Blue_ALIGN                       0
#define PX3D_ColorKey1_Blue_BITS                        8
#define PX3D_ColorKey1_Blue_MASK                        0x000000FFUL
#define PX3D_ColorKey1_Blue_SHIFT                       0

/* Green [15:08] - unsigned */
#define PX3D_ColorKey1_Green_ALIGN                      0
#define PX3D_ColorKey1_Green_BITS                       8
#define PX3D_ColorKey1_Green_MASK                       0x0000FF00UL
#define PX3D_ColorKey1_Green_SHIFT                      8

/* Red [23:16] - unsigned */
#define PX3D_ColorKey1_Red_ALIGN                        0
#define PX3D_ColorKey1_Red_BITS                         8
#define PX3D_ColorKey1_Red_MASK                         0x00FF0000UL
#define PX3D_ColorKey1_Red_SHIFT                        16

/* KeyToBlack [24:24] - boolean */
#define PX3D_ColorKey1_KeyToBlack_ALIGN                 0
#define PX3D_ColorKey1_KeyToBlack_BITS                  1
#define PX3D_ColorKey1_KeyToBlack_MASK                  0x01000000UL
#define PX3D_ColorKey1_KeyToBlack_SHIFT                 24

/* reserved0 [31:25] -  */
#define PX3D_ColorKey1_reserved0_ALIGN                  0
#define PX3D_ColorKey1_reserved0_BITS                   7
#define PX3D_ColorKey1_reserved0_MASK                   0xFE000000UL
#define PX3D_ColorKey1_reserved0_SHIFT                  25

/* Blue [07:00] - unsigned */
#define PX3D_ColorKey2_Blue_ALIGN                       0
#define PX3D_ColorKey2_Blue_BITS                        8
#define PX3D_ColorKey2_Blue_MASK                        0x000000FFUL
#define PX3D_ColorKey2_Blue_SHIFT                       0

/* Green [15:08] - unsigned */
#define PX3D_ColorKey2_Green_ALIGN                      0
#define PX3D_ColorKey2_Green_BITS                       8
#define PX3D_ColorKey2_Green_MASK                       0x0000FF00UL
#define PX3D_ColorKey2_Green_SHIFT                      8

/* Red [23:16] - unsigned */
#define PX3D_ColorKey2_Red_ALIGN                        0
#define PX3D_ColorKey2_Red_BITS                         8
#define PX3D_ColorKey2_Red_MASK                         0x00FF0000UL
#define PX3D_ColorKey2_Red_SHIFT                        16

/* KeyToBlack [24:24] - boolean */
#define PX3D_ColorKey2_KeyToBlack_ALIGN                 0
#define PX3D_ColorKey2_KeyToBlack_BITS                  1
#define PX3D_ColorKey2_KeyToBlack_MASK                  0x01000000UL
#define PX3D_ColorKey2_KeyToBlack_SHIFT                 24

/* reserved1 [31:25] -  */
#define PX3D_ColorKey2_reserved1_ALIGN                  0
#define PX3D_ColorKey2_reserved1_BITS                   7
#define PX3D_ColorKey2_reserved1_MASK                   0xFE000000UL
#define PX3D_ColorKey2_reserved1_SHIFT                  25

/* Blue [07:00] - unsigned */
#define PX3D_ColorKey3_Blue_ALIGN                       0
#define PX3D_ColorKey3_Blue_BITS                        8
#define PX3D_ColorKey3_Blue_MASK                        0x000000FFUL
#define PX3D_ColorKey3_Blue_SHIFT                       0

/* Green [15:08] - unsigned */
#define PX3D_ColorKey3_Green_ALIGN                      0
#define PX3D_ColorKey3_Green_BITS                       8
#define PX3D_ColorKey3_Green_MASK                       0x0000FF00UL
#define PX3D_ColorKey3_Green_SHIFT                      8

/* Red [23:16] - unsigned */
#define PX3D_ColorKey3_Red_ALIGN                        0
#define PX3D_ColorKey3_Red_BITS                         8
#define PX3D_ColorKey3_Red_MASK                         0x00FF0000UL
#define PX3D_ColorKey3_Red_SHIFT                        16

/* KeyToBlack [24:24] - boolean */
#define PX3D_ColorKey3_KeyToBlack_ALIGN                 0
#define PX3D_ColorKey3_KeyToBlack_BITS                  1
#define PX3D_ColorKey3_KeyToBlack_MASK                  0x01000000UL
#define PX3D_ColorKey3_KeyToBlack_SHIFT                 24

/* reserved2 [31:25] -  */
#define PX3D_ColorKey3_reserved2_ALIGN                  0
#define PX3D_ColorKey3_reserved2_BITS                   7
#define PX3D_ColorKey3_reserved2_MASK                   0xFE000000UL
#define PX3D_ColorKey3_reserved2_SHIFT                  25

/**********************************************************************
 *PX3D_FogColor
 **********************************************************************/
/* Blue [07:00] - unsigned */
#define PX3D_FogColor_Blue_ALIGN                        0
#define PX3D_FogColor_Blue_BITS                         8
#define PX3D_FogColor_Blue_MASK                         0x000000FFUL
#define PX3D_FogColor_Blue_SHIFT                        0

/* Green [15:08] - unsigned */
#define PX3D_FogColor_Green_ALIGN                       0
#define PX3D_FogColor_Green_BITS                        8
#define PX3D_FogColor_Green_MASK                        0x0000FF00UL
#define PX3D_FogColor_Green_SHIFT                       8

/* Red [23:16] - unsigned */
#define PX3D_FogColor_Red_ALIGN                         0
#define PX3D_FogColor_Red_BITS                          8
#define PX3D_FogColor_Red_MASK                          0x00FF0000UL
#define PX3D_FogColor_Red_SHIFT                         16

/* reserved0 [31:24] -  */
#define PX3D_FogColor_reserved0_ALIGN                   0
#define PX3D_FogColor_reserved0_BITS                    8
#define PX3D_FogColor_reserved0_MASK                    0xFF000000UL
#define PX3D_FogColor_reserved0_SHIFT                   24

/**********************************************************************
 *PX3D_AlphaReference
 **********************************************************************/
/* AlphaReference [07:00] - unsigned */
#define PX3D_AlphaReference_AlphaReference_ALIGN        0
#define PX3D_AlphaReference_AlphaReference_BITS         8
#define PX3D_AlphaReference_AlphaReference_MASK         0x000000FFUL
#define PX3D_AlphaReference_AlphaReference_SHIFT        0

/* reserved0 [31:08] -  */
#define PX3D_AlphaReference_reserved0_ALIGN             0
#define PX3D_AlphaReference_reserved0_BITS              24
#define PX3D_AlphaReference_reserved0_MASK              0xFFFFFF00UL
#define PX3D_AlphaReference_reserved0_SHIFT             8

/**********************************************************************
 *PX3D_IRQMask
 **********************************************************************/
/* ConversionError [00:00] - boolean */
#define PX3D_IRQMask_ConversionError_ALIGN              0
#define PX3D_IRQMask_ConversionError_BITS               1
#define PX3D_IRQMask_ConversionError_MASK               0x00000001UL
#define PX3D_IRQMask_ConversionError_SHIFT              0

/* LostData [01:01] - boolean */
#define PX3D_IRQMask_LostData_ALIGN                     0
#define PX3D_IRQMask_LostData_BITS                      1
#define PX3D_IRQMask_LostData_MASK                      0x00000002UL
#define PX3D_IRQMask_LostData_SHIFT                     1

/* EndOfFrame [02:02] - boolean */
#define PX3D_IRQMask_EndOfFrame_ALIGN                   0
#define PX3D_IRQMask_EndOfFrame_BITS                    1
#define PX3D_IRQMask_EndOfFrame_MASK                    0x00000004UL
#define PX3D_IRQMask_EndOfFrame_SHIFT                   2

/* ScanlineOverflow [03:03] - boolean */
#define PX3D_IRQMask_ScanlineOverflow_ALIGN             0
#define PX3D_IRQMask_ScanlineOverflow_BITS              1
#define PX3D_IRQMask_ScanlineOverflow_MASK              0x00000008UL
#define PX3D_IRQMask_ScanlineOverflow_SHIFT             3

/* ConfigError [04:04] - boolean */
#define PX3D_IRQMask_ConfigError_ALIGN                  0
#define PX3D_IRQMask_ConfigError_BITS                   1
#define PX3D_IRQMask_ConfigError_MASK                   0x00000010UL
#define PX3D_IRQMask_ConfigError_SHIFT                  4

/* EndOfBIST [05:05] - boolean */
#define PX3D_IRQMask_EndOfBIST_ALIGN                    0
#define PX3D_IRQMask_EndOfBIST_BITS                     1
#define PX3D_IRQMask_EndOfBIST_MASK                     0x00000020UL
#define PX3D_IRQMask_EndOfBIST_SHIFT                    5

/* reserved0 [31:06] -  */
#define PX3D_IRQMask_reserved0_ALIGN                    0
#define PX3D_IRQMask_reserved0_BITS                     26
#define PX3D_IRQMask_reserved0_MASK                     0xFFFFFFC0UL
#define PX3D_IRQMask_reserved0_SHIFT                    6

/**********************************************************************
 *PX3D_ExceptionAction
 **********************************************************************/
/* EnableConversionError [00:00] - boolean */
#define PX3D_ExceptionAction_EnableConversionError_ALIGN 0
#define PX3D_ExceptionAction_EnableConversionError_BITS 1
#define PX3D_ExceptionAction_EnableConversionError_MASK 0x00000001UL
#define PX3D_ExceptionAction_EnableConversionError_SHIFT 0

/* EnableLostData [01:01] - boolean */
#define PX3D_ExceptionAction_EnableLostData_ALIGN       0
#define PX3D_ExceptionAction_EnableLostData_BITS        1
#define PX3D_ExceptionAction_EnableLostData_MASK        0x00000002UL
#define PX3D_ExceptionAction_EnableLostData_SHIFT       1

/* EnableEndOfFrame [02:02] - boolean */
#define PX3D_ExceptionAction_EnableEndOfFrame_ALIGN     0
#define PX3D_ExceptionAction_EnableEndOfFrame_BITS      1
#define PX3D_ExceptionAction_EnableEndOfFrame_MASK      0x00000004UL
#define PX3D_ExceptionAction_EnableEndOfFrame_SHIFT     2

/* EnableScanlineOverflow [03:03] - boolean */
#define PX3D_ExceptionAction_EnableScanlineOverflow_ALIGN 0
#define PX3D_ExceptionAction_EnableScanlineOverflow_BITS 1
#define PX3D_ExceptionAction_EnableScanlineOverflow_MASK 0x00000008UL
#define PX3D_ExceptionAction_EnableScanlineOverflow_SHIFT 3

/* EnableConfigError [04:04] - boolean */
#define PX3D_ExceptionAction_EnableConfigError_ALIGN    0
#define PX3D_ExceptionAction_EnableConfigError_BITS     1
#define PX3D_ExceptionAction_EnableConfigError_MASK     0x00000010UL
#define PX3D_ExceptionAction_EnableConfigError_SHIFT    4

/* EnableEndOfBIST [05:05] - boolean */
#define PX3D_ExceptionAction_EnableEndOfBIST_ALIGN      0
#define PX3D_ExceptionAction_EnableEndOfBIST_BITS       1
#define PX3D_ExceptionAction_EnableEndOfBIST_MASK       0x00000020UL
#define PX3D_ExceptionAction_EnableEndOfBIST_SHIFT      5

/* reserved0 [31:06] -  */
#define PX3D_ExceptionAction_reserved0_ALIGN            0
#define PX3D_ExceptionAction_reserved0_BITS             26
#define PX3D_ExceptionAction_reserved0_MASK             0xFFFFFFC0UL
#define PX3D_ExceptionAction_reserved0_SHIFT            6

/**********************************************************************
 *PX3D_PrimCount
 **********************************************************************/
/* PrimCount [15:00] - unsigned */
#define PX3D_PrimCount_PrimCount_ALIGN                  0
#define PX3D_PrimCount_PrimCount_BITS                   16
#define PX3D_PrimCount_PrimCount_MASK                   0x0000FFFFUL
#define PX3D_PrimCount_PrimCount_SHIFT                  0

/* reserved0 [31:16] -  */
#define PX3D_PrimCount_reserved0_ALIGN                  0
#define PX3D_PrimCount_reserved0_BITS                   16
#define PX3D_PrimCount_reserved0_MASK                   0xFFFF0000UL
#define PX3D_PrimCount_reserved0_SHIFT                  16

/**********************************************************************
 *PX3D_Status
 **********************************************************************/
/* Scanline [10:00] - unsigned */
#define PX3D_Status_Scanline_ALIGN                      0
#define PX3D_Status_Scanline_BITS                       11
#define PX3D_Status_Scanline_MASK                       0x000007FFUL
#define PX3D_Status_Scanline_SHIFT                      0

/* Busy [11:11] - boolean */
#define PX3D_Status_Busy_ALIGN                          0
#define PX3D_Status_Busy_BITS                           1
#define PX3D_Status_Busy_MASK                           0x00000800UL
#define PX3D_Status_Busy_SHIFT                          11

/* reserved0 [12:12] -  */
#define PX3D_Status_reserved0_ALIGN                     0
#define PX3D_Status_reserved0_BITS                      1
#define PX3D_Status_reserved0_MASK                      0x00001000UL
#define PX3D_Status_reserved0_SHIFT                     12

/* DestFIFOEmpty [13:13] - boolean */
#define PX3D_Status_DestFIFOEmpty_ALIGN                 0
#define PX3D_Status_DestFIFOEmpty_BITS                  1
#define PX3D_Status_DestFIFOEmpty_MASK                  0x00002000UL
#define PX3D_Status_DestFIFOEmpty_SHIFT                 13

/* reserved1 [20:14] -  */
#define PX3D_Status_reserved1_ALIGN                     0
#define PX3D_Status_reserved1_BITS                      7
#define PX3D_Status_reserved1_MASK                      0x001FC000UL
#define PX3D_Status_reserved1_SHIFT                     14

/* ColorKeyUsed [21:21] - boolean */
#define PX3D_Status_ColorKeyUsed_ALIGN                  0
#define PX3D_Status_ColorKeyUsed_BITS                   1
#define PX3D_Status_ColorKeyUsed_MASK                   0x00200000UL
#define PX3D_Status_ColorKeyUsed_SHIFT                  21

/* reserved2 [31:22] -  */
#define PX3D_Status_reserved2_ALIGN                     0
#define PX3D_Status_reserved2_BITS                      10
#define PX3D_Status_reserved2_MASK                      0xFFC00000UL
#define PX3D_Status_reserved2_SHIFT                     22

/**********************************************************************
 *PX3D_FogTable
 **********************************************************************/
/* Data [07:00] - unsigned */
#define PX3D_FogTable_Data_ALIGN                        0
#define PX3D_FogTable_Data_BITS                         8
#define PX3D_FogTable_Data_MASK                         0x000000FFUL
#define PX3D_FogTable_Data_SHIFT                        0

/* Address [15:08] - unsigned */
#define PX3D_FogTable_Address_ALIGN                     0
#define PX3D_FogTable_Address_BITS                      8
#define PX3D_FogTable_Address_MASK                      0x0000FF00UL
#define PX3D_FogTable_Address_SHIFT                     8

/* reserved0 [31:16] -  */
#define PX3D_FogTable_reserved0_ALIGN                   0
#define PX3D_FogTable_reserved0_BITS                    16
#define PX3D_FogTable_reserved0_MASK                    0xFFFF0000UL
#define PX3D_FogTable_reserved0_SHIFT                   16

/**********************************************************************
 *PX3D_BIST
 **********************************************************************/
/* XY [00:00] - boolean */
#define PX3D_BIST_XY_ALIGN                              0
#define PX3D_BIST_XY_BITS                               1
#define PX3D_BIST_XY_MASK                               0x00000001UL
#define PX3D_BIST_XY_SHIFT                              0

/* Attributes [01:01] - boolean */
#define PX3D_BIST_Attributes_ALIGN                      0
#define PX3D_BIST_Attributes_BITS                       1
#define PX3D_BIST_Attributes_MASK                       0x00000002UL
#define PX3D_BIST_Attributes_SHIFT                      1

/* W [02:02] - boolean */
#define PX3D_BIST_W_ALIGN                               0
#define PX3D_BIST_W_BITS                                1
#define PX3D_BIST_W_MASK                                0x00000004UL
#define PX3D_BIST_W_SHIFT                               2

/* Hdr [03:03] - boolean */
#define PX3D_BIST_Hdr_ALIGN                             0
#define PX3D_BIST_Hdr_BITS                              1
#define PX3D_BIST_Hdr_MASK                              0x00000008UL
#define PX3D_BIST_Hdr_SHIFT                             3

/* ProcessorLoader [04:04] - boolean */
#define PX3D_BIST_ProcessorLoader_ALIGN                 0
#define PX3D_BIST_ProcessorLoader_BITS                  1
#define PX3D_BIST_ProcessorLoader_MASK                  0x00000010UL
#define PX3D_BIST_ProcessorLoader_SHIFT                 4

/* Interpolator [05:05] - boolean */
#define PX3D_BIST_Interpolator_ALIGN                    0
#define PX3D_BIST_Interpolator_BITS                     1
#define PX3D_BIST_Interpolator_MASK                     0x00000020UL
#define PX3D_BIST_Interpolator_SHIFT                    5

/* QuickZ [06:06] - boolean */
#define PX3D_BIST_QuickZ_ALIGN                          0
#define PX3D_BIST_QuickZ_BITS                           1
#define PX3D_BIST_QuickZ_MASK                           0x00000040UL
#define PX3D_BIST_QuickZ_SHIFT                          6

/* AppSort [07:07] - boolean */
#define PX3D_BIST_AppSort_ALIGN                         0
#define PX3D_BIST_AppSort_BITS                          1
#define PX3D_BIST_AppSort_MASK                          0x00000080UL
#define PX3D_BIST_AppSort_SHIFT                         7

/* TextureMap [08:08] - boolean */
#define PX3D_BIST_TextureMap_ALIGN                      0
#define PX3D_BIST_TextureMap_BITS                       1
#define PX3D_BIST_TextureMap_MASK                       0x00000100UL
#define PX3D_BIST_TextureMap_SHIFT                      8

/* HostInterface [09:09] - boolean */
#define PX3D_BIST_HostInterface_ALIGN                   0
#define PX3D_BIST_HostInterface_BITS                    1
#define PX3D_BIST_HostInterface_MASK                    0x00000200UL
#define PX3D_BIST_HostInterface_SHIFT                   9

/* MemInterface [10:10] - boolean */
#define PX3D_BIST_MemInterface_ALIGN                    0
#define PX3D_BIST_MemInterface_BITS                     1
#define PX3D_BIST_MemInterface_MASK                     0x00000400UL
#define PX3D_BIST_MemInterface_SHIFT                    10

/* L1Cache [11:11] - boolean */
#define PX3D_BIST_L1Cache_ALIGN                         0
#define PX3D_BIST_L1Cache_BITS                          1
#define PX3D_BIST_L1Cache_MASK                          0x00000800UL
#define PX3D_BIST_L1Cache_SHIFT                         11

/* reserved0 [31:12] -  */
#define PX3D_BIST_reserved0_ALIGN                       0
#define PX3D_BIST_reserved0_BITS                        20
#define PX3D_BIST_reserved0_MASK                        0xFFFFF000UL
#define PX3D_BIST_reserved0_SHIFT                       12

/**********************************************************************
 *PX3D_RegTableAddr
 **********************************************************************/
/* RegTableAddr [31:00] - unsigned */
#define PX3D_RegTableAddr_RegTableAddr_ALIGN            0
#define PX3D_RegTableAddr_RegTableAddr_BITS             32
#define PX3D_RegTableAddr_RegTableAddr_MASK             0xFFFFFFFFUL
#define PX3D_RegTableAddr_RegTableAddr_SHIFT            0

/**********************************************************************
 *PX3D_ExceptionStatus
 **********************************************************************/
/* ConversionError [00:00] - boolean */
#define PX3D_ExceptionStatus_ConversionError_ALIGN      0
#define PX3D_ExceptionStatus_ConversionError_BITS       1
#define PX3D_ExceptionStatus_ConversionError_MASK       0x00000001UL
#define PX3D_ExceptionStatus_ConversionError_SHIFT      0

/* LostData [01:01] - boolean */
#define PX3D_ExceptionStatus_LostData_ALIGN             0
#define PX3D_ExceptionStatus_LostData_BITS              1
#define PX3D_ExceptionStatus_LostData_MASK              0x00000002UL
#define PX3D_ExceptionStatus_LostData_SHIFT             1

/* EndOfFrame [02:02] - boolean */
#define PX3D_ExceptionStatus_EndOfFrame_ALIGN           0
#define PX3D_ExceptionStatus_EndOfFrame_BITS            1
#define PX3D_ExceptionStatus_EndOfFrame_MASK            0x00000004UL
#define PX3D_ExceptionStatus_EndOfFrame_SHIFT           2

/* ScanlineOverflow [03:03] - boolean */
#define PX3D_ExceptionStatus_ScanlineOverflow_ALIGN     0
#define PX3D_ExceptionStatus_ScanlineOverflow_BITS      1
#define PX3D_ExceptionStatus_ScanlineOverflow_MASK      0x00000008UL
#define PX3D_ExceptionStatus_ScanlineOverflow_SHIFT     3

/* ConfigError [04:04] - boolean */
#define PX3D_ExceptionStatus_ConfigError_ALIGN          0
#define PX3D_ExceptionStatus_ConfigError_BITS           1
#define PX3D_ExceptionStatus_ConfigError_MASK           0x00000010UL
#define PX3D_ExceptionStatus_ConfigError_SHIFT          4

/* EndOfBIST [05:05] - boolean */
#define PX3D_ExceptionStatus_EndOfBIST_ALIGN            0
#define PX3D_ExceptionStatus_EndOfBIST_BITS             1
#define PX3D_ExceptionStatus_EndOfBIST_MASK             0x00000020UL
#define PX3D_ExceptionStatus_EndOfBIST_SHIFT            5

/* reserved0 [31:06] -  */
#define PX3D_ExceptionStatus_reserved0_ALIGN            0
#define PX3D_ExceptionStatus_reserved0_BITS             26
#define PX3D_ExceptionStatus_reserved0_MASK             0xFFFFFFC0UL
#define PX3D_ExceptionStatus_reserved0_SHIFT            6

/**********************************************************************
 *PX3D_AddedRegSets
 **********************************************************************/
/* NumRegSets [15:00] - unsigned */
#define PX3D_AddedRegSets_NumRegSets_ALIGN              0
#define PX3D_AddedRegSets_NumRegSets_BITS               16
#define PX3D_AddedRegSets_NumRegSets_MASK               0x0000FFFFUL
#define PX3D_AddedRegSets_NumRegSets_SHIFT              0

/* reserved0 [31:16] -  */
#define PX3D_AddedRegSets_reserved0_ALIGN               0
#define PX3D_AddedRegSets_reserved0_BITS                16
#define PX3D_AddedRegSets_reserved0_MASK                0xFFFF0000UL
#define PX3D_AddedRegSets_reserved0_SHIFT               16

/**********************************************************************
 *PCI_Intr_Enable
 **********************************************************************/
/* PCI_INTA_0 [00:00] - boolean */
#define PCI_Intr_Enable_PCI_INTA_0_ALIGN                0
#define PCI_Intr_Enable_PCI_INTA_0_BITS                 1
#define PCI_Intr_Enable_PCI_INTA_0_MASK                 0x00000001UL
#define PCI_Intr_Enable_PCI_INTA_0_SHIFT                0

/* PCI_INTA_1 [01:01] - boolean */
#define PCI_Intr_Enable_PCI_INTA_1_ALIGN                0
#define PCI_Intr_Enable_PCI_INTA_1_BITS                 1
#define PCI_Intr_Enable_PCI_INTA_1_MASK                 0x00000002UL
#define PCI_Intr_Enable_PCI_INTA_1_SHIFT                1

/* PCI_INTA_2 [02:02] - boolean */
#define PCI_Intr_Enable_PCI_INTA_2_ALIGN                0
#define PCI_Intr_Enable_PCI_INTA_2_BITS                 1
#define PCI_Intr_Enable_PCI_INTA_2_MASK                 0x00000004UL
#define PCI_Intr_Enable_PCI_INTA_2_SHIFT                2

/* PCI_INTA_3 [03:03] - boolean */
#define PCI_Intr_Enable_PCI_INTA_3_ALIGN                0
#define PCI_Intr_Enable_PCI_INTA_3_BITS                 1
#define PCI_Intr_Enable_PCI_INTA_3_MASK                 0x00000008UL
#define PCI_Intr_Enable_PCI_INTA_3_SHIFT                3

/* DMA_PCI_WRITE_END [04:04] - boolean */
#define PCI_Intr_Enable_DMA_PCI_WRITE_END_ALIGN         0
#define PCI_Intr_Enable_DMA_PCI_WRITE_END_BITS          1
#define PCI_Intr_Enable_DMA_PCI_WRITE_END_MASK          0x00000010UL
#define PCI_Intr_Enable_DMA_PCI_WRITE_END_SHIFT         4

/* DMA_MEM_WRITE_END [05:05] - boolean */
#define PCI_Intr_Enable_DMA_MEM_WRITE_END_ALIGN         0
#define PCI_Intr_Enable_DMA_MEM_WRITE_END_BITS          1
#define PCI_Intr_Enable_DMA_MEM_WRITE_END_MASK          0x00000020UL
#define PCI_Intr_Enable_DMA_MEM_WRITE_END_SHIFT         5

/* DMA_DONE [06:06] - boolean */
#define PCI_Intr_Enable_DMA_DONE_ALIGN                  0
#define PCI_Intr_Enable_DMA_DONE_BITS                   1
#define PCI_Intr_Enable_DMA_DONE_MASK                   0x00000040UL
#define PCI_Intr_Enable_DMA_DONE_SHIFT                  6

/* DMA_DONE_WITH_ERROR [07:07] - boolean */
#define PCI_Intr_Enable_DMA_DONE_WITH_ERROR_ALIGN       0
#define PCI_Intr_Enable_DMA_DONE_WITH_ERROR_BITS        1
#define PCI_Intr_Enable_DMA_DONE_WITH_ERROR_MASK        0x00000080UL
#define PCI_Intr_Enable_DMA_DONE_WITH_ERROR_SHIFT       7

/* TRANSMIT_PARITY_ERROR [08:08] - boolean */
#define PCI_Intr_Enable_TRANSMIT_PARITY_ERROR_ALIGN     0
#define PCI_Intr_Enable_TRANSMIT_PARITY_ERROR_BITS      1
#define PCI_Intr_Enable_TRANSMIT_PARITY_ERROR_MASK      0x00000100UL
#define PCI_Intr_Enable_TRANSMIT_PARITY_ERROR_SHIFT     8

/* RECEIVED_PARITY_ERROR [09:09] - boolean */
#define PCI_Intr_Enable_RECEIVED_PARITY_ERROR_ALIGN     0
#define PCI_Intr_Enable_RECEIVED_PARITY_ERROR_BITS      1
#define PCI_Intr_Enable_RECEIVED_PARITY_ERROR_MASK      0x00000200UL
#define PCI_Intr_Enable_RECEIVED_PARITY_ERROR_SHIFT     9

/* RECEIVED_TARGET_ABORT [10:10] - boolean */
#define PCI_Intr_Enable_RECEIVED_TARGET_ABORT_ALIGN     0
#define PCI_Intr_Enable_RECEIVED_TARGET_ABORT_BITS      1
#define PCI_Intr_Enable_RECEIVED_TARGET_ABORT_MASK      0x00000400UL
#define PCI_Intr_Enable_RECEIVED_TARGET_ABORT_SHIFT     10

/* RECEIVED_MASTER_ABORT [11:11] - boolean */
#define PCI_Intr_Enable_RECEIVED_MASTER_ABORT_ALIGN     0
#define PCI_Intr_Enable_RECEIVED_MASTER_ABORT_BITS      1
#define PCI_Intr_Enable_RECEIVED_MASTER_ABORT_MASK      0x00000800UL
#define PCI_Intr_Enable_RECEIVED_MASTER_ABORT_SHIFT     11

/* SERR_DETECTED [12:12] - boolean */
#define PCI_Intr_Enable_SERR_DETECTED_ALIGN             0
#define PCI_Intr_Enable_SERR_DETECTED_BITS              1
#define PCI_Intr_Enable_SERR_DETECTED_MASK              0x00001000UL
#define PCI_Intr_Enable_SERR_DETECTED_SHIFT             12

/* ADRS_PARITY_ERROR [13:13] - boolean */
#define PCI_Intr_Enable_ADRS_PARITY_ERROR_ALIGN         0
#define PCI_Intr_Enable_ADRS_PARITY_ERROR_BITS          1
#define PCI_Intr_Enable_ADRS_PARITY_ERROR_MASK          0x00002000UL
#define PCI_Intr_Enable_ADRS_PARITY_ERROR_SHIFT         13

/* reserved0 [31:14] -  */
#define PCI_Intr_Enable_reserved0_ALIGN                 0
#define PCI_Intr_Enable_reserved0_BITS                  18
#define PCI_Intr_Enable_reserved0_MASK                  0xFFFFC000UL
#define PCI_Intr_Enable_reserved0_SHIFT                 14

/**********************************************************************
 *PCI_Intr_Status
 **********************************************************************/
/* PCI_INTA_0 [00:00] - boolean */
#define PCI_Intr_Status_PCI_INTA_0_ALIGN                0
#define PCI_Intr_Status_PCI_INTA_0_BITS                 1
#define PCI_Intr_Status_PCI_INTA_0_MASK                 0x00000001UL
#define PCI_Intr_Status_PCI_INTA_0_SHIFT                0

/* PCI_INTA_1 [01:01] - boolean */
#define PCI_Intr_Status_PCI_INTA_1_ALIGN                0
#define PCI_Intr_Status_PCI_INTA_1_BITS                 1
#define PCI_Intr_Status_PCI_INTA_1_MASK                 0x00000002UL
#define PCI_Intr_Status_PCI_INTA_1_SHIFT                1

/* PCI_INTA_2 [02:02] - boolean */
#define PCI_Intr_Status_PCI_INTA_2_ALIGN                0
#define PCI_Intr_Status_PCI_INTA_2_BITS                 1
#define PCI_Intr_Status_PCI_INTA_2_MASK                 0x00000004UL
#define PCI_Intr_Status_PCI_INTA_2_SHIFT                2

/* PCI_INTA_3 [03:03] - boolean */
#define PCI_Intr_Status_PCI_INTA_3_ALIGN                0
#define PCI_Intr_Status_PCI_INTA_3_BITS                 1
#define PCI_Intr_Status_PCI_INTA_3_MASK                 0x00000008UL
#define PCI_Intr_Status_PCI_INTA_3_SHIFT                3

/* DMA_PCI_WRITE_END [04:04] - boolean */
#define PCI_Intr_Status_DMA_PCI_WRITE_END_ALIGN         0
#define PCI_Intr_Status_DMA_PCI_WRITE_END_BITS          1
#define PCI_Intr_Status_DMA_PCI_WRITE_END_MASK          0x00000010UL
#define PCI_Intr_Status_DMA_PCI_WRITE_END_SHIFT         4

/* DMA_MEM_WRITE_END [05:05] - boolean */
#define PCI_Intr_Status_DMA_MEM_WRITE_END_ALIGN         0
#define PCI_Intr_Status_DMA_MEM_WRITE_END_BITS          1
#define PCI_Intr_Status_DMA_MEM_WRITE_END_MASK          0x00000020UL
#define PCI_Intr_Status_DMA_MEM_WRITE_END_SHIFT         5

/* DMA_DONE [06:06] - boolean */
#define PCI_Intr_Status_DMA_DONE_ALIGN                  0
#define PCI_Intr_Status_DMA_DONE_BITS                   1
#define PCI_Intr_Status_DMA_DONE_MASK                   0x00000040UL
#define PCI_Intr_Status_DMA_DONE_SHIFT                  6

/* DMA_DONE_WITH_ERROR [07:07] - boolean */
#define PCI_Intr_Status_DMA_DONE_WITH_ERROR_ALIGN       0
#define PCI_Intr_Status_DMA_DONE_WITH_ERROR_BITS        1
#define PCI_Intr_Status_DMA_DONE_WITH_ERROR_MASK        0x00000080UL
#define PCI_Intr_Status_DMA_DONE_WITH_ERROR_SHIFT       7

/* TRANSMIT_PARITY_ERROR [08:08] - boolean */
#define PCI_Intr_Status_TRANSMIT_PARITY_ERROR_ALIGN     0
#define PCI_Intr_Status_TRANSMIT_PARITY_ERROR_BITS      1
#define PCI_Intr_Status_TRANSMIT_PARITY_ERROR_MASK      0x00000100UL
#define PCI_Intr_Status_TRANSMIT_PARITY_ERROR_SHIFT     8

/* RECEIVED_PARITY_ERROR [09:09] - boolean */
#define PCI_Intr_Status_RECEIVED_PARITY_ERROR_ALIGN     0
#define PCI_Intr_Status_RECEIVED_PARITY_ERROR_BITS      1
#define PCI_Intr_Status_RECEIVED_PARITY_ERROR_MASK      0x00000200UL
#define PCI_Intr_Status_RECEIVED_PARITY_ERROR_SHIFT     9

/* RECEIVED_TARGET_ABORT [10:10] - boolean */
#define PCI_Intr_Status_RECEIVED_TARGET_ABORT_ALIGN     0
#define PCI_Intr_Status_RECEIVED_TARGET_ABORT_BITS      1
#define PCI_Intr_Status_RECEIVED_TARGET_ABORT_MASK      0x00000400UL
#define PCI_Intr_Status_RECEIVED_TARGET_ABORT_SHIFT     10

/* RECEIVED_MASTER_ABORT [11:11] - boolean */
#define PCI_Intr_Status_RECEIVED_MASTER_ABORT_ALIGN     0
#define PCI_Intr_Status_RECEIVED_MASTER_ABORT_BITS      1
#define PCI_Intr_Status_RECEIVED_MASTER_ABORT_MASK      0x00000800UL
#define PCI_Intr_Status_RECEIVED_MASTER_ABORT_SHIFT     11

/* SERR_DETECTED [12:12] - boolean */
#define PCI_Intr_Status_SERR_DETECTED_ALIGN             0
#define PCI_Intr_Status_SERR_DETECTED_BITS              1
#define PCI_Intr_Status_SERR_DETECTED_MASK              0x00001000UL
#define PCI_Intr_Status_SERR_DETECTED_SHIFT             12

/* ADRS_PARITY_ERROR [13:13] - boolean */
#define PCI_Intr_Status_ADRS_PARITY_ERROR_ALIGN         0
#define PCI_Intr_Status_ADRS_PARITY_ERROR_BITS          1
#define PCI_Intr_Status_ADRS_PARITY_ERROR_MASK          0x00002000UL
#define PCI_Intr_Status_ADRS_PARITY_ERROR_SHIFT         13

/* reserved0 [31:14] -  */
#define PCI_Intr_Status_reserved0_ALIGN                 0
#define PCI_Intr_Status_reserved0_BITS                  18
#define PCI_Intr_Status_reserved0_MASK                  0xFFFFC000UL
#define PCI_Intr_Status_reserved0_SHIFT                 14

/**********************************************************************
 *PCI_Bus_Number
 **********************************************************************/
/* PRIME_BUS_NO [07:00] - unsigned */
#define PCI_Bus_Number_PRIME_BUS_NO_ALIGN               0
#define PCI_Bus_Number_PRIME_BUS_NO_BITS                8
#define PCI_Bus_Number_PRIME_BUS_NO_MASK                0x000000FFUL
#define PCI_Bus_Number_PRIME_BUS_NO_SHIFT               0

/* SUB_BUS_NO [15:08] - unsigned */
#define PCI_Bus_Number_SUB_BUS_NO_ALIGN                 0
#define PCI_Bus_Number_SUB_BUS_NO_BITS                  8
#define PCI_Bus_Number_SUB_BUS_NO_MASK                  0x0000FF00UL
#define PCI_Bus_Number_SUB_BUS_NO_SHIFT                 8

/* reserved0 [31:16] -  */
#define PCI_Bus_Number_reserved0_ALIGN                  0
#define PCI_Bus_Number_reserved0_BITS                   16
#define PCI_Bus_Number_reserved0_MASK                   0xFFFF0000UL
#define PCI_Bus_Number_reserved0_SHIFT                  16

/**********************************************************************
 *PCI_DMA_Control
 **********************************************************************/
/* DMA_ACTIVATE_STATUS [00:00] - boolean */
#define PCI_DMA_Control_DMA_ACTIVATE_STATUS_ALIGN       0
#define PCI_DMA_Control_DMA_ACTIVATE_STATUS_BITS        1
#define PCI_DMA_Control_DMA_ACTIVATE_STATUS_MASK        0x00000001UL
#define PCI_DMA_Control_DMA_ACTIVATE_STATUS_SHIFT       0

/* DMA_DIRECTION [01:01] - boolean */
#define PCI_DMA_Control_DMA_DIRECTION_ALIGN             0
#define PCI_DMA_Control_DMA_DIRECTION_BITS              1
#define PCI_DMA_Control_DMA_DIRECTION_MASK              0x00000002UL
#define PCI_DMA_Control_DMA_DIRECTION_SHIFT             1

/* DMA_BURST_SIZE [03:02] - unsigned */
#define PCI_DMA_Control_DMA_BURST_SIZE_ALIGN            0
#define PCI_DMA_Control_DMA_BURST_SIZE_BITS             2
#define PCI_DMA_Control_DMA_BURST_SIZE_MASK             0x0000000CUL
#define PCI_DMA_Control_DMA_BURST_SIZE_SHIFT            2

/* DESC_ADRS [26:04] - unsigned */
#define PCI_DMA_Control_DESC_ADRS_ALIGN                 0
#define PCI_DMA_Control_DESC_ADRS_BITS                  23
#define PCI_DMA_Control_DESC_ADRS_MASK                  0x07FFFFF0UL
#define PCI_DMA_Control_DESC_ADRS_SHIFT                 4

/* reserved0 [31:27] -  */
#define PCI_DMA_Control_reserved0_ALIGN                 0
#define PCI_DMA_Control_reserved0_BITS                  5
#define PCI_DMA_Control_reserved0_MASK                  0xF8000000UL
#define PCI_DMA_Control_reserved0_SHIFT                 27

/**********************************************************************
 *PCI_DMA_Current_Desc
 **********************************************************************/
/* reserved0 [03:00] -  */
#define PCI_DMA_Current_Desc_reserved0_ALIGN            0
#define PCI_DMA_Current_Desc_reserved0_BITS             4
#define PCI_DMA_Current_Desc_reserved0_MASK             0x0000000FUL
#define PCI_DMA_Current_Desc_reserved0_SHIFT            0

/* DMA_CUR_DESC [26:04] - unsigned */
#define PCI_DMA_Current_Desc_DMA_CUR_DESC_ALIGN         0
#define PCI_DMA_Current_Desc_DMA_CUR_DESC_BITS          23
#define PCI_DMA_Current_Desc_DMA_CUR_DESC_MASK          0x07FFFFF0UL
#define PCI_DMA_Current_Desc_DMA_CUR_DESC_SHIFT         4

/* reserved1 [31:27] -  */
#define PCI_DMA_Current_Desc_reserved1_ALIGN            0
#define PCI_DMA_Current_Desc_reserved1_BITS             5
#define PCI_DMA_Current_Desc_reserved1_MASK             0xF8000000UL
#define PCI_DMA_Current_Desc_reserved1_SHIFT            27

/**********************************************************************
 *PCI_DMA_Desc_Word0
 **********************************************************************/
/* reserved0 [01:00] -  */
#define PCI_DMA_Desc_Word0_reserved0_ALIGN              0
#define PCI_DMA_Desc_Word0_reserved0_BITS               2
#define PCI_DMA_Desc_Word0_reserved0_MASK               0x00000003UL
#define PCI_DMA_Desc_Word0_reserved0_SHIFT              0

/* LOCAL_BUF_ADRS [26:02] - unsigned */
#define PCI_DMA_Desc_Word0_LOCAL_BUF_ADRS_ALIGN         0
#define PCI_DMA_Desc_Word0_LOCAL_BUF_ADRS_BITS          25
#define PCI_DMA_Desc_Word0_LOCAL_BUF_ADRS_MASK          0x07FFFFFCUL
#define PCI_DMA_Desc_Word0_LOCAL_BUF_ADRS_SHIFT         2

/* reserved1 [31:27] -  */
#define PCI_DMA_Desc_Word0_reserved1_ALIGN              0
#define PCI_DMA_Desc_Word0_reserved1_BITS               5
#define PCI_DMA_Desc_Word0_reserved1_MASK               0xF8000000UL
#define PCI_DMA_Desc_Word0_reserved1_SHIFT              27

/**********************************************************************
 *PCI_DMA_Desc_Word1
 **********************************************************************/
/* reserved0 [01:00] -  */
#define PCI_DMA_Desc_Word1_reserved0_ALIGN              0
#define PCI_DMA_Desc_Word1_reserved0_BITS               2
#define PCI_DMA_Desc_Word1_reserved0_MASK               0x00000003UL
#define PCI_DMA_Desc_Word1_reserved0_SHIFT              0

/* PCI_ADRS [31:02] - unsigned */
#define PCI_DMA_Desc_Word1_PCI_ADRS_ALIGN               0
#define PCI_DMA_Desc_Word1_PCI_ADRS_BITS                30
#define PCI_DMA_Desc_Word1_PCI_ADRS_MASK                0xFFFFFFFCUL
#define PCI_DMA_Desc_Word1_PCI_ADRS_SHIFT               2

/**********************************************************************
 *PCI_DMA_Desc_Word2
 **********************************************************************/
/* reserved0 [01:00] -  */
#define PCI_DMA_Desc_Word2_reserved0_ALIGN              0
#define PCI_DMA_Desc_Word2_reserved0_BITS               2
#define PCI_DMA_Desc_Word2_reserved0_MASK               0x00000003UL
#define PCI_DMA_Desc_Word2_reserved0_SHIFT              0

/* DMA_TRANSFER_SIZE [24:02] - unsigned */
#define PCI_DMA_Desc_Word2_DMA_TRANSFER_SIZE_ALIGN      0
#define PCI_DMA_Desc_Word2_DMA_TRANSFER_SIZE_BITS       23
#define PCI_DMA_Desc_Word2_DMA_TRANSFER_SIZE_MASK       0x01FFFFFCUL
#define PCI_DMA_Desc_Word2_DMA_TRANSFER_SIZE_SHIFT      2

/* reserved1 [29:25] -  */
#define PCI_DMA_Desc_Word2_reserved1_ALIGN              0
#define PCI_DMA_Desc_Word2_reserved1_BITS               5
#define PCI_DMA_Desc_Word2_reserved1_MASK               0x3E000000UL
#define PCI_DMA_Desc_Word2_reserved1_SHIFT              25

/* LAST_DESC_FLAG [30:30] - boolean */
#define PCI_DMA_Desc_Word2_LAST_DESC_FLAG_ALIGN         0
#define PCI_DMA_Desc_Word2_LAST_DESC_FLAG_BITS          1
#define PCI_DMA_Desc_Word2_LAST_DESC_FLAG_MASK          0x40000000UL
#define PCI_DMA_Desc_Word2_LAST_DESC_FLAG_SHIFT         30

/* DMA_DESC_DONE_INTR_ENABLE [31:31] - boolean */
#define PCI_DMA_Desc_Word2_DMA_DESC_DONE_INTR_ENABLE_ALIGN 0
#define PCI_DMA_Desc_Word2_DMA_DESC_DONE_INTR_ENABLE_BITS 1
#define PCI_DMA_Desc_Word2_DMA_DESC_DONE_INTR_ENABLE_MASK 0x80000000UL
#define PCI_DMA_Desc_Word2_DMA_DESC_DONE_INTR_ENABLE_SHIFT 31

/**********************************************************************
 *PCI_DMA_Current_MEM_Byte_Count
 **********************************************************************/
/* reserved0 [01:00] -  */
#define PCI_DMA_Current_MEM_Byte_Count_reserved0_ALIGN  0
#define PCI_DMA_Current_MEM_Byte_Count_reserved0_BITS   2
#define PCI_DMA_Current_MEM_Byte_Count_reserved0_MASK   0x00000003UL
#define PCI_DMA_Current_MEM_Byte_Count_reserved0_SHIFT  0

/* MEM_BYTE_COUNT [25:02] - unsigned */
#define PCI_DMA_Current_MEM_Byte_Count_MEM_BYTE_COUNT_ALIGN 0
#define PCI_DMA_Current_MEM_Byte_Count_MEM_BYTE_COUNT_BITS 24
#define PCI_DMA_Current_MEM_Byte_Count_MEM_BYTE_COUNT_MASK 0x03FFFFFCUL
#define PCI_DMA_Current_MEM_Byte_Count_MEM_BYTE_COUNT_SHIFT 2

/* reserved1 [31:26] -  */
#define PCI_DMA_Current_MEM_Byte_Count_reserved1_ALIGN  0
#define PCI_DMA_Current_MEM_Byte_Count_reserved1_BITS   6
#define PCI_DMA_Current_MEM_Byte_Count_reserved1_MASK   0xFC000000UL
#define PCI_DMA_Current_MEM_Byte_Count_reserved1_SHIFT  26

/**********************************************************************
 *MEM_DMA_CTRL
 **********************************************************************/
/* run_halt_status [00:00] - boolean */
#define MEM_DMA_CTRL_run_halt_status_ALIGN              0
#define MEM_DMA_CTRL_run_halt_status_BITS               1
#define MEM_DMA_CTRL_run_halt_status_MASK               0x00000001UL
#define MEM_DMA_CTRL_run_halt_status_SHIFT              0

/* reserved0 [03:01] -  */
#define MEM_DMA_CTRL_reserved0_ALIGN                    0
#define MEM_DMA_CTRL_reserved0_BITS                     3
#define MEM_DMA_CTRL_reserved0_MASK                     0x0000000EUL
#define MEM_DMA_CTRL_reserved0_SHIFT                    1

/* first_desc_addr [26:04] - unsigned */
#define MEM_DMA_CTRL_first_desc_addr_ALIGN              0
#define MEM_DMA_CTRL_first_desc_addr_BITS               23
#define MEM_DMA_CTRL_first_desc_addr_MASK               0x07FFFFF0UL
#define MEM_DMA_CTRL_first_desc_addr_SHIFT              4

/* reserved1 [31:27] -  */
#define MEM_DMA_CTRL_reserved1_ALIGN                    0
#define MEM_DMA_CTRL_reserved1_BITS                     5
#define MEM_DMA_CTRL_reserved1_MASK                     0xF8000000UL
#define MEM_DMA_CTRL_reserved1_SHIFT                    27

/**********************************************************************
 *MEM_DMA_CUR_DESC
 **********************************************************************/
/* reserved0 [03:00] -  */
#define MEM_DMA_CUR_DESC_reserved0_ALIGN                0
#define MEM_DMA_CUR_DESC_reserved0_BITS                 4
#define MEM_DMA_CUR_DESC_reserved0_MASK                 0x0000000FUL
#define MEM_DMA_CUR_DESC_reserved0_SHIFT                0

/* cur_desc_addr [26:04] - unsigned */
#define MEM_DMA_CUR_DESC_cur_desc_addr_ALIGN            0
#define MEM_DMA_CUR_DESC_cur_desc_addr_BITS             23
#define MEM_DMA_CUR_DESC_cur_desc_addr_MASK             0x07FFFFF0UL
#define MEM_DMA_CUR_DESC_cur_desc_addr_SHIFT            4

/* reserved1 [31:27] -  */
#define MEM_DMA_CUR_DESC_reserved1_ALIGN                0
#define MEM_DMA_CUR_DESC_reserved1_BITS                 5
#define MEM_DMA_CUR_DESC_reserved1_MASK                 0xF8000000UL
#define MEM_DMA_CUR_DESC_reserved1_SHIFT                27

/**********************************************************************
 *MEM_DMA_CUR_BYTE
 **********************************************************************/
/* cur_byte_cnt [24:00] - unsigned */
#define MEM_DMA_CUR_BYTE_cur_byte_cnt_ALIGN             0
#define MEM_DMA_CUR_BYTE_cur_byte_cnt_BITS              25
#define MEM_DMA_CUR_BYTE_cur_byte_cnt_MASK              0x01FFFFFFUL
#define MEM_DMA_CUR_BYTE_cur_byte_cnt_SHIFT             0

/* reserved0 [31:25] -  */
#define MEM_DMA_CUR_BYTE_reserved0_ALIGN                0
#define MEM_DMA_CUR_BYTE_reserved0_BITS                 7
#define MEM_DMA_CUR_BYTE_reserved0_MASK                 0xFE000000UL
#define MEM_DMA_CUR_BYTE_reserved0_SHIFT                25

/**********************************************************************
 *HDE_Control
 **********************************************************************/
/* BYPASS_USC [00:00] - boolean */
#define HDE_Control_BYPASS_USC_ALIGN                    0
#define HDE_Control_BYPASS_USC_BITS                     1
#define HDE_Control_BYPASS_USC_MASK                     0x00000001UL
#define HDE_Control_BYPASS_USC_SHIFT                    0

/* ENABLE_USC [01:01] - boolean */
#define HDE_Control_ENABLE_USC_ALIGN                    0
#define HDE_Control_ENABLE_USC_BITS                     1
#define HDE_Control_ENABLE_USC_MASK                     0x00000002UL
#define HDE_Control_ENABLE_USC_SHIFT                    1

/* BYPASS_SINC_CONV [02:02] - boolean */
#define HDE_Control_BYPASS_SINC_CONV_ALIGN              0
#define HDE_Control_BYPASS_SINC_CONV_BITS               1
#define HDE_Control_BYPASS_SINC_CONV_MASK               0x00000004UL
#define HDE_Control_BYPASS_SINC_CONV_SHIFT              2

/* SELECT_480I [03:03] - boolean */
#define HDE_Control_SELECT_480I_ALIGN                   0
#define HDE_Control_SELECT_480I_BITS                    1
#define HDE_Control_SELECT_480I_MASK                    0x00000008UL
#define HDE_Control_SELECT_480I_SHIFT                   3
#define HDE_Control_SELECT_480I_MODE_480I               1
#define HDE_Control_SELECT_480I_MODE_480P               0

/* SD_ON_HDDAC [04:04] - boolean */
#define HDE_Control_SD_ON_HDDAC_ALIGN                   0
#define HDE_Control_SD_ON_HDDAC_BITS                    1
#define HDE_Control_SD_ON_HDDAC_MASK                    0x00000010UL
#define HDE_Control_SD_ON_HDDAC_SHIFT                   4
#define HDE_Control_SD_ON_HDDAC_SECOND_SD               1
#define HDE_Control_SD_ON_HDDAC_HD_OUT                  0

/* reserved0 [29:05] -  */
#define HDE_Control_reserved0_ALIGN                     0
#define HDE_Control_reserved0_BITS                      25
#define HDE_Control_reserved0_MASK                      0x3FFFFFE0UL
#define HDE_Control_reserved0_SHIFT                     5

/* FIFO_FULL [30:30] - boolean */
#define HDE_Control_FIFO_FULL_ALIGN                     0
#define HDE_Control_FIFO_FULL_BITS                      1
#define HDE_Control_FIFO_FULL_MASK                      0x40000000UL
#define HDE_Control_FIFO_FULL_SHIFT                     30

/* FIFO_EMPTY [31:31] - boolean */
#define HDE_Control_FIFO_EMPTY_ALIGN                    0
#define HDE_Control_FIFO_EMPTY_BITS                     1
#define HDE_Control_FIFO_EMPTY_MASK                     0x80000000UL
#define HDE_Control_FIFO_EMPTY_SHIFT                    31

/**********************************************************************
 *HDE_Sync_Start
 **********************************************************************/
/* H_START [10:00] - unsigned */
#define HDE_Sync_Start_H_START_ALIGN                    0
#define HDE_Sync_Start_H_START_BITS                     11
#define HDE_Sync_Start_H_START_MASK                     0x000007FFUL
#define HDE_Sync_Start_H_START_SHIFT                    0

/* V_START_BOT [20:11] - unsigned */
#define HDE_Sync_Start_V_START_BOT_ALIGN                0
#define HDE_Sync_Start_V_START_BOT_BITS                 10
#define HDE_Sync_Start_V_START_BOT_MASK                 0x001FF800UL
#define HDE_Sync_Start_V_START_BOT_SHIFT                11

/* V_START_TOP [30:21] - unsigned */
#define HDE_Sync_Start_V_START_TOP_ALIGN                0
#define HDE_Sync_Start_V_START_TOP_BITS                 10
#define HDE_Sync_Start_V_START_TOP_MASK                 0x7FE00000UL
#define HDE_Sync_Start_V_START_TOP_SHIFT                21

/* reserved0 [31:31] -  */
#define HDE_Sync_Start_reserved0_ALIGN                  0
#define HDE_Sync_Start_reserved0_BITS                   1
#define HDE_Sync_Start_reserved0_MASK                   0x80000000UL
#define HDE_Sync_Start_reserved0_SHIFT                  31

/**********************************************************************
 *HDE_Sync_End
 **********************************************************************/
/* H_END [10:00] - unsigned */
#define HDE_Sync_End_H_END_ALIGN                        0
#define HDE_Sync_End_H_END_BITS                         11
#define HDE_Sync_End_H_END_MASK                         0x000007FFUL
#define HDE_Sync_End_H_END_SHIFT                        0

/* V_END_BOT [20:11] - unsigned */
#define HDE_Sync_End_V_END_BOT_ALIGN                    0
#define HDE_Sync_End_V_END_BOT_BITS                     10
#define HDE_Sync_End_V_END_BOT_MASK                     0x001FF800UL
#define HDE_Sync_End_V_END_BOT_SHIFT                    11

/* V_END_TOP [30:21] - unsigned */
#define HDE_Sync_End_V_END_TOP_ALIGN                    0
#define HDE_Sync_End_V_END_TOP_BITS                     10
#define HDE_Sync_End_V_END_TOP_MASK                     0x7FE00000UL
#define HDE_Sync_End_V_END_TOP_SHIFT                    21

/* reserved0 [31:31] -  */
#define HDE_Sync_End_reserved0_ALIGN                    0
#define HDE_Sync_End_reserved0_BITS                     1
#define HDE_Sync_End_reserved0_MASK                     0x80000000UL
#define HDE_Sync_End_reserved0_SHIFT                    31

/**********************************************************************
 *HDE_Sync_Mid
 **********************************************************************/
/* H_MID [10:00] - unsigned */
#define HDE_Sync_Mid_H_MID_ALIGN                        0
#define HDE_Sync_Mid_H_MID_BITS                         11
#define HDE_Sync_Mid_H_MID_MASK                         0x000007FFUL
#define HDE_Sync_Mid_H_MID_SHIFT                        0

/* reserved0 [31:11] -  */
#define HDE_Sync_Mid_reserved0_ALIGN                    0
#define HDE_Sync_Mid_reserved0_BITS                     21
#define HDE_Sync_Mid_reserved0_MASK                     0xFFFFF800UL
#define HDE_Sync_Mid_reserved0_SHIFT                    11

/**********************************************************************
 *DMA_DESC_WORD0
 **********************************************************************/
/* MEMORY_READ_ADDR [26:00] - unsigned */
#define DMA_DESC_WORD0_MEMORY_READ_ADDR_ALIGN           0
#define DMA_DESC_WORD0_MEMORY_READ_ADDR_BITS            27
#define DMA_DESC_WORD0_MEMORY_READ_ADDR_MASK            0x07FFFFFFUL
#define DMA_DESC_WORD0_MEMORY_READ_ADDR_SHIFT           0

/* reserved0 [31:27] -  */
#define DMA_DESC_WORD0_reserved0_ALIGN                  0
#define DMA_DESC_WORD0_reserved0_BITS                   5
#define DMA_DESC_WORD0_reserved0_MASK                   0xF8000000UL
#define DMA_DESC_WORD0_reserved0_SHIFT                  27

/**********************************************************************
 *DMA_DESC_WORD1
 **********************************************************************/
/* MEMORY_WRITE_ADDR [26:00] - unsigned */
#define DMA_DESC_WORD1_MEMORY_WRITE_ADDR_ALIGN          0
#define DMA_DESC_WORD1_MEMORY_WRITE_ADDR_BITS           27
#define DMA_DESC_WORD1_MEMORY_WRITE_ADDR_MASK           0x07FFFFFFUL
#define DMA_DESC_WORD1_MEMORY_WRITE_ADDR_SHIFT          0

/* reserved0 [31:27] -  */
#define DMA_DESC_WORD1_reserved0_ALIGN                  0
#define DMA_DESC_WORD1_reserved0_BITS                   5
#define DMA_DESC_WORD1_reserved0_MASK                   0xF8000000UL
#define DMA_DESC_WORD1_reserved0_SHIFT                  27

/**********************************************************************
 *DMA_DESC_WORD2
 **********************************************************************/
/* DMA_TRANSFER_SIZE [24:00] - unsigned */
#define DMA_DESC_WORD2_DMA_TRANSFER_SIZE_ALIGN          0
#define DMA_DESC_WORD2_DMA_TRANSFER_SIZE_BITS           25
#define DMA_DESC_WORD2_DMA_TRANSFER_SIZE_MASK           0x01FFFFFFUL
#define DMA_DESC_WORD2_DMA_TRANSFER_SIZE_SHIFT          0

/* reserved0 [29:25] -  */
#define DMA_DESC_WORD2_reserved0_ALIGN                  0
#define DMA_DESC_WORD2_reserved0_BITS                   5
#define DMA_DESC_WORD2_reserved0_MASK                   0x3E000000UL
#define DMA_DESC_WORD2_reserved0_SHIFT                  25

/* LAST_RECORD_INDICATOR [30:30] - boolean */
#define DMA_DESC_WORD2_LAST_RECORD_INDICATOR_ALIGN      0
#define DMA_DESC_WORD2_LAST_RECORD_INDICATOR_BITS       1
#define DMA_DESC_WORD2_LAST_RECORD_INDICATOR_MASK       0x40000000UL
#define DMA_DESC_WORD2_LAST_RECORD_INDICATOR_SHIFT      30

/* INTERRUPT_ENABLE [31:31] - boolean */
#define DMA_DESC_WORD2_INTERRUPT_ENABLE_ALIGN           0
#define DMA_DESC_WORD2_INTERRUPT_ENABLE_BITS            1
#define DMA_DESC_WORD2_INTERRUPT_ENABLE_MASK            0x80000000UL
#define DMA_DESC_WORD2_INTERRUPT_ENABLE_SHIFT           31

/**********************************************************************
 *DMA_DESC_WORD3
 **********************************************************************/
/* MEM_WRITE_ENDIAN_XLATE_MODE [01:00] - unsigned */
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODE_ALIGN 0
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODE_BITS 2
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODE_MASK 0x00000003UL
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODE_SHIFT 0
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODE_WORD_ALIGNED 0
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODE_HALF_WORD_ALIGNED 1
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODE_BYTE_ALIGNED 2
#define DMA_DESC_WORD3_MEM_WRITE_ENDIAN_XLATE_MODEreserved0 3

/* MEM_READ_ENDIAN_MODE [02:02] - boolean */
#define DMA_DESC_WORD3_MEM_READ_ENDIAN_MODE_ALIGN       0
#define DMA_DESC_WORD3_MEM_READ_ENDIAN_MODE_BITS        1
#define DMA_DESC_WORD3_MEM_READ_ENDIAN_MODE_MASK        0x00000004UL
#define DMA_DESC_WORD3_MEM_READ_ENDIAN_MODE_SHIFT       2
#define DMA_DESC_WORD3_MEM_READ_ENDIAN_MODE_BIG_ENDIAN  0
#define DMA_DESC_WORD3_MEM_READ_ENDIAN_MODE_LITTLE_ENDIAN 1

/* reserved0 [03:03] -  */
#define DMA_DESC_WORD3_reserved0_ALIGN                  0
#define DMA_DESC_WORD3_reserved0_BITS                   1
#define DMA_DESC_WORD3_reserved0_MASK                   0x00000008UL
#define DMA_DESC_WORD3_reserved0_SHIFT                  3

/* NEXT_DESC_ADDR [26:04] - unsigned */
#define DMA_DESC_WORD3_NEXT_DESC_ADDR_ALIGN             0
#define DMA_DESC_WORD3_NEXT_DESC_ADDR_BITS              23
#define DMA_DESC_WORD3_NEXT_DESC_ADDR_MASK              0x07FFFFF0UL
#define DMA_DESC_WORD3_NEXT_DESC_ADDR_SHIFT             4

/* reserved1 [31:27] -  */
#define DMA_DESC_WORD3_reserved1_ALIGN                  0
#define DMA_DESC_WORD3_reserved1_BITS                   5
#define DMA_DESC_WORD3_reserved1_MASK                   0xF8000000UL
#define DMA_DESC_WORD3_reserved1_SHIFT                  27

/**********************************************************************
 *WD_WORD0
 **********************************************************************/
/* win_mem_start [25:00] - unsigned */
#define WD_WORD0_win_mem_start_ALIGN                    0
#define WD_WORD0_win_mem_start_BITS                     26
#define WD_WORD0_win_mem_start_MASK                     0x03FFFFFFUL
#define WD_WORD0_win_mem_start_SHIFT                    0

/* win_format [29:26] - unsigned */
#define WD_WORD0_win_format_ALIGN                       0
#define WD_WORD0_win_format_BITS                        4
#define WD_WORD0_win_format_MASK                        0x3C000000UL
#define WD_WORD0_win_format_SHIFT                       26
#define WD_WORD0_win_format_RGB16                       0
#define WD_WORD0_win_format_RGB15                       1
#define WD_WORD0_win_format_RGBA4444                    2
#define WD_WORD0_win_format_ARGB32                      3
#define WD_WORD0_win_format_CLUT2                       4
#define WD_WORD0_win_format_CLUT4                       5
#define WD_WORD0_win_format_CLUT8                       6
#define WD_WORD0_win_format_CLUT16                      7
#define WD_WORD0_win_format_ALPHA0                      8
#define WD_WORD0_win_format_ALPHA2                      9
#define WD_WORD0_win_format_ALPHA4                      10
#define WD_WORD0_win_format_ALPHA8                      11
#define WD_WORD0_win_format_YUV422                      12
#define WD_WORD0_win_format_ARGB1555                    13
#define WD_WORD0_win_format_ALPHA1                      14

/* win_operation [31:30] - unsigned */
#define WD_WORD0_win_operation_ALIGN                    0
#define WD_WORD0_win_operation_BITS                     2
#define WD_WORD0_win_operation_MASK                     0xC0000000UL
#define WD_WORD0_win_operation_SHIFT                    30
#define WD_WORD0_win_operation_NORMAL_DISP              0
#define WD_WORD0_win_operation_LOAD_CLUT                1
#define WD_WORD0_win_operation_LAST_WD                  3

/**********************************************************************
 *WD_WORD1
 **********************************************************************/
/* win_color [15:00] - unsigned */
#define WD_WORD1_win_color_ALIGN                        0
#define WD_WORD1_win_color_BITS                         16
#define WD_WORD1_win_color_MASK                         0x0000FFFFUL
#define WD_WORD1_win_color_SHIFT                        0

/* win_mem_pitch [27:16] - unsigned */
#define WD_WORD1_win_mem_pitch_ALIGN                    0
#define WD_WORD1_win_mem_pitch_BITS                     12
#define WD_WORD1_win_mem_pitch_MASK                     0x0FFF0000UL
#define WD_WORD1_win_mem_pitch_SHIFT                    16

/* win_layer [31:28] - unsigned */
#define WD_WORD1_win_layer_ALIGN                        0
#define WD_WORD1_win_layer_BITS                         4
#define WD_WORD1_win_layer_MASK                         0xF0000000UL
#define WD_WORD1_win_layer_SHIFT                        28

/**********************************************************************
 *WD_WORD2
 **********************************************************************/
/* win_ystart [10:00] - unsigned */
#define WD_WORD2_win_ystart_ALIGN                       0
#define WD_WORD2_win_ystart_BITS                        11
#define WD_WORD2_win_ystart_MASK                        0x000007FFUL
#define WD_WORD2_win_ystart_SHIFT                       0

/* win_yend [21:11] - unsigned */
#define WD_WORD2_win_yend_ALIGN                         0
#define WD_WORD2_win_yend_BITS                          11
#define WD_WORD2_win_yend_MASK                          0x003FF800UL
#define WD_WORD2_win_yend_SHIFT                         11

/* win_alpha [29:22] - unsigned */
#define WD_WORD2_win_alpha_ALIGN                        0
#define WD_WORD2_win_alpha_BITS                         8
#define WD_WORD2_win_alpha_MASK                         0x3FC00000UL
#define WD_WORD2_win_alpha_SHIFT                        22

/* alpha_type [31:30] - unsigned */
#define WD_WORD2_alpha_type_ALIGN                       0
#define WD_WORD2_alpha_type_BITS                        2
#define WD_WORD2_alpha_type_MASK                        0xC0000000UL
#define WD_WORD2_alpha_type_SHIFT                       30
#define WD_WORD2_alpha_type_ALPHA_FROM_CHROMA           0
#define WD_WORD2_alpha_type_ALPHA_FROM_CLUT             1
#define WD_WORD2_alpha_type_ALPHA_FROM_Y                2
#define WD_WORD2_alpha_type_ALPHA_FROM_WINDOW           3

/**********************************************************************
 *WD_WORD3
 **********************************************************************/
/* win_xstart [10:00] - unsigned */
#define WD_WORD3_win_xstart_ALIGN                       0
#define WD_WORD3_win_xstart_BITS                        11
#define WD_WORD3_win_xstart_MASK                        0x000007FFUL
#define WD_WORD3_win_xstart_SHIFT                       0

/* win_xsize [21:11] - unsigned */
#define WD_WORD3_win_xsize_ALIGN                        0
#define WD_WORD3_win_xsize_BITS                         11
#define WD_WORD3_win_xsize_MASK                         0x003FF800UL
#define WD_WORD3_win_xsize_SHIFT                        11

/* blank_start_pixel [27:22] - unsigned */
#define WD_WORD3_blank_start_pixel_ALIGN                0
#define WD_WORD3_blank_start_pixel_BITS                 6
#define WD_WORD3_blank_start_pixel_MASK                 0x0FC00000UL
#define WD_WORD3_blank_start_pixel_SHIFT                22

/* win_filter_enb [28:28] - unsigned */
#define WD_WORD3_win_filter_enb_ALIGN                   0
#define WD_WORD3_win_filter_enb_BITS                    1
#define WD_WORD3_win_filter_enb_MASK                    0x10000000UL
#define WD_WORD3_win_filter_enb_SHIFT                   28

/* reserved0 [29:29] -  */
#define WD_WORD3_reserved0_ALIGN                        0
#define WD_WORD3_reserved0_BITS                         1
#define WD_WORD3_reserved0_MASK                         0x20000000UL
#define WD_WORD3_reserved0_SHIFT                        29

/* blank_start_pixel_bit_6 [30:30] - boolean */
#define WD_WORD3_blank_start_pixel_bit_6_ALIGN          0
#define WD_WORD3_blank_start_pixel_bit_6_BITS           1
#define WD_WORD3_blank_start_pixel_bit_6_MASK           0x40000000UL
#define WD_WORD3_blank_start_pixel_bit_6_SHIFT          30

/* win_mem_pitch_bit_12 [31:31] - boolean */
#define WD_WORD3_win_mem_pitch_bit_12_ALIGN             0
#define WD_WORD3_win_mem_pitch_bit_12_BITS              1
#define WD_WORD3_win_mem_pitch_bit_12_MASK              0x80000000UL
#define WD_WORD3_win_mem_pitch_bit_12_SHIFT             31

/**********************************************************************
 *PCI_CFG_Device_Vendor_ID
 **********************************************************************/
/* VENDOR_ID [15:00] - unsigned */
#define PCI_CFG_Device_Vendor_ID_VENDOR_ID_ALIGN        0
#define PCI_CFG_Device_Vendor_ID_VENDOR_ID_BITS         16
#define PCI_CFG_Device_Vendor_ID_VENDOR_ID_MASK         0x0000FFFFUL
#define PCI_CFG_Device_Vendor_ID_VENDOR_ID_SHIFT        0

/* DEVICE_ID [31:16] - unsigned */
#define PCI_CFG_Device_Vendor_ID_DEVICE_ID_ALIGN        0
#define PCI_CFG_Device_Vendor_ID_DEVICE_ID_BITS         16
#define PCI_CFG_Device_Vendor_ID_DEVICE_ID_MASK         0xFFFF0000UL
#define PCI_CFG_Device_Vendor_ID_DEVICE_ID_SHIFT        16

/**********************************************************************
 *PCI_CFG_Status_Command
 **********************************************************************/
/* IO_SPACE [00:00] - boolean */
#define PCI_CFG_Status_Command_IO_SPACE_ALIGN           0
#define PCI_CFG_Status_Command_IO_SPACE_BITS            1
#define PCI_CFG_Status_Command_IO_SPACE_MASK            0x00000001UL
#define PCI_CFG_Status_Command_IO_SPACE_SHIFT           0

/* MEMORY_SPACE [01:01] - boolean */
#define PCI_CFG_Status_Command_MEMORY_SPACE_ALIGN       0
#define PCI_CFG_Status_Command_MEMORY_SPACE_BITS        1
#define PCI_CFG_Status_Command_MEMORY_SPACE_MASK        0x00000002UL
#define PCI_CFG_Status_Command_MEMORY_SPACE_SHIFT       1

/* BUS_MASTER [02:02] - boolean */
#define PCI_CFG_Status_Command_BUS_MASTER_ALIGN         0
#define PCI_CFG_Status_Command_BUS_MASTER_BITS          1
#define PCI_CFG_Status_Command_BUS_MASTER_MASK          0x00000004UL
#define PCI_CFG_Status_Command_BUS_MASTER_SHIFT         2

/* SPECIAL_CYCLES [03:03] - boolean */
#define PCI_CFG_Status_Command_SPECIAL_CYCLES_ALIGN     0
#define PCI_CFG_Status_Command_SPECIAL_CYCLES_BITS      1
#define PCI_CFG_Status_Command_SPECIAL_CYCLES_MASK      0x00000008UL
#define PCI_CFG_Status_Command_SPECIAL_CYCLES_SHIFT     3

/* MEM_WRITE_INV_ENABLE [04:04] - boolean */
#define PCI_CFG_Status_Command_MEM_WRITE_INV_ENABLE_ALIGN 0
#define PCI_CFG_Status_Command_MEM_WRITE_INV_ENABLE_BITS 1
#define PCI_CFG_Status_Command_MEM_WRITE_INV_ENABLE_MASK 0x00000010UL
#define PCI_CFG_Status_Command_MEM_WRITE_INV_ENABLE_SHIFT 4

/* VGA_PALETTE_SNOOP [05:05] - boolean */
#define PCI_CFG_Status_Command_VGA_PALETTE_SNOOP_ALIGN  0
#define PCI_CFG_Status_Command_VGA_PALETTE_SNOOP_BITS   1
#define PCI_CFG_Status_Command_VGA_PALETTE_SNOOP_MASK   0x00000020UL
#define PCI_CFG_Status_Command_VGA_PALETTE_SNOOP_SHIFT  5

/* PARITY_ERROR_RESPONSE [06:06] - boolean */
#define PCI_CFG_Status_Command_PARITY_ERROR_RESPONSE_ALIGN 0
#define PCI_CFG_Status_Command_PARITY_ERROR_RESPONSE_BITS 1
#define PCI_CFG_Status_Command_PARITY_ERROR_RESPONSE_MASK 0x00000040UL
#define PCI_CFG_Status_Command_PARITY_ERROR_RESPONSE_SHIFT 6

/* STEPPING_CONTROL [07:07] - boolean */
#define PCI_CFG_Status_Command_STEPPING_CONTROL_ALIGN   0
#define PCI_CFG_Status_Command_STEPPING_CONTROL_BITS    1
#define PCI_CFG_Status_Command_STEPPING_CONTROL_MASK    0x00000080UL
#define PCI_CFG_Status_Command_STEPPING_CONTROL_SHIFT   7

/* SERR_ENABLE [08:08] - boolean */
#define PCI_CFG_Status_Command_SERR_ENABLE_ALIGN        0
#define PCI_CFG_Status_Command_SERR_ENABLE_BITS         1
#define PCI_CFG_Status_Command_SERR_ENABLE_MASK         0x00000100UL
#define PCI_CFG_Status_Command_SERR_ENABLE_SHIFT        8

/* FAST_BACK_TO_BACK_ENABLE [09:09] - boolean */
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_ENABLE_ALIGN 0
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_ENABLE_BITS 1
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_ENABLE_MASK 0x00000200UL
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_ENABLE_SHIFT 9

/* reserved0 [20:10] -  */
#define PCI_CFG_Status_Command_reserved0_ALIGN          0
#define PCI_CFG_Status_Command_reserved0_BITS           11
#define PCI_CFG_Status_Command_reserved0_MASK           0x001FFC00UL
#define PCI_CFG_Status_Command_reserved0_SHIFT          10

/* CAPABLE_66MHZ [21:21] - boolean */
#define PCI_CFG_Status_Command_CAPABLE_66MHZ_ALIGN      0
#define PCI_CFG_Status_Command_CAPABLE_66MHZ_BITS       1
#define PCI_CFG_Status_Command_CAPABLE_66MHZ_MASK       0x00200000UL
#define PCI_CFG_Status_Command_CAPABLE_66MHZ_SHIFT      21

/* reserved1 [22:22] -  */
#define PCI_CFG_Status_Command_reserved1_ALIGN          0
#define PCI_CFG_Status_Command_reserved1_BITS           1
#define PCI_CFG_Status_Command_reserved1_MASK           0x00400000UL
#define PCI_CFG_Status_Command_reserved1_SHIFT          22

/* FAST_BACK_TO_BACK_CAPABLE [23:23] - boolean */
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_CAPABLE_ALIGN 0
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_CAPABLE_BITS 1
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_CAPABLE_MASK 0x00800000UL
#define PCI_CFG_Status_Command_FAST_BACK_TO_BACK_CAPABLE_SHIFT 23

/* MASTER_DATA_PARITY_ERROR [24:24] - boolean */
#define PCI_CFG_Status_Command_MASTER_DATA_PARITY_ERROR_ALIGN 0
#define PCI_CFG_Status_Command_MASTER_DATA_PARITY_ERROR_BITS 1
#define PCI_CFG_Status_Command_MASTER_DATA_PARITY_ERROR_MASK 0x01000000UL
#define PCI_CFG_Status_Command_MASTER_DATA_PARITY_ERROR_SHIFT 24

/* DEVICE_SELECT_TIMING [26:25] - unsigned */
#define PCI_CFG_Status_Command_DEVICE_SELECT_TIMING_ALIGN 0
#define PCI_CFG_Status_Command_DEVICE_SELECT_TIMING_BITS 2
#define PCI_CFG_Status_Command_DEVICE_SELECT_TIMING_MASK 0x06000000UL
#define PCI_CFG_Status_Command_DEVICE_SELECT_TIMING_SHIFT 25

/* SIGNALED_TARGET_ABORT [27:27] - boolean */
#define PCI_CFG_Status_Command_SIGNALED_TARGET_ABORT_ALIGN 0
#define PCI_CFG_Status_Command_SIGNALED_TARGET_ABORT_BITS 1
#define PCI_CFG_Status_Command_SIGNALED_TARGET_ABORT_MASK 0x08000000UL
#define PCI_CFG_Status_Command_SIGNALED_TARGET_ABORT_SHIFT 27

/* RECEIVED_TARGET_ABORT [28:28] - boolean */
#define PCI_CFG_Status_Command_RECEIVED_TARGET_ABORT_ALIGN 0
#define PCI_CFG_Status_Command_RECEIVED_TARGET_ABORT_BITS 1
#define PCI_CFG_Status_Command_RECEIVED_TARGET_ABORT_MASK 0x10000000UL
#define PCI_CFG_Status_Command_RECEIVED_TARGET_ABORT_SHIFT 28

/* RECEIVED_MASTER_ABORT [29:29] - boolean */
#define PCI_CFG_Status_Command_RECEIVED_MASTER_ABORT_ALIGN 0
#define PCI_CFG_Status_Command_RECEIVED_MASTER_ABORT_BITS 1
#define PCI_CFG_Status_Command_RECEIVED_MASTER_ABORT_MASK 0x20000000UL
#define PCI_CFG_Status_Command_RECEIVED_MASTER_ABORT_SHIFT 29

/* SIGNALED_SYSTEM_ERROR [30:30] - boolean */
#define PCI_CFG_Status_Command_SIGNALED_SYSTEM_ERROR_ALIGN 0
#define PCI_CFG_Status_Command_SIGNALED_SYSTEM_ERROR_BITS 1
#define PCI_CFG_Status_Command_SIGNALED_SYSTEM_ERROR_MASK 0x40000000UL
#define PCI_CFG_Status_Command_SIGNALED_SYSTEM_ERROR_SHIFT 30

/* DETECTED_PARITY_ERROR [31:31] - boolean */
#define PCI_CFG_Status_Command_DETECTED_PARITY_ERROR_ALIGN 0
#define PCI_CFG_Status_Command_DETECTED_PARITY_ERROR_BITS 1
#define PCI_CFG_Status_Command_DETECTED_PARITY_ERROR_MASK 0x80000000UL
#define PCI_CFG_Status_Command_DETECTED_PARITY_ERROR_SHIFT 31

/**********************************************************************
 *PCI_CFG_Class_Code_Rev_ID
 **********************************************************************/
/* REVISION_ID [07:00] - unsigned */
#define PCI_CFG_Class_Code_Rev_ID_REVISION_ID_ALIGN     0
#define PCI_CFG_Class_Code_Rev_ID_REVISION_ID_BITS      8
#define PCI_CFG_Class_Code_Rev_ID_REVISION_ID_MASK      0x000000FFUL
#define PCI_CFG_Class_Code_Rev_ID_REVISION_ID_SHIFT     0

/* CLASS_CODE [31:08] - unsigned */
#define PCI_CFG_Class_Code_Rev_ID_CLASS_CODE_ALIGN      0
#define PCI_CFG_Class_Code_Rev_ID_CLASS_CODE_BITS       24
#define PCI_CFG_Class_Code_Rev_ID_CLASS_CODE_MASK       0xFFFFFF00UL
#define PCI_CFG_Class_Code_Rev_ID_CLASS_CODE_SHIFT      8

/**********************************************************************
 *PCI_CFG_BIST_Latency_Cacheline
 **********************************************************************/
/* CACHELINE_SIZE [07:00] - unsigned */
#define PCI_CFG_BIST_Latency_Cacheline_CACHELINE_SIZE_ALIGN 0
#define PCI_CFG_BIST_Latency_Cacheline_CACHELINE_SIZE_BITS 8
#define PCI_CFG_BIST_Latency_Cacheline_CACHELINE_SIZE_MASK 0x000000FFUL
#define PCI_CFG_BIST_Latency_Cacheline_CACHELINE_SIZE_SHIFT 0

/* LATENCY_TIMER [15:08] - unsigned */
#define PCI_CFG_BIST_Latency_Cacheline_LATENCY_TIMER_ALIGN 0
#define PCI_CFG_BIST_Latency_Cacheline_LATENCY_TIMER_BITS 8
#define PCI_CFG_BIST_Latency_Cacheline_LATENCY_TIMER_MASK 0x0000FF00UL
#define PCI_CFG_BIST_Latency_Cacheline_LATENCY_TIMER_SHIFT 8

/* HEADER_TYPE [23:16] - unsigned */
#define PCI_CFG_BIST_Latency_Cacheline_HEADER_TYPE_ALIGN 0
#define PCI_CFG_BIST_Latency_Cacheline_HEADER_TYPE_BITS 8
#define PCI_CFG_BIST_Latency_Cacheline_HEADER_TYPE_MASK 0x00FF0000UL
#define PCI_CFG_BIST_Latency_Cacheline_HEADER_TYPE_SHIFT 16

/* BIST [31:24] - unsigned */
#define PCI_CFG_BIST_Latency_Cacheline_BIST_ALIGN       0
#define PCI_CFG_BIST_Latency_Cacheline_BIST_BITS        8
#define PCI_CFG_BIST_Latency_Cacheline_BIST_MASK        0xFF000000UL
#define PCI_CFG_BIST_Latency_Cacheline_BIST_SHIFT       24

/**********************************************************************
 *PCI_CFG_MEM_BASE_WIN0
 **********************************************************************/
/* reserved0 [02:00] -  */
#define PCI_CFG_MEM_BASE_WIN0_reserved0_ALIGN           0
#define PCI_CFG_MEM_BASE_WIN0_reserved0_BITS            3
#define PCI_CFG_MEM_BASE_WIN0_reserved0_MASK            0x00000007UL
#define PCI_CFG_MEM_BASE_WIN0_reserved0_SHIFT           0

/* PREFETCHABLE [03:03] - boolean */
#define PCI_CFG_MEM_BASE_WIN0_PREFETCHABLE_ALIGN        0
#define PCI_CFG_MEM_BASE_WIN0_PREFETCHABLE_BITS         1
#define PCI_CFG_MEM_BASE_WIN0_PREFETCHABLE_MASK         0x00000008UL
#define PCI_CFG_MEM_BASE_WIN0_PREFETCHABLE_SHIFT        3

/* reserved1 [19:04] -  */
#define PCI_CFG_MEM_BASE_WIN0_reserved1_ALIGN           0
#define PCI_CFG_MEM_BASE_WIN0_reserved1_BITS            16
#define PCI_CFG_MEM_BASE_WIN0_reserved1_MASK            0x000FFFF0UL
#define PCI_CFG_MEM_BASE_WIN0_reserved1_SHIFT           4

/* MEM_BASE_W0 [31:20] - unsigned */
#define PCI_CFG_MEM_BASE_WIN0_MEM_BASE_W0_ALIGN         0
#define PCI_CFG_MEM_BASE_WIN0_MEM_BASE_W0_BITS          12
#define PCI_CFG_MEM_BASE_WIN0_MEM_BASE_W0_MASK          0xFFF00000UL
#define PCI_CFG_MEM_BASE_WIN0_MEM_BASE_W0_SHIFT         20

/**********************************************************************
 *PCI_CFG_MEM_BASE_WIN1
 **********************************************************************/
/* reserved0 [02:00] -  */
#define PCI_CFG_MEM_BASE_WIN1_reserved0_ALIGN           0
#define PCI_CFG_MEM_BASE_WIN1_reserved0_BITS            3
#define PCI_CFG_MEM_BASE_WIN1_reserved0_MASK            0x00000007UL
#define PCI_CFG_MEM_BASE_WIN1_reserved0_SHIFT           0

/* PREFETCHABLE [03:03] - boolean */
#define PCI_CFG_MEM_BASE_WIN1_PREFETCHABLE_ALIGN        0
#define PCI_CFG_MEM_BASE_WIN1_PREFETCHABLE_BITS         1
#define PCI_CFG_MEM_BASE_WIN1_PREFETCHABLE_MASK         0x00000008UL
#define PCI_CFG_MEM_BASE_WIN1_PREFETCHABLE_SHIFT        3

/* reserved1 [19:04] -  */
#define PCI_CFG_MEM_BASE_WIN1_reserved1_ALIGN           0
#define PCI_CFG_MEM_BASE_WIN1_reserved1_BITS            16
#define PCI_CFG_MEM_BASE_WIN1_reserved1_MASK            0x000FFFF0UL
#define PCI_CFG_MEM_BASE_WIN1_reserved1_SHIFT           4

/* MEM_BASE_W1 [31:20] - unsigned */
#define PCI_CFG_MEM_BASE_WIN1_MEM_BASE_W1_ALIGN         0
#define PCI_CFG_MEM_BASE_WIN1_MEM_BASE_W1_BITS          12
#define PCI_CFG_MEM_BASE_WIN1_MEM_BASE_W1_MASK          0xFFF00000UL
#define PCI_CFG_MEM_BASE_WIN1_MEM_BASE_W1_SHIFT         20

/**********************************************************************
 *PCI_CFG_MEM_BASE_WIN2
 **********************************************************************/
/* reserved0 [02:00] -  */
#define PCI_CFG_MEM_BASE_WIN2_reserved0_ALIGN           0
#define PCI_CFG_MEM_BASE_WIN2_reserved0_BITS            3
#define PCI_CFG_MEM_BASE_WIN2_reserved0_MASK            0x00000007UL
#define PCI_CFG_MEM_BASE_WIN2_reserved0_SHIFT           0

/* PREFETCHABLE [03:03] - boolean */
#define PCI_CFG_MEM_BASE_WIN2_PREFETCHABLE_ALIGN        0
#define PCI_CFG_MEM_BASE_WIN2_PREFETCHABLE_BITS         1
#define PCI_CFG_MEM_BASE_WIN2_PREFETCHABLE_MASK         0x00000008UL
#define PCI_CFG_MEM_BASE_WIN2_PREFETCHABLE_SHIFT        3

/* reserved1 [19:04] -  */
#define PCI_CFG_MEM_BASE_WIN2_reserved1_ALIGN           0
#define PCI_CFG_MEM_BASE_WIN2_reserved1_BITS            16
#define PCI_CFG_MEM_BASE_WIN2_reserved1_MASK            0x000FFFF0UL
#define PCI_CFG_MEM_BASE_WIN2_reserved1_SHIFT           4

/* MEM_BASE_W2 [31:20] - unsigned */
#define PCI_CFG_MEM_BASE_WIN2_MEM_BASE_W2_ALIGN         0
#define PCI_CFG_MEM_BASE_WIN2_MEM_BASE_W2_BITS          12
#define PCI_CFG_MEM_BASE_WIN2_MEM_BASE_W2_MASK          0xFFF00000UL
#define PCI_CFG_MEM_BASE_WIN2_MEM_BASE_W2_SHIFT         20

/**********************************************************************
 *PCI_CFG_REG_BASE
 **********************************************************************/
/* reserved0 [20:00] -  */
#define PCI_CFG_REG_BASE_reserved0_ALIGN                0
#define PCI_CFG_REG_BASE_reserved0_BITS                 21
#define PCI_CFG_REG_BASE_reserved0_MASK                 0x001FFFFFUL
#define PCI_CFG_REG_BASE_reserved0_SHIFT                0

/* REGISTER_BASE [31:21] - unsigned */
#define PCI_CFG_REG_BASE_REGISTER_BASE_ALIGN            0
#define PCI_CFG_REG_BASE_REGISTER_BASE_BITS             11
#define PCI_CFG_REG_BASE_REGISTER_BASE_MASK             0xFFE00000UL
#define PCI_CFG_REG_BASE_REGISTER_BASE_SHIFT            21

/**********************************************************************
 *PCI_CFG_B68K_BUS_BASE
 **********************************************************************/
/* reserved0 [23:00] -  */
#define PCI_CFG_B68K_BUS_BASE_reserved0_ALIGN           0
#define PCI_CFG_B68K_BUS_BASE_reserved0_BITS            24
#define PCI_CFG_B68K_BUS_BASE_reserved0_MASK            0x00FFFFFFUL
#define PCI_CFG_B68K_BUS_BASE_reserved0_SHIFT           0

/* IO_68K_BASE [31:24] - unsigned */
#define PCI_CFG_B68K_BUS_BASE_IO_68K_BASE_ALIGN         0
#define PCI_CFG_B68K_BUS_BASE_IO_68K_BASE_BITS          8
#define PCI_CFG_B68K_BUS_BASE_IO_68K_BASE_MASK          0xFF000000UL
#define PCI_CFG_B68K_BUS_BASE_IO_68K_BASE_SHIFT         24

/**********************************************************************
 *PCI_CFG_SUBSYSTEM_ID
 **********************************************************************/
/* SUBSYSTEM_VENDOR_ID [15:00] - unsigned */
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_ALIGN  0
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_BITS   16
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_MASK   0x0000FFFFUL
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_SHIFT  0

/* SUBSYSTEM_ID [31:16] - unsigned */
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_ID_ALIGN         0
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_ID_BITS          16
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_ID_MASK          0xFFFF0000UL
#define PCI_CFG_SUBSYSTEM_ID_SUBSYSTEM_ID_SHIFT         16

/**********************************************************************
 *PCI_CFG_LATENCY_GRANT_INTR
 **********************************************************************/
/* INTR_PIN [07:00] - unsigned */
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_PIN_ALIGN       0
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_PIN_BITS        8
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_PIN_MASK        0x000000FFUL
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_PIN_SHIFT       0

/* INTR_LINE_REGISTER [15:08] - unsigned */
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_LINE_REGISTER_ALIGN 0
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_LINE_REGISTER_BITS 8
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_LINE_REGISTER_MASK 0x0000FF00UL
#define PCI_CFG_LATENCY_GRANT_INTR_INTR_LINE_REGISTER_SHIFT 8

/* MIN_GRANT [23:16] - unsigned */
#define PCI_CFG_LATENCY_GRANT_INTR_MIN_GRANT_ALIGN      0
#define PCI_CFG_LATENCY_GRANT_INTR_MIN_GRANT_BITS       8
#define PCI_CFG_LATENCY_GRANT_INTR_MIN_GRANT_MASK       0x00FF0000UL
#define PCI_CFG_LATENCY_GRANT_INTR_MIN_GRANT_SHIFT      16

/* MAX_LATENCY [31:24] - unsigned */
#define PCI_CFG_LATENCY_GRANT_INTR_MAX_LATENCY_ALIGN    0
#define PCI_CFG_LATENCY_GRANT_INTR_MAX_LATENCY_BITS     8
#define PCI_CFG_LATENCY_GRANT_INTR_MAX_LATENCY_MASK     0xFF000000UL
#define PCI_CFG_LATENCY_GRANT_INTR_MAX_LATENCY_SHIFT    24

/**********************************************************************
 *PCI_CFG_BRIDGE_MEM_WIN_CTRL
 **********************************************************************/
/* MEM_SIZE [02:00] - unsigned */
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_MEM_SIZE_ALIGN      0
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_MEM_SIZE_BITS       3
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_MEM_SIZE_MASK       0x00000007UL
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_MEM_SIZE_SHIFT      0

/* reserved0 [03:03] -  */
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved0_ALIGN     0
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved0_BITS      1
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved0_MASK      0x00000008UL
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved0_SHIFT     3

/* PCI_SDRAM_WIN1_ENABLE [04:04] - boolean */
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN1_ENABLE_ALIGN 0
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN1_ENABLE_BITS 1
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN1_ENABLE_MASK 0x00000010UL
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN1_ENABLE_SHIFT 4

/* PCI_SDRAM_WIN2_ENABLE [05:05] - boolean */
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN2_ENABLE_ALIGN 0
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN2_ENABLE_BITS 1
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN2_ENABLE_MASK 0x00000020UL
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_PCI_SDRAM_WIN2_ENABLE_SHIFT 5

/* reserved1 [31:06] -  */
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved1_ALIGN     0
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved1_BITS      26
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved1_MASK      0xFFFFFFC0UL
#define PCI_CFG_BRIDGE_MEM_WIN_CTRL_reserved1_SHIFT     6

/**********************************************************************
 *PCI_CFG_PCI_CONTROL
 **********************************************************************/
/* READ_AROUND_WRITE [00:00] - boolean */
#define PCI_CFG_PCI_CONTROL_READ_AROUND_WRITE_ALIGN     0
#define PCI_CFG_PCI_CONTROL_READ_AROUND_WRITE_BITS      1
#define PCI_CFG_PCI_CONTROL_READ_AROUND_WRITE_MASK      0x00000001UL
#define PCI_CFG_PCI_CONTROL_READ_AROUND_WRITE_SHIFT     0

/* REG_BYTE_ALIGN [01:01] - boolean */
#define PCI_CFG_PCI_CONTROL_REG_BYTE_ALIGN_ALIGN        0
#define PCI_CFG_PCI_CONTROL_REG_BYTE_ALIGN_BITS         1
#define PCI_CFG_PCI_CONTROL_REG_BYTE_ALIGN_MASK         0x00000002UL
#define PCI_CFG_PCI_CONTROL_REG_BYTE_ALIGN_SHIFT        1

/* ARB_SELECT [02:02] - boolean */
#define PCI_CFG_PCI_CONTROL_ARB_SELECT_ALIGN            0
#define PCI_CFG_PCI_CONTROL_ARB_SELECT_BITS             1
#define PCI_CFG_PCI_CONTROL_ARB_SELECT_MASK             0x00000004UL
#define PCI_CFG_PCI_CONTROL_ARB_SELECT_SHIFT            2

/* DMA_DESC_BYTE_ALIGN [03:03] - boolean */
#define PCI_CFG_PCI_CONTROL_DMA_DESC_BYTE_ALIGN_ALIGN   0
#define PCI_CFG_PCI_CONTROL_DMA_DESC_BYTE_ALIGN_BITS    1
#define PCI_CFG_PCI_CONTROL_DMA_DESC_BYTE_ALIGN_MASK    0x00000008UL
#define PCI_CFG_PCI_CONTROL_DMA_DESC_BYTE_ALIGN_SHIFT   3

/* reserved0 [07:04] -  */
#define PCI_CFG_PCI_CONTROL_reserved0_ALIGN             0
#define PCI_CFG_PCI_CONTROL_reserved0_BITS              4
#define PCI_CFG_PCI_CONTROL_reserved0_MASK              0x000000F0UL
#define PCI_CFG_PCI_CONTROL_reserved0_SHIFT             4

/* ARB_PARK_ID [12:08] - unsigned */
#define PCI_CFG_PCI_CONTROL_ARB_PARK_ID_ALIGN           0
#define PCI_CFG_PCI_CONTROL_ARB_PARK_ID_BITS            5
#define PCI_CFG_PCI_CONTROL_ARB_PARK_ID_MASK            0x00001F00UL
#define PCI_CFG_PCI_CONTROL_ARB_PARK_ID_SHIFT           8

/* reserved1 [31:13] -  */
#define PCI_CFG_PCI_CONTROL_reserved1_ALIGN             0
#define PCI_CFG_PCI_CONTROL_reserved1_BITS              19
#define PCI_CFG_PCI_CONTROL_reserved1_MASK              0xFFFFE000UL
#define PCI_CFG_PCI_CONTROL_reserved1_SHIFT             13

/**********************************************************************
 *PCI_CFG_CPU_2_PCI_MEM_WIN0
 **********************************************************************/
/* ENDIAN_TRANSLATION [01:00] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_ENDIAN_TRANSLATION_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_ENDIAN_TRANSLATION_BITS 2
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_ENDIAN_TRANSLATION_MASK 0x00000003UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_ENDIAN_TRANSLATION_SHIFT 0

/* reserved0 [25:02] -  */
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_reserved0_ALIGN      0
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_reserved0_BITS       24
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_reserved0_MASK       0x03FFFFFCUL
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_reserved0_SHIFT      2

/* PCI_MEM_BASE_ADRS [31:26] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_PCI_MEM_BASE_ADRS_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_PCI_MEM_BASE_ADRS_BITS 6
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_PCI_MEM_BASE_ADRS_MASK 0xFC000000UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN0_PCI_MEM_BASE_ADRS_SHIFT 26

/**********************************************************************
 *PCI_CFG_CPU_2_PCI_MEM_WIN1
 **********************************************************************/
/* ENDIAN_TRANSLATION [01:00] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_ENDIAN_TRANSLATION_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_ENDIAN_TRANSLATION_BITS 2
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_ENDIAN_TRANSLATION_MASK 0x00000003UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_ENDIAN_TRANSLATION_SHIFT 0

/* reserved0 [25:02] -  */
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_reserved0_ALIGN      0
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_reserved0_BITS       24
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_reserved0_MASK       0x03FFFFFCUL
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_reserved0_SHIFT      2

/* PCI_MEM_BASE_ADRS [31:26] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_PCI_MEM_BASE_ADRS_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_PCI_MEM_BASE_ADRS_BITS 6
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_PCI_MEM_BASE_ADRS_MASK 0xFC000000UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN1_PCI_MEM_BASE_ADRS_SHIFT 26

/**********************************************************************
 *PCI_CFG_CPU_2_PCI_MEM_WIN2
 **********************************************************************/
/* ENDIAN_TRANSLATION [01:00] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_ENDIAN_TRANSLATION_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_ENDIAN_TRANSLATION_BITS 2
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_ENDIAN_TRANSLATION_MASK 0x00000003UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_ENDIAN_TRANSLATION_SHIFT 0

/* reserved0 [25:02] -  */
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_reserved0_ALIGN      0
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_reserved0_BITS       24
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_reserved0_MASK       0x03FFFFFCUL
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_reserved0_SHIFT      2

/* PCI_MEM_BASE_ADRS [31:26] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_PCI_MEM_BASE_ADRS_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_PCI_MEM_BASE_ADRS_BITS 6
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_PCI_MEM_BASE_ADRS_MASK 0xFC000000UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN2_PCI_MEM_BASE_ADRS_SHIFT 26

/**********************************************************************
 *PCI_CFG_CPU_2_PCI_MEM_WIN3
 **********************************************************************/
/* ENDIAN_TRANSLATION [01:00] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_ENDIAN_TRANSLATION_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_ENDIAN_TRANSLATION_BITS 2
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_ENDIAN_TRANSLATION_MASK 0x00000003UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_ENDIAN_TRANSLATION_SHIFT 0

/* reserved0 [25:02] -  */
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_reserved0_ALIGN      0
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_reserved0_BITS       24
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_reserved0_MASK       0x03FFFFFCUL
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_reserved0_SHIFT      2

/* PCI_MEM_BASE_ADRS [31:26] - unsigned */
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_PCI_MEM_BASE_ADRS_ALIGN 0
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_PCI_MEM_BASE_ADRS_BITS 6
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_PCI_MEM_BASE_ADRS_MASK 0xFC000000UL
#define PCI_CFG_CPU_2_PCI_MEM_WIN3_PCI_MEM_BASE_ADRS_SHIFT 26

/**********************************************************************
 *PCI_CFG_CPU_2_PCI_IO_WIN0
 **********************************************************************/
/* ENDIAN_TRANSLATION [01:00] - unsigned */
#define PCI_CFG_CPU_2_PCI_IO_WIN0_ENDIAN_TRANSLATION_ALIGN 0
#define PCI_CFG_CPU_2_PCI_IO_WIN0_ENDIAN_TRANSLATION_BITS 2
#define PCI_CFG_CPU_2_PCI_IO_WIN0_ENDIAN_TRANSLATION_MASK 0x00000003UL
#define PCI_CFG_CPU_2_PCI_IO_WIN0_ENDIAN_TRANSLATION_SHIFT 0

/* reserved0 [20:02] -  */
#define PCI_CFG_CPU_2_PCI_IO_WIN0_reserved0_ALIGN       0
#define PCI_CFG_CPU_2_PCI_IO_WIN0_reserved0_BITS        19
#define PCI_CFG_CPU_2_PCI_IO_WIN0_reserved0_MASK        0x001FFFFCUL
#define PCI_CFG_CPU_2_PCI_IO_WIN0_reserved0_SHIFT       2

/* PCI_IO_BASE_ADRS [31:21] - unsigned */
#define PCI_CFG_CPU_2_PCI_IO_WIN0_PCI_IO_BASE_ADRS_ALIGN 0
#define PCI_CFG_CPU_2_PCI_IO_WIN0_PCI_IO_BASE_ADRS_BITS 11
#define PCI_CFG_CPU_2_PCI_IO_WIN0_PCI_IO_BASE_ADRS_MASK 0xFFE00000UL
#define PCI_CFG_CPU_2_PCI_IO_WIN0_PCI_IO_BASE_ADRS_SHIFT 21

/**********************************************************************
 *PCI_CFG_CPU_2_PCI_IO_WIN1
 **********************************************************************/
/* ENDIAN_TRANSLATION [01:00] - unsigned */
#define PCI_CFG_CPU_2_PCI_IO_WIN1_ENDIAN_TRANSLATION_ALIGN 0
#define PCI_CFG_CPU_2_PCI_IO_WIN1_ENDIAN_TRANSLATION_BITS 2
#define PCI_CFG_CPU_2_PCI_IO_WIN1_ENDIAN_TRANSLATION_MASK 0x00000003UL
#define PCI_CFG_CPU_2_PCI_IO_WIN1_ENDIAN_TRANSLATION_SHIFT 0

/* reserved0 [20:02] -  */
#define PCI_CFG_CPU_2_PCI_IO_WIN1_reserved0_ALIGN       0
#define PCI_CFG_CPU_2_PCI_IO_WIN1_reserved0_BITS        19
#define PCI_CFG_CPU_2_PCI_IO_WIN1_reserved0_MASK        0x001FFFFCUL
#define PCI_CFG_CPU_2_PCI_IO_WIN1_reserved0_SHIFT       2

/* PCI_IO_BASE_ADRS [31:21] - unsigned */
#define PCI_CFG_CPU_2_PCI_IO_WIN1_PCI_IO_BASE_ADRS_ALIGN 0
#define PCI_CFG_CPU_2_PCI_IO_WIN1_PCI_IO_BASE_ADRS_BITS 11
#define PCI_CFG_CPU_2_PCI_IO_WIN1_PCI_IO_BASE_ADRS_MASK 0xFFE00000UL
#define PCI_CFG_CPU_2_PCI_IO_WIN1_PCI_IO_BASE_ADRS_SHIFT 21

/**********************************************************************
 *PCI_CFG_CPU_2_PCI_IO_WIN2
 **********************************************************************/
/* ENDIAN_TRANSLATION [01:00] - unsigned */
#define PCI_CFG_CPU_2_PCI_IO_WIN2_ENDIAN_TRANSLATION_ALIGN 0
#define PCI_CFG_CPU_2_PCI_IO_WIN2_ENDIAN_TRANSLATION_BITS 2
#define PCI_CFG_CPU_2_PCI_IO_WIN2_ENDIAN_TRANSLATION_MASK 0x00000003UL
#define PCI_CFG_CPU_2_PCI_IO_WIN2_ENDIAN_TRANSLATION_SHIFT 0

/* reserved0 [20:02] -  */
#define PCI_CFG_CPU_2_PCI_IO_WIN2_reserved0_ALIGN       0
#define PCI_CFG_CPU_2_PCI_IO_WIN2_reserved0_BITS        19
#define PCI_CFG_CPU_2_PCI_IO_WIN2_reserved0_MASK        0x001FFFFCUL
#define PCI_CFG_CPU_2_PCI_IO_WIN2_reserved0_SHIFT       2

/* PCI_IO_BASE_ADRS [31:21] - unsigned */
#define PCI_CFG_CPU_2_PCI_IO_WIN2_PCI_IO_BASE_ADRS_ALIGN 0
#define PCI_CFG_CPU_2_PCI_IO_WIN2_PCI_IO_BASE_ADRS_BITS 11
#define PCI_CFG_CPU_2_PCI_IO_WIN2_PCI_IO_BASE_ADRS_MASK 0xFFE00000UL
#define PCI_CFG_CPU_2_PCI_IO_WIN2_PCI_IO_BASE_ADRS_SHIFT 21

/**********************************************************************
 *PCI_CFG_PCI_SDRAM_ENDIAN_CTRL
 **********************************************************************/
/* ENDIAN_TRANSLATION_WIN0 [01:00] - unsigned */
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN0_ALIGN 0
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN0_BITS 2
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN0_MASK 0x00000003UL
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN0_SHIFT 0

/* ENDIAN_TRANSLATION_WIN1 [03:02] - unsigned */
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN1_ALIGN 0
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN1_BITS 2
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN1_MASK 0x0000000CUL
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN1_SHIFT 2

/* ENDIAN_TRANSLATION_WIN2 [05:04] - unsigned */
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN2_ALIGN 0
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN2_BITS 2
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN2_MASK 0x00000030UL
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_ENDIAN_TRANSLATION_WIN2_SHIFT 4

/* reserved0 [31:06] -  */
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_reserved0_ALIGN   0
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_reserved0_BITS    26
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_reserved0_MASK    0xFFFFFFC0UL
#define PCI_CFG_PCI_SDRAM_ENDIAN_CTRL_reserved0_SHIFT   6


#endif /* #ifndef VENOM2_H__ */

/* End of File */
