$date
	Tue Jan 23 15:40:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bcd_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clock $end
$var reg 1 # rst $end
$var reg 1 $ up_down $end
$scope module uut $end
$var wire 1 " clock $end
$var wire 1 # rst $end
$var wire 1 $ up_down $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
0"
bx !
$end
#10000
b0 !
b0 %
1$
1#
1"
#20000
0"
#30000
b1 !
b1 %
1"
0#
#40000
0"
#50000
b10 !
b10 %
1"
#60000
0"
#70000
b11 !
b11 %
1"
#80000
0"
#90000
b100 !
b100 %
1"
#100000
0"
#110000
b101 !
b101 %
1"
#120000
0"
#130000
b110 !
b110 %
1"
#140000
0"
#150000
b111 !
b111 %
1"
#160000
0"
#170000
b1000 !
b1000 %
1"
#180000
0"
#190000
b1001 !
b1001 %
1"
#200000
0"
#210000
b0 !
b0 %
1"
#220000
0"
#230000
b1 !
b1 %
1"
#240000
0"
#250000
b10 !
b10 %
1"
#260000
0"
#270000
b11 !
b11 %
1"
#280000
0"
#290000
b100 !
b100 %
1"
#300000
0"
#310000
b101 !
b101 %
1"
#320000
0"
#330000
b110 !
b110 %
1"
#340000
0"
#350000
b111 !
b111 %
1"
#360000
0"
#370000
b1000 !
b1000 %
1"
#380000
0"
#390000
b1001 !
b1001 %
1"
#400000
0"
#410000
b0 !
b0 %
1"
#420000
0"
#430000
b1001 !
b1001 %
1"
0$
#440000
0"
#450000
b1000 !
b1000 %
1"
#460000
0"
#470000
b0 !
b0 %
1"
1#
#480000
0"
#490000
1"
#500000
0"
#510000
1"
#520000
0"
#530000
