# 实验报告
## 实验名称（RISC-V基本指令集模拟器设计与实现）
班级：通信工程

学号：201508030216

姓名：王雨恒

## 实验目标
实现单周期CPU的设计

## 实验要求
* 采用VHDL编写程序
* 模拟器的输入是二进制的机器指令文件
* 模拟器的输出是CPU各个寄存器的状态和相关的存储器单元状态

## 实验内容
### CPU指令集
CPU的指令集请见[这里](https://riscv.org/specifications/)，其中基本指令集共有_47_条指令。

我的五条指令为：FENCE,ECALL,CSRRW,CSRRC,CSRRSI。

### 程序框架
考虑到CPU执行指令的流程为：
1. 取指
2. 译码
3. 执行（包括运算和结果写回）

程序被分为三个部分。一是对输入输出信号、寄存器变量的定义与初始化，二是获取寄存器变量之后进行指令相应的计算与赋值，最后是写回操作。

入参定义如下，包括了输入输出，时钟，重置等信号。
```vhdl
entity rv32i_cpu_singlecycle is
	port(
		clk: in std_logic;
		reset: in std_logic;
		inst_addr: out std_logic_vector(31 downto 0);
		inst: in std_logic_vector(31 downto 0);
		data_addr: out std_logic_vector(31 downto 0);
		data: inout std_logic_vector(31 downto 0);
		data_read: out std_logic;
		data_write: out std_logic
	);
end entity rv32i_cpu_singlecycle;
```
architecture部分，声明了计算时需要使用的变量。ir表示当前执行的指令，pc表当前的指令的地址；7位的opcode，3位的funct3，7位的funct7，这三个变量读取ir的指令，取到对于的值。寄存器rd,rs1,rs2,crs存储ir中读取到的对于操作值地址，src1,src2,scr2将rs1,rs2,crs中的地址对于的reg中的值转为32位保存。zimm存储ir第15到19位表示的立即数。
```vhdl
                signal ir: std_logic_vector(31 downto 0);
		signal pc: std_logic_vector(31 downto 0);

		signal next_pc: std_logic_vector(31 downto 0);

		-- Fields in instruction
		signal opcode: std_logic_vector(6 downto 0);
		signal rd: std_logic_vector(4 downto 0);
		signal funct3: std_logic_vector(2 downto 0);
		signal rs1: std_logic_vector(4 downto 0);
		signal rs2: std_logic_vector(4 downto 0);
		signal crs:  std_logic_vector(12 downto 0);
		signal funct7: std_logic_vector(6 downto 0);
		
		signal src1: std_logic_vector(31 downto 0);
		signal src2: std_logic_vector(31 downto 0);
		signal src3: std_logic_vector(31 downto 0);
		signal zimm: std_logic_vector(31 downto 0);
```
将五条指令对于的结果存放在对应的信号量中。
```vhdl
                signal CSRRWres : std_logic_vector(31 downto 0);
		signal CSRRCres: std_logic_vector(31 downto 0);
		signal CSRRSIres: std_logic_vector(31 downto 0);
		signal ecalladdr:std_logic_vector(31 downto 0);
```
reg_write为写操作的标记，当为'1'时表示需要将reg_write_data的值写入下标为reg_write_id的寄存器中。
```vhdl
        signal reg_write: std_logic;
	signal reg_write_id: std_logic_vector(4 downto 0);
	signal reg_write_data: std_logic_vector(31 downto 0);
```
获取对于的值：
```vhdl
                -- Instruction Fetch
		inst_addr <= pc;
		ir <= inst;

		-- Decode
		-- Not finished
		opcode <= ir(6 downto 0);
		rd <= ir(11 downto 7);
		funct3 <= ir(14 downto 12);
		rs1 <= ir(19 downto 15);
		rs2 <= ir(24 downto 20);
		crs <= ir(31 downto 20);
		funct7 <= ir(31 downto 25);
		
		-- Read operands from register file
		src1 <= regs(TO_INTEGER(UNSIGNED(rs1)));
		src2 <= regs(TO_INTEGER(UNSIGNED(rs2)));
		src3 <= regs(TO_INTEGER(UNSIGNED(crs)));
		zimm <= STD_LOGIC_VECTOR(rs1);
		-- Prepare index and data to write into register file
		reg_write_id <= rd;
```
执行阶段，根据获取到的值，计算出指令的结果。其中nextpc正常情况下+4，在ecall时跳转到对应地址。
```vhdl
    CSRRWres <= STD_LOGIC_VECTOR(SIGNED(src1));
    CSRRCres <= STD_LOGIC_VECTOR((not SIGNED(src1)) and SIGNED(src3));
    CSRRSIres<=STD_LOGIC_VECTOR(SIGNED(src3) or SIGNED(zimm)) when rd /= "0000" else
					"00000000000000000000000000000000";
		
		ecalladdr <= regs(31);
		
		reg_write <= '1' when opcode = "1110011" and (funct3 = "001" or funct3 ="011" or (funct3 = "110" and rd /= "0000")) else
					 '0';
		
					 
		reg_write_data <= CSRRWres when opcode = "1110011" and funct3 = "001" else
				  CSRRCres when opcode = "1110011" and funct3 = "011" else
				  CSRRSIres when opcode = "1110011" and funct3 = "110" else 
						  
						  -- more 
						  -- ......
						  -- At last, set a default value
						  "00000000000000000000000000000000";
		next_pc <= 	ecalladdr when src3 = "00000000000000000000000000000000" and opcode = "1110011" and funct3 = "000" else
					STD_LOGIC_VECTOR(UNSIGNED(pc)+4);
```
最后写回阶段，当时钟上跳时触发。
```vhdl
        -- Update pc and register file at rising edge of clk
	process(clk)
	begin
		if(rising_edge(clk)) then
			if (reset='1') then
				pc <= "00000000000000000000000000000000";
				-- Clear register file?
			else
				pc <= next_pc;

				if (reg_write = '1') then
					regs(TO_INTEGER(UNSIGNED(reg_write_id))) <= reg_write_data;
				end if; -- reg_write = '1'
			end if; -- reset = '1'
		end if; -- rising_edge(clk)
	end process; -- clk
```

## 测试
### 测试平台
模拟器在如下机器上进行了测试：

| 部件 | 配置 | 备注 |
| ------ | ------ | ------ |
| CPU | core i5-8200U |  |
| 内存 | DDR3 8GB |  |
| 操作系统 |  Windows10 | 中文版 |
### 测试记录

## 分析与结论
根据分析结果，可以认为编写的模拟器实现了所要求的功能，完成了实验目标。
