vendor_name = ModelSim
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.txt
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/timer.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/traffic_lights.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/pedest_button.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/kb_scr_drv.v
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/device_memory.txt
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/clock_table.txt
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/xm23_cpu.ram0_memory_e411fb78.hdl.mif
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf
source_file = 1, C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf
design_name = xm23_cpu
instance = comp, \HEX0[0]~output , HEX0[0]~output, xm23_cpu, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, xm23_cpu, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, xm23_cpu, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, xm23_cpu, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, xm23_cpu, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, xm23_cpu, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, xm23_cpu, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, xm23_cpu, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, xm23_cpu, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, xm23_cpu, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, xm23_cpu, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, xm23_cpu, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, xm23_cpu, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, xm23_cpu, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, xm23_cpu, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, xm23_cpu, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, xm23_cpu, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, xm23_cpu, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, xm23_cpu, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, xm23_cpu, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, xm23_cpu, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, xm23_cpu, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, xm23_cpu, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, xm23_cpu, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, xm23_cpu, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, xm23_cpu, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, xm23_cpu, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, xm23_cpu, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, xm23_cpu, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, xm23_cpu, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, xm23_cpu, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, xm23_cpu, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, xm23_cpu, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, xm23_cpu, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, xm23_cpu, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, xm23_cpu, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, xm23_cpu, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, xm23_cpu, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, xm23_cpu, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, xm23_cpu, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, xm23_cpu, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, xm23_cpu, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, xm23_cpu, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, xm23_cpu, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, xm23_cpu, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, xm23_cpu, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, xm23_cpu, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, xm23_cpu, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, xm23_cpu, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, xm23_cpu, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, xm23_cpu, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, xm23_cpu, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, xm23_cpu, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, xm23_cpu, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, xm23_cpu, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, xm23_cpu, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, xm23_cpu, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, xm23_cpu, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, xm23_cpu, 1
instance = comp, \LEDG[3]~output , LEDG[3]~output, xm23_cpu, 1
instance = comp, \LEDG[4]~output , LEDG[4]~output, xm23_cpu, 1
instance = comp, \LEDG[5]~output , LEDG[5]~output, xm23_cpu, 1
instance = comp, \LEDG7~output , LEDG7~output, xm23_cpu, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, xm23_cpu, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, xm23_cpu, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, xm23_cpu, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, xm23_cpu, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, xm23_cpu, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, xm23_cpu, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, xm23_cpu, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, xm23_cpu, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, xm23_cpu, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, xm23_cpu, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, xm23_cpu, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, xm23_cpu, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, xm23_cpu, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, xm23_cpu, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, xm23_cpu, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[0]~output , LEDR16_17[0]~output, xm23_cpu, 1
instance = comp, \LEDR16_17[1]~output , LEDR16_17[1]~output, xm23_cpu, 1
instance = comp, \traffic_lights[0]~output , traffic_lights[0]~output, xm23_cpu, 1
instance = comp, \traffic_lights[1]~output , traffic_lights[1]~output, xm23_cpu, 1
instance = comp, \traffic_lights[2]~output , traffic_lights[2]~output, xm23_cpu, 1
instance = comp, \traffic_lights[3]~output , traffic_lights[3]~output, xm23_cpu, 1
instance = comp, \KEY[3]~input , KEY[3]~input, xm23_cpu, 1
instance = comp, \SW[0]~input , SW[0]~input, xm23_cpu, 1
instance = comp, \SW[1]~input , SW[1]~input, xm23_cpu, 1
instance = comp, \SW[2]~input , SW[2]~input, xm23_cpu, 1
instance = comp, \SW[3]~input , SW[3]~input, xm23_cpu, 1
instance = comp, \data_viewer|Equal2~0 , data_viewer|Equal2~0, xm23_cpu, 1
instance = comp, \KEY[2]~input , KEY[2]~input, xm23_cpu, 1
instance = comp, \KEY[1]~input , KEY[1]~input, xm23_cpu, 1
instance = comp, \data_viewer|Equal0~0 , data_viewer|Equal0~0, xm23_cpu, 1
instance = comp, \data_viewer|Equal1~0 , data_viewer|Equal1~0, xm23_cpu, 1
instance = comp, \data_viewer|view_mode[0] , data_viewer|view_mode[0], xm23_cpu, 1
instance = comp, \GPIO~input , GPIO~input, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~2 , ctrl_unit|iv_cnt~2, xm23_cpu, 1
instance = comp, \ctrl_unit|step[0] , ctrl_unit|step[0], xm23_cpu, 1
instance = comp, \ctrl_unit|step[4] , ctrl_unit|step[4], xm23_cpu, 1
instance = comp, \ctrl_unit|step~4 , ctrl_unit|step~4, xm23_cpu, 1
instance = comp, \ctrl_unit|step[2] , ctrl_unit|step[2], xm23_cpu, 1
instance = comp, \ctrl_unit|step~5 , ctrl_unit|step~5, xm23_cpu, 1
instance = comp, \ctrl_unit|step[3] , ctrl_unit|step[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~24 , ctrl_unit|cpucycle~24, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~37 , ctrl_unit|cpucycle~37, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~26 , ctrl_unit|cpucycle~26, xm23_cpu, 1
instance = comp, \ctrl_unit|step~1 , ctrl_unit|step~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~18 , ctrl_unit|cpucycle~18, xm23_cpu, 1
instance = comp, \ctrl_unit|step~6 , ctrl_unit|step~6, xm23_cpu, 1
instance = comp, \ctrl_unit|step[5]~feeder , ctrl_unit|step[5]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|step[5] , ctrl_unit|step[5], xm23_cpu, 1
instance = comp, \ctrl_unit|step~3 , ctrl_unit|step~3, xm23_cpu, 1
instance = comp, \ctrl_unit|step[6]~feeder , ctrl_unit|step[6]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|step[6] , ctrl_unit|step[6], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~17 , ctrl_unit|cpucycle~17, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~25 , ctrl_unit|cpucycle~25, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~27 , ctrl_unit|cpucycle~27, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~19 , ctrl_unit|cpucycle~19, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~28 , ctrl_unit|cpucycle~28, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0101 , ctrl_unit|cpucycle.0101, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~3 , ctrl_unit|iv_cnt~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[2] , ctrl_unit|iv_cnt[2], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~4 , ctrl_unit|iv_cnt~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~5 , ctrl_unit|iv_cnt~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[3] , ctrl_unit|iv_cnt[3], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|operands~0 , ctrl_unit|iv_ent|operands~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|operands~1 , ctrl_unit|iv_ent|operands~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|operands~2 , ctrl_unit|iv_ent|operands~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[5]~5 , ctrl_unit|iv_ent|inst_type[5]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr12~0 , ctrl_unit|iv_ent|WideOr12~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux25~0 , ctrl_unit|iv_ent|Mux25~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~10 , ctrl_unit|iv_ent|inst_type[4]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~10clkctrl , ctrl_unit|iv_ent|inst_type[4]~10clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[2] , ctrl_unit|iv_ent|inst_type[2], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bus_ctrl~0 , ctrl_unit|sxt_bus_ctrl~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~3 , ctrl_unit|psw~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[5] , ctrl_unit|cpu_OP[5], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~3 , ctrl_unit|sxt_bit_num[3]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3] , ctrl_unit|sxt_bit_num[3], xm23_cpu, 1
instance = comp, \reg_file~868 , reg_file~868, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector8~0 , ctrl_unit|Selector8~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[0] , ctrl_unit|sxt_bit_num[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector6~0 , ctrl_unit|Selector6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[2] , ctrl_unit|sxt_bit_num[2], xm23_cpu, 1
instance = comp, \sxt_ext|out[10]~20 , sxt_ext|out[10]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[1] , ctrl_unit|cpu_OP[1], xm23_cpu, 1
instance = comp, \SW[14]~input , SW[14]~input, xm23_cpu, 1
instance = comp, \ctrl_unit|Add9~0 , ctrl_unit|Add9~0, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr6~0 , ctrl_unit|WideOr6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector75~0 , ctrl_unit|Selector75~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~2 , ctrl_unit|alu_op[5]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~1 , ctrl_unit|bm_op[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~2 , ctrl_unit|bm_op[0]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~3 , ctrl_unit|bm_op[0]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[2] , ctrl_unit|bm_op[2], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~4 , ctrl_unit|bm_op[0]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0] , ctrl_unit|bm_op[0], xm23_cpu, 1
instance = comp, \reg_file[7][6]~691 , reg_file[7][6]~691, xm23_cpu, 1
instance = comp, \Equal14~0 , Equal14~0, xm23_cpu, 1
instance = comp, \reg_file~1025 , reg_file~1025, xm23_cpu, 1
instance = comp, \Equal14~1 , Equal14~1, xm23_cpu, 1
instance = comp, \reg_file~1022 , reg_file~1022, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~13 , ctrl_unit|code[3]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~0 , ctrl_unit|psw_update~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~16 , ctrl_unit|alu_op[5]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~4 , ctrl_unit|alu_op[5]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~0 , ctrl_unit|Add5~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~2 , ctrl_unit|Add5~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~4 , ctrl_unit|Add5~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~0 , ctrl_unit|Add6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~2 , ctrl_unit|Add6~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~4 , ctrl_unit|Add6~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector129~0 , ctrl_unit|Selector129~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~35 , ctrl_unit|cpucycle~35, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~36 , ctrl_unit|cpucycle~36, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0111 , ctrl_unit|cpucycle.0111, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~30 , ctrl_unit|cpucycle~30, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~31 , ctrl_unit|cpucycle~31, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~20 , ctrl_unit|cpucycle~20, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~32 , ctrl_unit|cpucycle~32, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0110 , ctrl_unit|cpucycle.0110, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~2 , ctrl_unit|ctrl_reg_bus~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[4] , ctrl_unit|cpu_OP[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder2~2 , ctrl_unit|Decoder2~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[0] , ctrl_unit|cpu_OP[0], xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~1 , ID|SRCCON[2]~1, xm23_cpu, 1
instance = comp, \Decoder0~17 , Decoder0~17, xm23_cpu, 1
instance = comp, \Equal14~2 , Equal14~2, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~5 , ctrl_unit|vect_num[2]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~0 , ctrl_unit|Selector162~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~1 , ctrl_unit|Selector162~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~0 , ctrl_unit|dbus_rnum_src[2]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~2 , ctrl_unit|Selector162~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~3 , ctrl_unit|Selector162~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~4 , ctrl_unit|Selector162~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[2]~6 , ctrl_unit|iv_ent|data_src_iv[2]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~4 , ctrl_unit|psw_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~2 , ctrl_unit|psw_bus_ctrl~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~3 , ctrl_unit|psw_bus_ctrl~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~5 , ctrl_unit|psw_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl[0] , ctrl_unit|psw_bus_ctrl[0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux6~0 , ctrl_unit|iv_ent|Mux6~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Decoder0~1 , ctrl_unit|iv_ent|Decoder0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|load_cex~2 , ctrl_unit|iv_ent|load_cex~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~6 , ctrl_unit|psw_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl~7 , ctrl_unit|psw_bus_ctrl~7, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_bus_ctrl[1] , ctrl_unit|psw_bus_ctrl[1], xm23_cpu, 1
instance = comp, \psw_in~84 , psw_in~84, xm23_cpu, 1
instance = comp, \psw_in~85 , psw_in~85, xm23_cpu, 1
instance = comp, \psw_in[7] , psw_in[7], xm23_cpu, 1
instance = comp, \ID|PR[2]~feeder , ID|PR[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~9 , ctrl_unit|dbus_rnum_dst[4]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~16 , ctrl_unit|data_bus_ctrl~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector76~4 , ctrl_unit|Selector76~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr14~0 , ctrl_unit|iv_ent|WideOr14~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~5 , ctrl_unit|addr_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux0~0 , ctrl_unit|iv_ent|Mux0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux0~1 , ctrl_unit|iv_ent|Mux0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux0~2 , ctrl_unit|iv_ent|Mux0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~25 , ctrl_unit|data_bus_ctrl~25, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~1 , ctrl_unit|ctrl_reg_bus~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_WB , ctrl_unit|cpu_WB, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector76~3 , ctrl_unit|Selector76~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector76~2 , ctrl_unit|Selector76~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector76~6 , ctrl_unit|Selector76~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector76~5 , ctrl_unit|Selector76~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector148~0 , ctrl_unit|Selector148~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector148~1 , ctrl_unit|Selector148~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector148~2 , ctrl_unit|Selector148~2, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~13 , ctrl_unit|data_bus_ctrl~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~8 , ctrl_unit|dbus_rnum_dst[4]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~0 , ctrl_unit|Selector44~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~feeder , ctrl_unit|code[3]~feeder, xm23_cpu, 1
instance = comp, \ID|Decoder4~0 , ID|Decoder4~0, xm23_cpu, 1
instance = comp, \ID|F[0]~0 , ID|F[0]~0, xm23_cpu, 1
instance = comp, \ID|C[3] , ID|C[3], xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~14 , ctrl_unit|code[3]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~15 , ctrl_unit|code[3]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3] , ctrl_unit|code[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~0 , ctrl_unit|Selector0~0, xm23_cpu, 1
instance = comp, \ID|Mux27~0 , ID|Mux27~0, xm23_cpu, 1
instance = comp, \ID|Mux27~1 , ID|Mux27~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~6 , ctrl_unit|ctrl_reg_bus~6, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[0]~0 , ctrl_unit|bm_op[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~0 , ctrl_unit|ctrl_reg_bus~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~4 , ctrl_unit|ctrl_reg_bus~4, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~7 , ctrl_unit|ctrl_reg_bus~7, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[0] , ctrl_unit|ctrl_reg_bus[0], xm23_cpu, 1
instance = comp, \ctrl_reg[0]~feeder , ctrl_reg[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_reg[0] , ctrl_reg[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode874w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~2 , ctrl_unit|Selector78~2, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~4 , ctrl_unit|data_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~6 , ctrl_unit|Selector49~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~1 , ctrl_unit|Selector78~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~3 , ctrl_unit|Selector78~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector152~0 , ctrl_unit|Selector152~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector152~1 , ctrl_unit|Selector152~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~13 , ctrl_unit|Selector46~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~22 , ctrl_unit|Selector49~22, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~19 , ctrl_unit|Selector49~19, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~14 , ctrl_unit|Selector49~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~15 , ctrl_unit|Selector49~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~16 , ctrl_unit|Selector49~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~17 , ctrl_unit|Selector49~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~23 , ctrl_unit|Selector49~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~24 , ctrl_unit|Selector49~24, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~15 , ctrl_unit|Selector46~15, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~16 , ctrl_unit|Selector46~16, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~12 , ctrl_unit|Selector49~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~13 , ctrl_unit|Selector49~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~18 , ctrl_unit|Selector49~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~20 , ctrl_unit|Selector49~20, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~23 , ctrl_unit|data_bus_ctrl~23, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[2] , ctrl_unit|data_bus_ctrl[2], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux4~0 , ctrl_unit|iv_ent|Mux4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux4~1 , ctrl_unit|iv_ent|Mux4~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|prpo_iv~2 , ctrl_unit|iv_ent|prpo_iv~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|prpo_iv~2clkctrl , ctrl_unit|iv_ent|prpo_iv~2clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|prpo_iv , ctrl_unit|iv_ent|prpo_iv, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~5 , ctrl_unit|Selector50~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~2 , ctrl_unit|Selector50~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux2~2 , ctrl_unit|iv_ent|Mux2~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Mux2~3 , ctrl_unit|iv_ent|Mux2~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~8 , ctrl_unit|Selector78~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~7 , ctrl_unit|Selector78~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~20 , ctrl_unit|data_bus_ctrl~20, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~33 , ctrl_unit|cpucycle~33, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~34 , ctrl_unit|cpucycle~34, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0011 , ctrl_unit|cpucycle.0011, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~18 , ctrl_unit|data_bus_ctrl~18, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~21 , ctrl_unit|data_bus_ctrl~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~3 , ctrl_unit|Selector50~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~0 , ctrl_unit|Selector47~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector50~4 , ctrl_unit|Selector50~4, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~22 , ctrl_unit|data_bus_ctrl~22, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[0] , ctrl_unit|data_bus_ctrl[0], xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~24 , ctrl_unit|data_bus_ctrl~24, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[1] , ctrl_unit|data_bus_ctrl[1], xm23_cpu, 1
instance = comp, \mdr~3 , mdr~3, xm23_cpu, 1
instance = comp, \mdr[9]~28 , mdr[9]~28, xm23_cpu, 1
instance = comp, \mdr[9]~27 , mdr[9]~27, xm23_cpu, 1
instance = comp, \psw_in[8]~1 , psw_in[8]~1, xm23_cpu, 1
instance = comp, \psw_in[3]~29 , psw_in[3]~29, xm23_cpu, 1
instance = comp, \psw_in[8] , psw_in[8], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|psw_entry_update~0 , ctrl_unit|iv_ent|psw_entry_update~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|rst_counter~3 , ctrl_unit|iv_ent|rst_counter~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Selector0~0 , ctrl_unit|iv_ent|Selector0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|rst_counter~2 , ctrl_unit|iv_ent|rst_counter~2, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~0 , ctrl_unit|in_fault~0, xm23_cpu, 1
instance = comp, \ID|PR[1] , ID|PR[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[2] , ram|memory_rtl_0|auto_generated|address_reg_b[2], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder , ram|memory_rtl_0|auto_generated|address_reg_b[1]~feeder, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[1] , ram|memory_rtl_0|auto_generated|address_reg_b[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_b[0] , ram|memory_rtl_0|auto_generated|address_reg_b[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode894w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|psw_entry_update~1 , ctrl_unit|iv_ent|psw_entry_update~1, xm23_cpu, 1
instance = comp, \psw_in~89 , psw_in~89, xm23_cpu, 1
instance = comp, \psw_in~90 , psw_in~90, xm23_cpu, 1
instance = comp, \psw_in[14] , psw_in[14], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|rec_pre_pri~0 , ctrl_unit|iv_ent|rec_pre_pri~0, xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority[1] , ctrl_unit|prev_priority[1], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority~1 , ctrl_unit|prev_priority~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~19 , ctrl_unit|psw~19, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[14] , ctrl_unit|psw[14], xm23_cpu, 1
instance = comp, \mdr~47 , mdr~47, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode904w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~13 , ctrl_unit|dbus_rnum_dst[4]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~50 , ctrl_unit|dbus_rnum_dst[2]~50, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~41 , ctrl_unit|dbus_rnum_dst[2]~41, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~42 , ctrl_unit|dbus_rnum_dst[2]~42, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~43 , ctrl_unit|dbus_rnum_dst[2]~43, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~44 , ctrl_unit|dbus_rnum_dst[2]~44, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~45 , ctrl_unit|dbus_rnum_dst[2]~45, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~51 , ctrl_unit|dbus_rnum_dst[2]~51, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~73 , ctrl_unit|dbus_rnum_dst[2]~73, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~47 , ctrl_unit|dbus_rnum_dst[2]~47, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~70 , ctrl_unit|dbus_rnum_dst[2]~70, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~46 , ctrl_unit|dbus_rnum_dst[2]~46, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~48 , ctrl_unit|dbus_rnum_dst[2]~48, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~52 , ctrl_unit|dbus_rnum_dst[2]~52, xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~feeder , ID|SRCCON[2]~feeder, xm23_cpu, 1
instance = comp, \ID|Equal1~3 , ID|Equal1~3, xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~0 , ID|SRCCON[2]~0, xm23_cpu, 1
instance = comp, \ID|SRCCON[2]~2 , ID|SRCCON[2]~2, xm23_cpu, 1
instance = comp, \ID|SRCCON[2] , ID|SRCCON[2], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|clear_cex~0 , ctrl_unit|iv_ent|clear_cex~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[4]~4 , ctrl_unit|iv_ent|data_dst_iv[4]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[4]~4clkctrl , ctrl_unit|iv_ent|data_dst_iv[4]~4clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[2] , ctrl_unit|iv_ent|data_dst_iv[2], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~66 , ctrl_unit|dbus_rnum_dst~66, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[2] , ctrl_unit|iv_ent|data_src_iv[2], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~12 , ctrl_unit|dbus_rnum_dst~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~53 , ctrl_unit|dbus_rnum_dst[2]~53, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector113~0 , ctrl_unit|Selector113~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~49 , ctrl_unit|dbus_rnum_dst[2]~49, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector113~1 , ctrl_unit|Selector113~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector113~2 , ctrl_unit|Selector113~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~71 , ctrl_unit|dbus_rnum_dst[2]~71, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~72 , ctrl_unit|dbus_rnum_dst[2]~72, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~60 , ctrl_unit|dbus_rnum_dst[2]~60, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~23 , ctrl_unit|dbus_rnum_dst[4]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~61 , ctrl_unit|dbus_rnum_dst[2]~61, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~0 , ctrl_unit|Selector114~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~0 , ctrl_unit|Selector99~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~1 , ctrl_unit|Selector99~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~62 , ctrl_unit|dbus_rnum_dst[2]~62, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~63 , ctrl_unit|dbus_rnum_dst[2]~63, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~35 , ctrl_unit|dbus_rnum_dst[4]~35, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~57 , ctrl_unit|dbus_rnum_dst[2]~57, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~58 , ctrl_unit|dbus_rnum_dst[2]~58, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~31 , ctrl_unit|dbus_rnum_dst[4]~31, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~55 , ctrl_unit|dbus_rnum_dst[2]~55, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~12 , ctrl_unit|code[3]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~56 , ctrl_unit|dbus_rnum_dst[2]~56, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~59 , ctrl_unit|dbus_rnum_dst[2]~59, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~64 , ctrl_unit|dbus_rnum_dst[2]~64, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2] , ctrl_unit|dbus_rnum_dst[2], xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~0 , ctrl_unit|alu_rnum_dst[1]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector111~0 , ctrl_unit|Selector111~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector112~0 , ctrl_unit|Selector112~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector112~1 , ctrl_unit|Selector112~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[4] , ctrl_unit|iv_ent|data_dst_iv[4], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~14 , ctrl_unit|dbus_rnum_dst[4]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~15 , ctrl_unit|dbus_rnum_dst[4]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~16 , ctrl_unit|dbus_rnum_dst[4]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~17 , ctrl_unit|dbus_rnum_dst[4]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~18 , ctrl_unit|dbus_rnum_dst[4]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector111~1 , ctrl_unit|Selector111~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~19 , ctrl_unit|dbus_rnum_dst[4]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~20 , ctrl_unit|dbus_rnum_dst[4]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~69 , ctrl_unit|dbus_rnum_dst[4]~69, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~21 , ctrl_unit|dbus_rnum_dst[4]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector111~2 , ctrl_unit|Selector111~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~29 , ctrl_unit|dbus_rnum_dst[4]~29, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~2 , ctrl_unit|Selector101~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder2~0 , ctrl_unit|Decoder2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder2~1 , ctrl_unit|Decoder2~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~28 , ctrl_unit|dbus_rnum_dst[4]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~30 , ctrl_unit|dbus_rnum_dst[4]~30, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~22 , ctrl_unit|dbus_rnum_dst[4]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~25 , ctrl_unit|dbus_rnum_dst[4]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~24 , ctrl_unit|dbus_rnum_dst[4]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~26 , ctrl_unit|dbus_rnum_dst[4]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~27 , ctrl_unit|dbus_rnum_dst[4]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~32 , ctrl_unit|dbus_rnum_dst[4]~32, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~9 , ctrl_unit|Selector46~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~33 , ctrl_unit|dbus_rnum_dst[4]~33, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~11 , ctrl_unit|dbus_rnum_src[2]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~34 , ctrl_unit|dbus_rnum_dst[4]~34, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~36 , ctrl_unit|dbus_rnum_dst[4]~36, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~37 , ctrl_unit|dbus_rnum_dst[4]~37, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~38 , ctrl_unit|dbus_rnum_dst[4]~38, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~39 , ctrl_unit|dbus_rnum_dst[4]~39, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4]~40 , ctrl_unit|dbus_rnum_dst[4]~40, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[4] , ctrl_unit|dbus_rnum_dst[4], xm23_cpu, 1
instance = comp, \ID|DST[0]~feeder , ID|DST[0]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[1]~2 , ID|DST[1]~2, xm23_cpu, 1
instance = comp, \ID|DST[1]~4 , ID|DST[1]~4, xm23_cpu, 1
instance = comp, \ID|DST[1]~3 , ID|DST[1]~3, xm23_cpu, 1
instance = comp, \ID|DST[0] , ID|DST[0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[0]~2 , ctrl_unit|iv_ent|data_dst_iv[0]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[0] , ctrl_unit|iv_ent|data_dst_iv[0], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~54 , ctrl_unit|dbus_rnum_dst~54, xm23_cpu, 1
instance = comp, \psw_in[11]~4 , psw_in[11]~4, xm23_cpu, 1
instance = comp, \psw_in[11] , psw_in[11], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[11] , ctrl_unit|psw[11], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~2 , ctrl_unit|Selector130~2, xm23_cpu, 1
instance = comp, \ID|PRPO~0 , ID|PRPO~0, xm23_cpu, 1
instance = comp, \ID|DEC , ID|DEC, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|dec_iv~0 , ctrl_unit|iv_ent|dec_iv~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|dec_iv , ctrl_unit|iv_ent|dec_iv, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_DEC~0 , ctrl_unit|cpu_DEC~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_DEC , ctrl_unit|cpu_DEC, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst~8 , ctrl_unit|alu_rnum_dst~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~9 , ctrl_unit|alu_rnum_dst[1]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~5 , ctrl_unit|Selector130~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~10 , ctrl_unit|Selector20~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~12 , ctrl_unit|Selector38~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~11 , ctrl_unit|Selector20~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~6 , ctrl_unit|Selector20~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~7 , ctrl_unit|Selector20~7, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~4 , ctrl_unit|dbus_rnum_src[2]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~4 , ctrl_unit|Selector55~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~8 , ctrl_unit|Selector20~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~9 , ctrl_unit|Selector20~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~12 , ctrl_unit|Selector20~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~3 , ctrl_unit|Selector20~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~4 , ctrl_unit|Selector20~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~2 , ctrl_unit|Selector20~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~5 , ctrl_unit|Selector20~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector20~13 , ctrl_unit|Selector20~13, xm23_cpu, 1
instance = comp, \ID|INC~feeder , ID|INC~feeder, xm23_cpu, 1
instance = comp, \ID|INC , ID|INC, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_INC~0 , ctrl_unit|cpu_INC~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_INC , ctrl_unit|cpu_INC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~3 , ctrl_unit|Selector130~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~0 , ctrl_unit|Selector130~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~29 , ctrl_unit|cpucycle~29, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0010 , ctrl_unit|cpucycle.0010, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr2~0 , ctrl_unit|WideOr2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~1 , ctrl_unit|Selector130~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~4 , ctrl_unit|Selector130~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector130~6 , ctrl_unit|Selector130~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[2] , ctrl_unit|alu_op[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector131~0 , ctrl_unit|Selector131~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[1] , ctrl_unit|alu_op[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~6 , ctrl_unit|Add6~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~6 , ctrl_unit|Add5~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector128~0 , ctrl_unit|Selector128~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[4] , ctrl_unit|alu_op[4], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~2 , arithmetic_logic_unit|Mux9~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst~10 , ctrl_unit|alu_rnum_dst~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~0 , ctrl_unit|Selector121~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~0 , ctrl_unit|Selector16~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~3 , ctrl_unit|Selector22~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~4 , ctrl_unit|Selector22~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~5 , ctrl_unit|Selector22~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~6 , ctrl_unit|Selector22~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~7 , ctrl_unit|Selector22~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~2 , ctrl_unit|Selector22~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector22~8 , ctrl_unit|Selector22~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector132~0 , ctrl_unit|Selector132~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[0] , ctrl_unit|alu_op[0], xm23_cpu, 1
instance = comp, \Decoder0~0 , Decoder0~0, xm23_cpu, 1
instance = comp, \reg_file~1716 , reg_file~1716, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0]~6 , ctrl_unit|sxt_rnum[0]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0]~7 , ctrl_unit|sxt_rnum[0]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[1] , ctrl_unit|sxt_rnum[1], xm23_cpu, 1
instance = comp, \Decoder0~1 , Decoder0~1, xm23_cpu, 1
instance = comp, \reg_file~1728 , reg_file~1728, xm23_cpu, 1
instance = comp, \reg_file~1195 , reg_file~1195, xm23_cpu, 1
instance = comp, \Decoder0~19 , Decoder0~19, xm23_cpu, 1
instance = comp, \reg_file[7][15]~852 , reg_file[7][15]~852, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|PSW_ENT~0 , ctrl_unit|iv_ent|PSW_ENT~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|PSW_ENT[1]~1 , ctrl_unit|iv_ent|PSW_ENT[1]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr19~0 , ctrl_unit|WideOr19~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~4 , ctrl_unit|addr_bus_ctrl~4, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~12 , ctrl_unit|addr_bus_ctrl~12, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[3] , ctrl_unit|addr_bus_ctrl[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector139~4 , ctrl_unit|Selector139~4, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~0 , ctrl_unit|addr_rnum_src[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector139~2 , ctrl_unit|Selector139~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector139~3 , ctrl_unit|Selector139~3, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~11 , ctrl_unit|code[3]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector143~4 , ctrl_unit|Selector143~4, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~9 , ctrl_unit|addr_bus_ctrl~9, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[5] , ctrl_unit|addr_bus_ctrl[5], xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~7 , ctrl_unit|addr_bus_ctrl~7, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~6 , ctrl_unit|addr_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~8 , ctrl_unit|addr_bus_ctrl~8, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[4] , ctrl_unit|addr_bus_ctrl[4], xm23_cpu, 1
instance = comp, \mar~14 , mar~14, xm23_cpu, 1
instance = comp, \mar[3] , mar[3], xm23_cpu, 1
instance = comp, \Decoder0~13 , Decoder0~13, xm23_cpu, 1
instance = comp, \Decoder0~23 , Decoder0~23, xm23_cpu, 1
instance = comp, \reg_file~733 , reg_file~733, xm23_cpu, 1
instance = comp, \reg_file[1][1]~921 , reg_file[1][1]~921, xm23_cpu, 1
instance = comp, \reg_file~919 , reg_file~919, xm23_cpu, 1
instance = comp, \reg_file~1509 , reg_file~1509, xm23_cpu, 1
instance = comp, \ctrl_unit|Add6~8 , ctrl_unit|Add6~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Add5~8 , ctrl_unit|Add5~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector127~0 , ctrl_unit|Selector127~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5] , ctrl_unit|alu_op[5], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~0 , arithmetic_logic_unit|Mux0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux0~0clkctrl , arithmetic_logic_unit|Mux0~0clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector117~0 , ctrl_unit|Selector117~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector116~0 , ctrl_unit|Selector116~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector116~1 , ctrl_unit|Selector116~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~11 , ctrl_unit|alu_rnum_dst[3]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector140~1 , ctrl_unit|Selector140~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~20 , ctrl_unit|alu_rnum_dst[3]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~12 , ctrl_unit|alu_rnum_dst[1]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~13 , ctrl_unit|alu_rnum_dst[1]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~25 , ctrl_unit|alu_rnum_dst[3]~25, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~26 , ctrl_unit|alu_rnum_dst[3]~26, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~22 , ctrl_unit|alu_rnum_dst[3]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~23 , ctrl_unit|alu_rnum_dst[3]~23, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~21 , ctrl_unit|alu_rnum_dst[3]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~24 , ctrl_unit|alu_rnum_dst[3]~24, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~27 , ctrl_unit|alu_rnum_dst[3]~27, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3]~28 , ctrl_unit|alu_rnum_dst[3]~28, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[4] , ctrl_unit|alu_rnum_dst[4], xm23_cpu, 1
instance = comp, \Decoder0~15 , Decoder0~15, xm23_cpu, 1
instance = comp, \Equal13~0 , Equal13~0, xm23_cpu, 1
instance = comp, \word_rf_mdr~0 , word_rf_mdr~0, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~4 , ctrl_unit|always1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~0 , ctrl_unit|vect_num[2]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~1 , ctrl_unit|vect_num[2]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~7 , ctrl_unit|vect_num[2]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~8 , ctrl_unit|vect_num[2]~8, xm23_cpu, 1
instance = comp, \ID|SA[0]~feeder , ID|SA[0]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[13]~16 , instr_reg[13]~16, xm23_cpu, 1
instance = comp, \instr_reg[13]~17 , instr_reg[13]~17, xm23_cpu, 1
instance = comp, \instr_reg[6] , instr_reg[6], xm23_cpu, 1
instance = comp, \ID|PSWb[3]~0 , ID|PSWb[3]~0, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~1 , ID|PSWb[3]~1, xm23_cpu, 1
instance = comp, \ID|SA[1]~0 , ID|SA[1]~0, xm23_cpu, 1
instance = comp, \ID|SA[0] , ID|SA[0], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1]~4 , ctrl_unit|psw[1]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~2 , ctrl_unit|vect_num[2]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~6 , ctrl_unit|vect_num[2]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~9 , ctrl_unit|vect_num~9, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~4 , ctrl_unit|vect_num~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~7 , ctrl_unit|iv_enter~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder1~0 , ctrl_unit|Decoder1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~10 , ctrl_unit|vect_num[2]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~11 , ctrl_unit|vect_num[2]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[0] , ctrl_unit|vect_num[0], xm23_cpu, 1
instance = comp, \Decoder0~11 , Decoder0~11, xm23_cpu, 1
instance = comp, \Decoder0~18 , Decoder0~18, xm23_cpu, 1
instance = comp, \reg_file[3][0]~913 , reg_file[3][0]~913, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~1 , ctrl_unit|alu_rnum_dst[1]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~2 , ctrl_unit|alu_rnum_dst[1]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~3 , ctrl_unit|alu_rnum_dst[1]~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~0 , arithmetic_logic_unit|Mux4~0, xm23_cpu, 1
instance = comp, \Decoder0~9 , Decoder0~9, xm23_cpu, 1
instance = comp, \reg_file~1692 , reg_file~1692, xm23_cpu, 1
instance = comp, \ctrl_unit|Add3~0 , ctrl_unit|Add3~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_op[1] , ctrl_unit|bm_op[1], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0]~0 , ctrl_unit|bm_rnum[0]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0]~1 , ctrl_unit|bm_rnum[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0]~2 , ctrl_unit|bm_rnum[0]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[0] , ctrl_unit|bm_rnum[0], xm23_cpu, 1
instance = comp, \Decoder0~7 , Decoder0~7, xm23_cpu, 1
instance = comp, \reg_file~1697 , reg_file~1697, xm23_cpu, 1
instance = comp, \reg_file~1123 , reg_file~1123, xm23_cpu, 1
instance = comp, \Decoder0~25 , Decoder0~25, xm23_cpu, 1
instance = comp, \reg_file[6][8]~1113 , reg_file[6][8]~1113, xm23_cpu, 1
instance = comp, \reg_file[6][12] , reg_file[6][12], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[1] , ctrl_unit|bm_rnum[1], xm23_cpu, 1
instance = comp, \Decoder0~3 , Decoder0~3, xm23_cpu, 1
instance = comp, \reg_file~1691 , reg_file~1691, xm23_cpu, 1
instance = comp, \reg_file~1124 , reg_file~1124, xm23_cpu, 1
instance = comp, \Decoder0~20 , Decoder0~20, xm23_cpu, 1
instance = comp, \reg_file[4][8]~1115 , reg_file[4][8]~1115, xm23_cpu, 1
instance = comp, \reg_file[4][12] , reg_file[4][12], xm23_cpu, 1
instance = comp, \Mux35~0 , Mux35~0, xm23_cpu, 1
instance = comp, \Mux35~1 , Mux35~1, xm23_cpu, 1
instance = comp, \reg_file~1694 , reg_file~1694, xm23_cpu, 1
instance = comp, \reg_file~1121 , reg_file~1121, xm23_cpu, 1
instance = comp, \reg_file[3][8]~1109 , reg_file[3][8]~1109, xm23_cpu, 1
instance = comp, \reg_file[3][12] , reg_file[3][12], xm23_cpu, 1
instance = comp, \reg_file~1693 , reg_file~1693, xm23_cpu, 1
instance = comp, \reg_file~1118 , reg_file~1118, xm23_cpu, 1
instance = comp, \reg_file[2][12] , reg_file[2][12], xm23_cpu, 1
instance = comp, \reg_file~1695 , reg_file~1695, xm23_cpu, 1
instance = comp, \reg_file~1120 , reg_file~1120, xm23_cpu, 1
instance = comp, \reg_file[0][8]~1107 , reg_file[0][8]~1107, xm23_cpu, 1
instance = comp, \reg_file[0][12] , reg_file[0][12], xm23_cpu, 1
instance = comp, \reg_file~1696 , reg_file~1696, xm23_cpu, 1
instance = comp, \reg_file~1119 , reg_file~1119, xm23_cpu, 1
instance = comp, \reg_file[1][8]~1103 , reg_file[1][8]~1103, xm23_cpu, 1
instance = comp, \reg_file[1][12] , reg_file[1][12], xm23_cpu, 1
instance = comp, \Mux35~2 , Mux35~2, xm23_cpu, 1
instance = comp, \Mux35~3 , Mux35~3, xm23_cpu, 1
instance = comp, \Mux35~4 , Mux35~4, xm23_cpu, 1
instance = comp, \ID|Decoder4~3 , ID|Decoder4~3, xm23_cpu, 1
instance = comp, \ID|ImByte[4] , ID|ImByte[4], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux12~1 , byte_manipulator|Mux12~1, xm23_cpu, 1
instance = comp, \Decoder0~24 , Decoder0~24, xm23_cpu, 1
instance = comp, \reg_file~797 , reg_file~797, xm23_cpu, 1
instance = comp, \ID|Mux40~0 , ID|Mux40~0, xm23_cpu, 1
instance = comp, \ID|Decoder4~2 , ID|Decoder4~2, xm23_cpu, 1
instance = comp, \ID|OFF[3] , ID|OFF[3], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[2] , ctrl_unit|sxt_rnum[2], xm23_cpu, 1
instance = comp, \reg_file~729 , reg_file~729, xm23_cpu, 1
instance = comp, \reg_file~909 , reg_file~909, xm23_cpu, 1
instance = comp, \reg_file~908 , reg_file~908, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector162~5 , ctrl_unit|Selector162~5, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~7 , ctrl_unit|dbus_rnum_src[2]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~7 , ctrl_unit|data_bus_ctrl~7, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~8 , ctrl_unit|dbus_rnum_src[3]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~1 , ctrl_unit|dbus_rnum_src[4]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~2 , ctrl_unit|dbus_rnum_src[4]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~3 , ctrl_unit|dbus_rnum_src[4]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~5 , ctrl_unit|dbus_rnum_src[4]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4]~6 , ctrl_unit|dbus_rnum_src[4]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3]~9 , ctrl_unit|dbus_rnum_src[3]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[3] , ctrl_unit|dbus_rnum_src[3], xm23_cpu, 1
instance = comp, \Mux127~0 , Mux127~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[1]~4 , ctrl_unit|iv_ent|data_src_iv[1]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[1] , ctrl_unit|iv_ent|data_src_iv[1], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~10 , ctrl_unit|dbus_rnum_dst~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~17 , ctrl_unit|dbus_rnum_src[2]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~10 , ctrl_unit|dbus_rnum_src[2]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~12 , ctrl_unit|dbus_rnum_src[2]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~13 , ctrl_unit|dbus_rnum_src[2]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~14 , ctrl_unit|dbus_rnum_src[2]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~15 , ctrl_unit|dbus_rnum_src[2]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~16 , ctrl_unit|dbus_rnum_src[2]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~18 , ctrl_unit|dbus_rnum_src[2]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector164~0 , ctrl_unit|Selector164~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector164~1 , ctrl_unit|Selector164~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~19 , ctrl_unit|dbus_rnum_src[2]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~20 , ctrl_unit|dbus_rnum_src[2]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~21 , ctrl_unit|dbus_rnum_src[2]~21, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2]~22 , ctrl_unit|dbus_rnum_src[2]~22, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[1] , ctrl_unit|dbus_rnum_src[1], xm23_cpu, 1
instance = comp, \Decoder0~8 , Decoder0~8, xm23_cpu, 1
instance = comp, \reg_file[14][2]~961 , reg_file[14][2]~961, xm23_cpu, 1
instance = comp, \reg_file~728 , reg_file~728, xm23_cpu, 1
instance = comp, \reg_file~959 , reg_file~959, xm23_cpu, 1
instance = comp, \ID|Mux41~0 , ID|Mux41~0, xm23_cpu, 1
instance = comp, \ID|OFF[2] , ID|OFF[2], xm23_cpu, 1
instance = comp, \reg_file~755 , reg_file~755, xm23_cpu, 1
instance = comp, \reg_file~983 , reg_file~983, xm23_cpu, 1
instance = comp, \reg_file~1525 , reg_file~1525, xm23_cpu, 1
instance = comp, \reg_file~980 , reg_file~980, xm23_cpu, 1
instance = comp, \reg_file~981 , reg_file~981, xm23_cpu, 1
instance = comp, \reg_file~758 , reg_file~758, xm23_cpu, 1
instance = comp, \Equal5~0 , Equal5~0, xm23_cpu, 1
instance = comp, \Decoder0~21 , Decoder0~21, xm23_cpu, 1
instance = comp, \reg_file~1613 , reg_file~1613, xm23_cpu, 1
instance = comp, \reg_file~1597 , reg_file~1597, xm23_cpu, 1
instance = comp, \reg_file~682 , reg_file~682, xm23_cpu, 1
instance = comp, \reg_file~1471 , reg_file~1471, xm23_cpu, 1
instance = comp, \reg_file~911 , reg_file~911, xm23_cpu, 1
instance = comp, \ID|Mux42~0 , ID|Mux42~0, xm23_cpu, 1
instance = comp, \ID|OFF[1] , ID|OFF[1], xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_rnum[0] , ctrl_unit|sxt_rnum[0], xm23_cpu, 1
instance = comp, \reg_file~688 , reg_file~688, xm23_cpu, 1
instance = comp, \reg_file~694 , reg_file~694, xm23_cpu, 1
instance = comp, \reg_file~1477 , reg_file~1477, xm23_cpu, 1
instance = comp, \reg_file~692 , reg_file~692, xm23_cpu, 1
instance = comp, \reg_file~672 , reg_file~672, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~1 , arithmetic_logic_unit|Mux18~1, xm23_cpu, 1
instance = comp, \reg_file~756 , reg_file~756, xm23_cpu, 1
instance = comp, \reg_file~1528 , reg_file~1528, xm23_cpu, 1
instance = comp, \sxt_in[1]~53 , sxt_in[1]~53, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~5 , sxt_ext|out[2]~5, xm23_cpu, 1
instance = comp, \ID|Mux35~0 , ID|Mux35~0, xm23_cpu, 1
instance = comp, \ID|OFF[8] , ID|OFF[8], xm23_cpu, 1
instance = comp, \reg_file~1625 , reg_file~1625, xm23_cpu, 1
instance = comp, \reg_file[7][9]~846 , reg_file[7][9]~846, xm23_cpu, 1
instance = comp, \reg_file[7][9]~847 , reg_file[7][9]~847, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[3]~5 , sxt_ext|intermediate[3]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~3 , ctrl_unit|Selector16~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~1 , ctrl_unit|Selector16~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~2 , ctrl_unit|Selector16~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~4 , ctrl_unit|Selector16~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector16~5 , ctrl_unit|Selector16~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector126~0 , ctrl_unit|Selector126~0, xm23_cpu, 1
instance = comp, \ctrl_unit|s_bus_ctrl , ctrl_unit|s_bus_ctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector53~0 , ctrl_unit|Selector53~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~2 , ctrl_unit|Selector55~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~1 , ctrl_unit|Selector121~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~3 , ctrl_unit|Selector55~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~2 , ctrl_unit|Selector121~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector121~3 , ctrl_unit|Selector121~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[4] , ctrl_unit|alu_rnum_src[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~9 , ctrl_unit|Selector55~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~5 , ctrl_unit|Selector55~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~6 , ctrl_unit|Selector55~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~7 , ctrl_unit|Selector55~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector55~8 , ctrl_unit|Selector55~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector125~0 , ctrl_unit|Selector125~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector125~1 , ctrl_unit|Selector125~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[0] , ctrl_unit|alu_rnum_src[0], xm23_cpu, 1
instance = comp, \Decoder0~10 , Decoder0~10, xm23_cpu, 1
instance = comp, \reg_file~721 , reg_file~721, xm23_cpu, 1
instance = comp, \reg_file[13][2]~1001 , reg_file[13][2]~1001, xm23_cpu, 1
instance = comp, \reg_file~1500 , reg_file~1500, xm23_cpu, 1
instance = comp, \reg_file~999 , reg_file~999, xm23_cpu, 1
instance = comp, \reg_file~997 , reg_file~997, xm23_cpu, 1
instance = comp, \reg_file~996 , reg_file~996, xm23_cpu, 1
instance = comp, \reg_file~1286 , reg_file~1286, xm23_cpu, 1
instance = comp, \reg_file~1287 , reg_file~1287, xm23_cpu, 1
instance = comp, \reg_file[13][3]~96 , reg_file[13][3]~96, xm23_cpu, 1
instance = comp, \reg_file~1002 , reg_file~1002, xm23_cpu, 1
instance = comp, \reg_file[13][2]~1003 , reg_file[13][2]~1003, xm23_cpu, 1
instance = comp, \reg_file[13][3] , reg_file[13][3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~0 , ctrl_unit|Selector122~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector124~1 , ctrl_unit|Selector124~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~0 , ctrl_unit|Selector54~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~1 , ctrl_unit|Selector54~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector54~2 , ctrl_unit|Selector54~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector124~0 , ctrl_unit|Selector124~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector124~2 , ctrl_unit|Selector124~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[1] , ctrl_unit|alu_rnum_src[1], xm23_cpu, 1
instance = comp, \Decoder0~4 , Decoder0~4, xm23_cpu, 1
instance = comp, \reg_file~938 , reg_file~938, xm23_cpu, 1
instance = comp, \reg_file~1294 , reg_file~1294, xm23_cpu, 1
instance = comp, \reg_file~725 , reg_file~725, xm23_cpu, 1
instance = comp, \reg_file~1295 , reg_file~1295, xm23_cpu, 1
instance = comp, \sxt_in[3]~65 , sxt_in[3]~65, xm23_cpu, 1
instance = comp, \reg_file~1296 , reg_file~1296, xm23_cpu, 1
instance = comp, \reg_file~899 , reg_file~899, xm23_cpu, 1
instance = comp, \ID|ImByte[3] , ID|ImByte[3], xm23_cpu, 1
instance = comp, \reg_file~735 , reg_file~735, xm23_cpu, 1
instance = comp, \reg_file~1511 , reg_file~1511, xm23_cpu, 1
instance = comp, \reg_file~738 , reg_file~738, xm23_cpu, 1
instance = comp, \reg_file~741 , reg_file~741, xm23_cpu, 1
instance = comp, \reg_file[7][3]~3 , reg_file[7][3]~3, xm23_cpu, 1
instance = comp, \reg_file~699 , reg_file~699, xm23_cpu, 1
instance = comp, \reg_file[7][6]~700 , reg_file[7][6]~700, xm23_cpu, 1
instance = comp, \reg_file[7][3] , reg_file[7][3], xm23_cpu, 1
instance = comp, \reg_file~731 , reg_file~731, xm23_cpu, 1
instance = comp, \reg_file[5][4]~1009 , reg_file[5][4]~1009, xm23_cpu, 1
instance = comp, \reg_file~1007 , reg_file~1007, xm23_cpu, 1
instance = comp, \reg_file~1507 , reg_file~1507, xm23_cpu, 1
instance = comp, \reg_file~1004 , reg_file~1004, xm23_cpu, 1
instance = comp, \reg_file~1005 , reg_file~1005, xm23_cpu, 1
instance = comp, \reg_file~1066 , reg_file~1066, xm23_cpu, 1
instance = comp, \reg_file~1067 , reg_file~1067, xm23_cpu, 1
instance = comp, \reg_file[5][3]~50 , reg_file[5][3]~50, xm23_cpu, 1
instance = comp, \reg_file~1010 , reg_file~1010, xm23_cpu, 1
instance = comp, \reg_file[5][4]~1011 , reg_file[5][4]~1011, xm23_cpu, 1
instance = comp, \reg_file[5][3] , reg_file[5][3], xm23_cpu, 1
instance = comp, \reg_file~732 , reg_file~732, xm23_cpu, 1
instance = comp, \reg_file[4][6]~953 , reg_file[4][6]~953, xm23_cpu, 1
instance = comp, \reg_file~948 , reg_file~948, xm23_cpu, 1
instance = comp, \reg_file~949 , reg_file~949, xm23_cpu, 1
instance = comp, \reg_file~1070 , reg_file~1070, xm23_cpu, 1
instance = comp, \reg_file~1506 , reg_file~1506, xm23_cpu, 1
instance = comp, \reg_file~951 , reg_file~951, xm23_cpu, 1
instance = comp, \reg_file~1071 , reg_file~1071, xm23_cpu, 1
instance = comp, \reg_file[4][3]~52 , reg_file[4][3]~52, xm23_cpu, 1
instance = comp, \reg_file~954 , reg_file~954, xm23_cpu, 1
instance = comp, \reg_file[4][6]~955 , reg_file[4][6]~955, xm23_cpu, 1
instance = comp, \reg_file[4][3] , reg_file[4][3], xm23_cpu, 1
instance = comp, \reg_file~736 , reg_file~736, xm23_cpu, 1
instance = comp, \reg_file[6][4]~945 , reg_file[6][4]~945, xm23_cpu, 1
instance = comp, \reg_file~943 , reg_file~943, xm23_cpu, 1
instance = comp, \reg_file~1510 , reg_file~1510, xm23_cpu, 1
instance = comp, \reg_file~940 , reg_file~940, xm23_cpu, 1
instance = comp, \reg_file~941 , reg_file~941, xm23_cpu, 1
instance = comp, \reg_file~1068 , reg_file~1068, xm23_cpu, 1
instance = comp, \reg_file~1069 , reg_file~1069, xm23_cpu, 1
instance = comp, \reg_file[6][3]~51 , reg_file[6][3]~51, xm23_cpu, 1
instance = comp, \reg_file~946 , reg_file~946, xm23_cpu, 1
instance = comp, \reg_file[6][4]~947 , reg_file[6][4]~947, xm23_cpu, 1
instance = comp, \reg_file[6][3] , reg_file[6][3], xm23_cpu, 1
instance = comp, \Mux44~0 , Mux44~0, xm23_cpu, 1
instance = comp, \Mux44~1 , Mux44~1, xm23_cpu, 1
instance = comp, \reg_file[2][7]~977 , reg_file[2][7]~977, xm23_cpu, 1
instance = comp, \reg_file~730 , reg_file~730, xm23_cpu, 1
instance = comp, \reg_file~975 , reg_file~975, xm23_cpu, 1
instance = comp, \reg_file~1504 , reg_file~1504, xm23_cpu, 1
instance = comp, \reg_file~973 , reg_file~973, xm23_cpu, 1
instance = comp, \reg_file~972 , reg_file~972, xm23_cpu, 1
instance = comp, \reg_file~1058 , reg_file~1058, xm23_cpu, 1
instance = comp, \reg_file~1059 , reg_file~1059, xm23_cpu, 1
instance = comp, \reg_file[2][3]~46 , reg_file[2][3]~46, xm23_cpu, 1
instance = comp, \reg_file~978 , reg_file~978, xm23_cpu, 1
instance = comp, \reg_file[2][7]~979 , reg_file[2][7]~979, xm23_cpu, 1
instance = comp, \reg_file[2][3] , reg_file[2][3], xm23_cpu, 1
instance = comp, \reg_file~734 , reg_file~734, xm23_cpu, 1
instance = comp, \reg_file~1508 , reg_file~1508, xm23_cpu, 1
instance = comp, \reg_file~1062 , reg_file~1062, xm23_cpu, 1
instance = comp, \reg_file~1063 , reg_file~1063, xm23_cpu, 1
instance = comp, \reg_file[0][3]~48 , reg_file[0][3]~48, xm23_cpu, 1
instance = comp, \reg_file~986 , reg_file~986, xm23_cpu, 1
instance = comp, \reg_file[0][0]~987 , reg_file[0][0]~987, xm23_cpu, 1
instance = comp, \reg_file[0][3] , reg_file[0][3], xm23_cpu, 1
instance = comp, \Mux44~2 , Mux44~2, xm23_cpu, 1
instance = comp, \Mux44~3 , Mux44~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux11~0 , byte_manipulator|Mux11~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~0 , byte_manipulator|Mux3~0, xm23_cpu, 1
instance = comp, \reg_file~1642 , reg_file~1642, xm23_cpu, 1
instance = comp, \reg_file~1641 , reg_file~1641, xm23_cpu, 1
instance = comp, \reg_file~1132 , reg_file~1132, xm23_cpu, 1
instance = comp, \reg_file[2][11] , reg_file[2][11], xm23_cpu, 1
instance = comp, \reg_file~1645 , reg_file~1645, xm23_cpu, 1
instance = comp, \reg_file~1134 , reg_file~1134, xm23_cpu, 1
instance = comp, \reg_file[0][11] , reg_file[0][11], xm23_cpu, 1
instance = comp, \reg_file~1646 , reg_file~1646, xm23_cpu, 1
instance = comp, \reg_file~1133 , reg_file~1133, xm23_cpu, 1
instance = comp, \reg_file[1][11] , reg_file[1][11], xm23_cpu, 1
instance = comp, \sxt_in[11]~79 , sxt_in[11]~79, xm23_cpu, 1
instance = comp, \sxt_in[11]~80 , sxt_in[11]~80, xm23_cpu, 1
instance = comp, \reg_file~1631 , reg_file~1631, xm23_cpu, 1
instance = comp, \reg_file~863 , reg_file~863, xm23_cpu, 1
instance = comp, \reg_file[7][15]~853 , reg_file[7][15]~853, xm23_cpu, 1
instance = comp, \reg_file[7][11] , reg_file[7][11], xm23_cpu, 1
instance = comp, \reg_file~1644 , reg_file~1644, xm23_cpu, 1
instance = comp, \reg_file~1136 , reg_file~1136, xm23_cpu, 1
instance = comp, \reg_file[5][8]~1111 , reg_file[5][8]~1111, xm23_cpu, 1
instance = comp, \reg_file[5][11] , reg_file[5][11], xm23_cpu, 1
instance = comp, \reg_file~1137 , reg_file~1137, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux11~1 , byte_manipulator|Mux11~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux11~2 , byte_manipulator|Mux11~2, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux16~0 , byte_manipulator|Mux16~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux16~0clkctrl , byte_manipulator|Mux16~0clkctrl, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[11] , byte_manipulator|dst_out[11], xm23_cpu, 1
instance = comp, \reg_file~1138 , reg_file~1138, xm23_cpu, 1
instance = comp, \reg_file~1139 , reg_file~1139, xm23_cpu, 1
instance = comp, \reg_file~1640 , reg_file~1640, xm23_cpu, 1
instance = comp, \reg_file~1455 , reg_file~1455, xm23_cpu, 1
instance = comp, \reg_file[16][8]~1453 , reg_file[16][8]~1453, xm23_cpu, 1
instance = comp, \reg_file[16][11] , reg_file[16][11], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector163~0 , ctrl_unit|Selector163~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector163~1 , ctrl_unit|Selector163~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[2] , ctrl_unit|dbus_rnum_src[2], xm23_cpu, 1
instance = comp, \reg_file~1409 , reg_file~1409, xm23_cpu, 1
instance = comp, \Decoder0~6 , Decoder0~6, xm23_cpu, 1
instance = comp, \reg_file[8][8]~1378 , reg_file[8][8]~1378, xm23_cpu, 1
instance = comp, \reg_file[8][11] , reg_file[8][11], xm23_cpu, 1
instance = comp, \reg_file~1634 , reg_file~1634, xm23_cpu, 1
instance = comp, \reg_file~1410 , reg_file~1410, xm23_cpu, 1
instance = comp, \reg_file[12][8]~1386 , reg_file[12][8]~1386, xm23_cpu, 1
instance = comp, \reg_file[12][11] , reg_file[12][11], xm23_cpu, 1
instance = comp, \reg_file~1633 , reg_file~1633, xm23_cpu, 1
instance = comp, \Mux116~0 , Mux116~0, xm23_cpu, 1
instance = comp, \reg_file~1408 , reg_file~1408, xm23_cpu, 1
instance = comp, \reg_file[14][8]~1384 , reg_file[14][8]~1384, xm23_cpu, 1
instance = comp, \reg_file[14][11] , reg_file[14][11], xm23_cpu, 1
instance = comp, \reg_file~1635 , reg_file~1635, xm23_cpu, 1
instance = comp, \reg_file~1407 , reg_file~1407, xm23_cpu, 1
instance = comp, \Decoder0~2 , Decoder0~2, xm23_cpu, 1
instance = comp, \reg_file[10][8]~1374 , reg_file[10][8]~1374, xm23_cpu, 1
instance = comp, \reg_file[10][11] , reg_file[10][11], xm23_cpu, 1
instance = comp, \reg_file~1632 , reg_file~1632, xm23_cpu, 1
instance = comp, \Mux116~1 , Mux116~1, xm23_cpu, 1
instance = comp, \reg_file~1405 , reg_file~1405, xm23_cpu, 1
instance = comp, \Decoder0~14 , Decoder0~14, xm23_cpu, 1
instance = comp, \reg_file[9][8]~1376 , reg_file[9][8]~1376, xm23_cpu, 1
instance = comp, \reg_file[9][11] , reg_file[9][11], xm23_cpu, 1
instance = comp, \reg_file~1638 , reg_file~1638, xm23_cpu, 1
instance = comp, \reg_file~1406 , reg_file~1406, xm23_cpu, 1
instance = comp, \reg_file[13][8]~1382 , reg_file[13][8]~1382, xm23_cpu, 1
instance = comp, \reg_file[13][11] , reg_file[13][11], xm23_cpu, 1
instance = comp, \reg_file~1637 , reg_file~1637, xm23_cpu, 1
instance = comp, \Mux116~7 , Mux116~7, xm23_cpu, 1
instance = comp, \reg_file~1411 , reg_file~1411, xm23_cpu, 1
instance = comp, \Decoder0~12 , Decoder0~12, xm23_cpu, 1
instance = comp, \reg_file[11][8]~1380 , reg_file[11][8]~1380, xm23_cpu, 1
instance = comp, \reg_file[11][11] , reg_file[11][11], xm23_cpu, 1
instance = comp, \reg_file~1636 , reg_file~1636, xm23_cpu, 1
instance = comp, \reg_file~1412 , reg_file~1412, xm23_cpu, 1
instance = comp, \reg_file[15][8]~1388 , reg_file[15][8]~1388, xm23_cpu, 1
instance = comp, \reg_file[15][11] , reg_file[15][11], xm23_cpu, 1
instance = comp, \reg_file~1639 , reg_file~1639, xm23_cpu, 1
instance = comp, \Mux116~8 , Mux116~8, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[0]~5 , ctrl_unit|iv_ent|data_src_iv[0]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[0] , ctrl_unit|iv_ent|data_src_iv[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector165~0 , ctrl_unit|Selector165~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector165~1 , ctrl_unit|Selector165~1, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[0] , ctrl_unit|dbus_rnum_src[0], xm23_cpu, 1
instance = comp, \Mux116~4 , Mux116~4, xm23_cpu, 1
instance = comp, \Mux116~5 , Mux116~5, xm23_cpu, 1
instance = comp, \Mux116~2 , Mux116~2, xm23_cpu, 1
instance = comp, \Mux116~3 , Mux116~3, xm23_cpu, 1
instance = comp, \Mux116~6 , Mux116~6, xm23_cpu, 1
instance = comp, \Mux116~9 , Mux116~9, xm23_cpu, 1
instance = comp, \Mux116~10 , Mux116~10, xm23_cpu, 1
instance = comp, \Mux116~11 , Mux116~11, xm23_cpu, 1
instance = comp, \reg_file~1647 , reg_file~1647, xm23_cpu, 1
instance = comp, \Mux116~17 , Mux116~17, xm23_cpu, 1
instance = comp, \Mux116~18 , Mux116~18, xm23_cpu, 1
instance = comp, \Mux116~12 , Mux116~12, xm23_cpu, 1
instance = comp, \Mux116~13 , Mux116~13, xm23_cpu, 1
instance = comp, \Mux116~14 , Mux116~14, xm23_cpu, 1
instance = comp, \Mux116~15 , Mux116~15, xm23_cpu, 1
instance = comp, \Mux116~16 , Mux116~16, xm23_cpu, 1
instance = comp, \Mux116~19 , Mux116~19, xm23_cpu, 1
instance = comp, \Mux116~20 , Mux116~20, xm23_cpu, 1
instance = comp, \Mux116~21 , Mux116~21, xm23_cpu, 1
instance = comp, \reg_file~1140 , reg_file~1140, xm23_cpu, 1
instance = comp, \reg_file~1734 , reg_file~1734, xm23_cpu, 1
instance = comp, \reg_file~1141 , reg_file~1141, xm23_cpu, 1
instance = comp, \reg_file~1142 , reg_file~1142, xm23_cpu, 1
instance = comp, \reg_file[6][11] , reg_file[6][11], xm23_cpu, 1
instance = comp, \sxt_in[11]~77 , sxt_in[11]~77, xm23_cpu, 1
instance = comp, \sxt_in[11]~78 , sxt_in[11]~78, xm23_cpu, 1
instance = comp, \sxt_in[11]~81 , sxt_in[11]~81, xm23_cpu, 1
instance = comp, \ID|Mux32~0 , ID|Mux32~0, xm23_cpu, 1
instance = comp, \ID|OFF[11] , ID|OFF[11], xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[11]~14 , sxt_ext|intermediate[11]~14, xm23_cpu, 1
instance = comp, \ID|Mux36~0 , ID|Mux36~0, xm23_cpu, 1
instance = comp, \ID|OFF[7] , ID|OFF[7], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector117~1 , ctrl_unit|Selector117~1, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[3] , ctrl_unit|alu_rnum_dst[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector118~0 , ctrl_unit|Selector118~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~68 , ctrl_unit|dbus_rnum_dst[2]~68, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~4 , ctrl_unit|alu_rnum_dst[1]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~5 , ctrl_unit|alu_rnum_dst[1]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~6 , ctrl_unit|alu_rnum_dst[1]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~7 , ctrl_unit|alu_rnum_dst[1]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector118~1 , ctrl_unit|Selector118~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector118 , ctrl_unit|Selector118, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~18 , ctrl_unit|alu_rnum_dst[2]~18, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~3 , ctrl_unit|alu_op[5]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~14 , ctrl_unit|alu_rnum_dst[1]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~15 , ctrl_unit|alu_rnum_dst[1]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1]~16 , ctrl_unit|alu_rnum_dst[1]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~17 , ctrl_unit|alu_rnum_dst[2]~17, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2]~19 , ctrl_unit|alu_rnum_dst[2]~19, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[2] , ctrl_unit|alu_rnum_dst[2], xm23_cpu, 1
instance = comp, \mar[1] , mar[1], xm23_cpu, 1
instance = comp, \Add0~12 , Add0~12, xm23_cpu, 1
instance = comp, \Add0~14 , Add0~14, xm23_cpu, 1
instance = comp, \Add0~16 , Add0~16, xm23_cpu, 1
instance = comp, \Add0~11 , Add0~11, xm23_cpu, 1
instance = comp, \Add0~18 , Add0~18, xm23_cpu, 1
instance = comp, \Add0~10 , Add0~10, xm23_cpu, 1
instance = comp, \Add0~20 , Add0~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector135~0 , ctrl_unit|Selector135~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[2]~feeder , ctrl_unit|addr_rnum_src[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~1 , ctrl_unit|addr_rnum_src[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[2] , ctrl_unit|addr_rnum_src[2], xm23_cpu, 1
instance = comp, \mar~8 , mar~8, xm23_cpu, 1
instance = comp, \ID|SA[2]~feeder , ID|SA[2]~feeder, xm23_cpu, 1
instance = comp, \ID|SA[2] , ID|SA[2], xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~12 , ctrl_unit|vect_num[2]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~14 , ctrl_unit|vect_num~14, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2] , ctrl_unit|vect_num[2], xm23_cpu, 1
instance = comp, \reg_file~794 , reg_file~794, xm23_cpu, 1
instance = comp, \reg_file~1557 , reg_file~1557, xm23_cpu, 1
instance = comp, \reg_file~791 , reg_file~791, xm23_cpu, 1
instance = comp, \reg_file~1556 , reg_file~1556, xm23_cpu, 1
instance = comp, \reg_file~1554 , reg_file~1554, xm23_cpu, 1
instance = comp, \reg_file~1562 , reg_file~1562, xm23_cpu, 1
instance = comp, \reg_file~1561 , reg_file~1561, xm23_cpu, 1
instance = comp, \reg_file~1082 , reg_file~1082, xm23_cpu, 1
instance = comp, \reg_file~1083 , reg_file~1083, xm23_cpu, 1
instance = comp, \reg_file[6][4]~15 , reg_file[6][4]~15, xm23_cpu, 1
instance = comp, \ID|PSWb[4]~feeder , ID|PSWb[4]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[4] , ID|PSWb[4], xm23_cpu, 1
instance = comp, \psw_in~78 , psw_in~78, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr14~0 , ctrl_unit|WideOr14~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~1 , ctrl_unit|psw_update~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~2 , ctrl_unit|psw_update~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update~3 , ctrl_unit|psw_update~3, xm23_cpu, 1
instance = comp, \ctrl_unit|psw_update , ctrl_unit|psw_update, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~8 , arithmetic_logic_unit|Mux5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~7 , arithmetic_logic_unit|PSW_o~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~122 , arithmetic_logic_unit|result~122, xm23_cpu, 1
instance = comp, \reg_file~891 , reg_file~891, xm23_cpu, 1
instance = comp, \reg_file~1724 , reg_file~1724, xm23_cpu, 1
instance = comp, \reg_file~1436 , reg_file~1436, xm23_cpu, 1
instance = comp, \reg_file[15][14] , reg_file[15][14], xm23_cpu, 1
instance = comp, \reg_file~1722 , reg_file~1722, xm23_cpu, 1
instance = comp, \reg_file~1432 , reg_file~1432, xm23_cpu, 1
instance = comp, \reg_file[11][14] , reg_file[11][14], xm23_cpu, 1
instance = comp, \Mux17~7 , Mux17~7, xm23_cpu, 1
instance = comp, \Mux17~8 , Mux17~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector120~1 , ctrl_unit|Selector120~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector120~0 , ctrl_unit|Selector120~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector120 , ctrl_unit|Selector120, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[0] , ctrl_unit|alu_rnum_dst[0], xm23_cpu, 1
instance = comp, \reg_file~1726 , reg_file~1726, xm23_cpu, 1
instance = comp, \reg_file~1201 , reg_file~1201, xm23_cpu, 1
instance = comp, \reg_file[4][14] , reg_file[4][14], xm23_cpu, 1
instance = comp, \reg_file~1717 , reg_file~1717, xm23_cpu, 1
instance = comp, \reg_file~1435 , reg_file~1435, xm23_cpu, 1
instance = comp, \reg_file[12][14] , reg_file[12][14], xm23_cpu, 1
instance = comp, \reg_file~1730 , reg_file~1730, xm23_cpu, 1
instance = comp, \reg_file~1197 , reg_file~1197, xm23_cpu, 1
instance = comp, \reg_file[0][14] , reg_file[0][14], xm23_cpu, 1
instance = comp, \reg_file~1719 , reg_file~1719, xm23_cpu, 1
instance = comp, \reg_file~1431 , reg_file~1431, xm23_cpu, 1
instance = comp, \reg_file[8][14] , reg_file[8][14], xm23_cpu, 1
instance = comp, \Mux17~4 , Mux17~4, xm23_cpu, 1
instance = comp, \Mux17~5 , Mux17~5, xm23_cpu, 1
instance = comp, \reg_file~1721 , reg_file~1721, xm23_cpu, 1
instance = comp, \reg_file~1434 , reg_file~1434, xm23_cpu, 1
instance = comp, \reg_file[13][14] , reg_file[13][14], xm23_cpu, 1
instance = comp, \reg_file~1723 , reg_file~1723, xm23_cpu, 1
instance = comp, \reg_file~1429 , reg_file~1429, xm23_cpu, 1
instance = comp, \reg_file[9][14] , reg_file[9][14], xm23_cpu, 1
instance = comp, \reg_file~1727 , reg_file~1727, xm23_cpu, 1
instance = comp, \reg_file~1199 , reg_file~1199, xm23_cpu, 1
instance = comp, \reg_file[5][14] , reg_file[5][14], xm23_cpu, 1
instance = comp, \reg_file~1731 , reg_file~1731, xm23_cpu, 1
instance = comp, \reg_file~1196 , reg_file~1196, xm23_cpu, 1
instance = comp, \reg_file[1][14] , reg_file[1][14], xm23_cpu, 1
instance = comp, \Mux17~2 , Mux17~2, xm23_cpu, 1
instance = comp, \Mux17~3 , Mux17~3, xm23_cpu, 1
instance = comp, \Mux17~6 , Mux17~6, xm23_cpu, 1
instance = comp, \reg_file~1718 , reg_file~1718, xm23_cpu, 1
instance = comp, \reg_file~1430 , reg_file~1430, xm23_cpu, 1
instance = comp, \reg_file[10][14] , reg_file[10][14], xm23_cpu, 1
instance = comp, \Mux17~0 , Mux17~0, xm23_cpu, 1
instance = comp, \reg_file~1732 , reg_file~1732, xm23_cpu, 1
instance = comp, \reg_file~1200 , reg_file~1200, xm23_cpu, 1
instance = comp, \reg_file[6][14] , reg_file[6][14], xm23_cpu, 1
instance = comp, \reg_file~1720 , reg_file~1720, xm23_cpu, 1
instance = comp, \reg_file~1433 , reg_file~1433, xm23_cpu, 1
instance = comp, \reg_file[14][14] , reg_file[14][14], xm23_cpu, 1
instance = comp, \Mux17~1 , Mux17~1, xm23_cpu, 1
instance = comp, \Mux17~9 , Mux17~9, xm23_cpu, 1
instance = comp, \Mux17~10 , Mux17~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~0 , ctrl_unit|Selector123~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~1 , ctrl_unit|Selector123~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~2 , ctrl_unit|Selector123~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector123~3 , ctrl_unit|Selector123~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[2] , ctrl_unit|alu_rnum_src[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~1 , ctrl_unit|Selector122~1, xm23_cpu, 1
instance = comp, \ID|Mux17~0 , ID|Mux17~0, xm23_cpu, 1
instance = comp, \ID|RC~0 , ID|RC~0, xm23_cpu, 1
instance = comp, \ID|RC~1 , ID|RC~1, xm23_cpu, 1
instance = comp, \ID|RC , ID|RC, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~0 , ctrl_unit|Selector52~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~1 , ctrl_unit|Selector52~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector52~2 , ctrl_unit|Selector52~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector122~2 , ctrl_unit|Selector122~2, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_src[3] , ctrl_unit|alu_rnum_src[3], xm23_cpu, 1
instance = comp, \s_bus[14]~66 , s_bus[14]~66, xm23_cpu, 1
instance = comp, \s_bus[14]~67 , s_bus[14]~67, xm23_cpu, 1
instance = comp, \s_bus[14]~64 , s_bus[14]~64, xm23_cpu, 1
instance = comp, \s_bus[14]~65 , s_bus[14]~65, xm23_cpu, 1
instance = comp, \s_bus[14]~68 , s_bus[14]~68, xm23_cpu, 1
instance = comp, \s_bus[14]~69 , s_bus[14]~69, xm23_cpu, 1
instance = comp, \s_bus[14]~70 , s_bus[14]~70, xm23_cpu, 1
instance = comp, \s_bus[14]~62 , s_bus[14]~62, xm23_cpu, 1
instance = comp, \s_bus[14]~63 , s_bus[14]~63, xm23_cpu, 1
instance = comp, \s_bus[14]~71 , s_bus[14]~71, xm23_cpu, 1
instance = comp, \s_bus[14]~72 , s_bus[14]~72, xm23_cpu, 1
instance = comp, \s_bus[14]~194 , s_bus[14]~194, xm23_cpu, 1
instance = comp, \reg_file~1665 , reg_file~1665, xm23_cpu, 1
instance = comp, \reg_file~1677 , reg_file~1677, xm23_cpu, 1
instance = comp, \reg_file~1178 , reg_file~1178, xm23_cpu, 1
instance = comp, \reg_file~1179 , reg_file~1179, xm23_cpu, 1
instance = comp, \reg_file[4][13] , reg_file[4][13], xm23_cpu, 1
instance = comp, \reg_file~1681 , reg_file~1681, xm23_cpu, 1
instance = comp, \reg_file~1177 , reg_file~1177, xm23_cpu, 1
instance = comp, \reg_file[6][13] , reg_file[6][13], xm23_cpu, 1
instance = comp, \Mux34~0 , Mux34~0, xm23_cpu, 1
instance = comp, \reg_file~1678 , reg_file~1678, xm23_cpu, 1
instance = comp, \reg_file~1176 , reg_file~1176, xm23_cpu, 1
instance = comp, \reg_file[5][13] , reg_file[5][13], xm23_cpu, 1
instance = comp, \Mux34~1 , Mux34~1, xm23_cpu, 1
instance = comp, \reg_file~1679 , reg_file~1679, xm23_cpu, 1
instance = comp, \reg_file~1174 , reg_file~1174, xm23_cpu, 1
instance = comp, \reg_file[0][13] , reg_file[0][13], xm23_cpu, 1
instance = comp, \reg_file~1680 , reg_file~1680, xm23_cpu, 1
instance = comp, \reg_file~1173 , reg_file~1173, xm23_cpu, 1
instance = comp, \reg_file[1][13] , reg_file[1][13], xm23_cpu, 1
instance = comp, \Mux34~2 , Mux34~2, xm23_cpu, 1
instance = comp, \reg_file~1676 , reg_file~1676, xm23_cpu, 1
instance = comp, \reg_file~1175 , reg_file~1175, xm23_cpu, 1
instance = comp, \reg_file[3][13] , reg_file[3][13], xm23_cpu, 1
instance = comp, \Mux34~3 , Mux34~3, xm23_cpu, 1
instance = comp, \Mux34~4 , Mux34~4, xm23_cpu, 1
instance = comp, \ID|ImByte[5] , ID|ImByte[5], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux13~1 , byte_manipulator|Mux13~1, xm23_cpu, 1
instance = comp, \reg_file~771 , reg_file~771, xm23_cpu, 1
instance = comp, \reg_file~772 , reg_file~772, xm23_cpu, 1
instance = comp, \reg_file~1541 , reg_file~1541, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~3 , arithmetic_logic_unit|Mux18~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~9 , arithmetic_logic_unit|Mux16~9, xm23_cpu, 1
instance = comp, \reg_file~805 , reg_file~805, xm23_cpu, 1
instance = comp, \reg_file[11][4]~929 , reg_file[11][4]~929, xm23_cpu, 1
instance = comp, \reg_file~927 , reg_file~927, xm23_cpu, 1
instance = comp, \reg_file~1567 , reg_file~1567, xm23_cpu, 1
instance = comp, \ID|Mux37~0 , ID|Mux37~0, xm23_cpu, 1
instance = comp, \ID|OFF[6] , ID|OFF[6], xm23_cpu, 1
instance = comp, \reg_file~834 , reg_file~834, xm23_cpu, 1
instance = comp, \reg_file~1592 , reg_file~1592, xm23_cpu, 1
instance = comp, \reg_file~1588 , reg_file~1588, xm23_cpu, 1
instance = comp, \ID|Mux38~0 , ID|Mux38~0, xm23_cpu, 1
instance = comp, \ID|OFF[5] , ID|OFF[5], xm23_cpu, 1
instance = comp, \sxt_in[5]~22 , sxt_in[5]~22, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~13 , sxt_ext|out[6]~13, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~14 , sxt_ext|out[6]~14, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~15 , sxt_ext|out[6]~15, xm23_cpu, 1
instance = comp, \ID|ImByte[6] , ID|ImByte[6], xm23_cpu, 1
instance = comp, \reg_file~832 , reg_file~832, xm23_cpu, 1
instance = comp, \reg_file~1590 , reg_file~1590, xm23_cpu, 1
instance = comp, \reg_file~1166 , reg_file~1166, xm23_cpu, 1
instance = comp, \reg_file~1167 , reg_file~1167, xm23_cpu, 1
instance = comp, \reg_file[5][6]~57 , reg_file[5][6]~57, xm23_cpu, 1
instance = comp, \reg_file[5][6] , reg_file[5][6], xm23_cpu, 1
instance = comp, \reg_file~838 , reg_file~838, xm23_cpu, 1
instance = comp, \reg_file~1596 , reg_file~1596, xm23_cpu, 1
instance = comp, \reg_file~841 , reg_file~841, xm23_cpu, 1
instance = comp, \reg_file~843 , reg_file~843, xm23_cpu, 1
instance = comp, \reg_file[7][6]~6 , reg_file[7][6]~6, xm23_cpu, 1
instance = comp, \reg_file[7][6] , reg_file[7][6], xm23_cpu, 1
instance = comp, \reg_file~833 , reg_file~833, xm23_cpu, 1
instance = comp, \reg_file~1589 , reg_file~1589, xm23_cpu, 1
instance = comp, \reg_file~1170 , reg_file~1170, xm23_cpu, 1
instance = comp, \reg_file~1171 , reg_file~1171, xm23_cpu, 1
instance = comp, \reg_file[4][6]~59 , reg_file[4][6]~59, xm23_cpu, 1
instance = comp, \reg_file[4][6] , reg_file[4][6], xm23_cpu, 1
instance = comp, \reg_file~839 , reg_file~839, xm23_cpu, 1
instance = comp, \reg_file~1595 , reg_file~1595, xm23_cpu, 1
instance = comp, \reg_file~1168 , reg_file~1168, xm23_cpu, 1
instance = comp, \reg_file~1169 , reg_file~1169, xm23_cpu, 1
instance = comp, \reg_file[6][6]~58 , reg_file[6][6]~58, xm23_cpu, 1
instance = comp, \reg_file[6][6] , reg_file[6][6], xm23_cpu, 1
instance = comp, \Mux41~0 , Mux41~0, xm23_cpu, 1
instance = comp, \Mux41~1 , Mux41~1, xm23_cpu, 1
instance = comp, \reg_file~835 , reg_file~835, xm23_cpu, 1
instance = comp, \reg_file~1591 , reg_file~1591, xm23_cpu, 1
instance = comp, \reg_file~1158 , reg_file~1158, xm23_cpu, 1
instance = comp, \reg_file~1159 , reg_file~1159, xm23_cpu, 1
instance = comp, \reg_file[2][6]~53 , reg_file[2][6]~53, xm23_cpu, 1
instance = comp, \reg_file[2][6] , reg_file[2][6], xm23_cpu, 1
instance = comp, \reg_file~837 , reg_file~837, xm23_cpu, 1
instance = comp, \reg_file~1593 , reg_file~1593, xm23_cpu, 1
instance = comp, \reg_file~1162 , reg_file~1162, xm23_cpu, 1
instance = comp, \reg_file~1163 , reg_file~1163, xm23_cpu, 1
instance = comp, \reg_file[0][6]~55 , reg_file[0][6]~55, xm23_cpu, 1
instance = comp, \reg_file[0][6] , reg_file[0][6], xm23_cpu, 1
instance = comp, \Mux41~2 , Mux41~2, xm23_cpu, 1
instance = comp, \Mux41~3 , Mux41~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux14~0 , byte_manipulator|Mux14~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~0 , byte_manipulator|Mux0~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux0~1 , byte_manipulator|Mux0~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[6] , byte_manipulator|dst_out[6], xm23_cpu, 1
instance = comp, \reg_file~842 , reg_file~842, xm23_cpu, 1
instance = comp, \reg_file~916 , reg_file~916, xm23_cpu, 1
instance = comp, \reg_file~917 , reg_file~917, xm23_cpu, 1
instance = comp, \reg_file~1160 , reg_file~1160, xm23_cpu, 1
instance = comp, \reg_file~1161 , reg_file~1161, xm23_cpu, 1
instance = comp, \reg_file~836 , reg_file~836, xm23_cpu, 1
instance = comp, \reg_file[1][6]~54 , reg_file[1][6]~54, xm23_cpu, 1
instance = comp, \reg_file~922 , reg_file~922, xm23_cpu, 1
instance = comp, \reg_file[1][1]~923 , reg_file[1][1]~923, xm23_cpu, 1
instance = comp, \reg_file[1][6] , reg_file[1][6], xm23_cpu, 1
instance = comp, \reg_file~1594 , reg_file~1594, xm23_cpu, 1
instance = comp, \Mux121~14 , Mux121~14, xm23_cpu, 1
instance = comp, \Mux121~15 , Mux121~15, xm23_cpu, 1
instance = comp, \Mux121~12 , Mux121~12, xm23_cpu, 1
instance = comp, \Mux121~13 , Mux121~13, xm23_cpu, 1
instance = comp, \Mux121~16 , Mux121~16, xm23_cpu, 1
instance = comp, \Mux121~17 , Mux121~17, xm23_cpu, 1
instance = comp, \Mux121~18 , Mux121~18, xm23_cpu, 1
instance = comp, \Mux121~10 , Mux121~10, xm23_cpu, 1
instance = comp, \Mux121~11 , Mux121~11, xm23_cpu, 1
instance = comp, \Mux121~19 , Mux121~19, xm23_cpu, 1
instance = comp, \Mux121~20 , Mux121~20, xm23_cpu, 1
instance = comp, \reg_file~827 , reg_file~827, xm23_cpu, 1
instance = comp, \reg_file~1585 , reg_file~1585, xm23_cpu, 1
instance = comp, \reg_file~924 , reg_file~924, xm23_cpu, 1
instance = comp, \reg_file~925 , reg_file~925, xm23_cpu, 1
instance = comp, \reg_file~1340 , reg_file~1340, xm23_cpu, 1
instance = comp, \reg_file~1341 , reg_file~1341, xm23_cpu, 1
instance = comp, \reg_file[11][6]~109 , reg_file[11][6]~109, xm23_cpu, 1
instance = comp, \reg_file~930 , reg_file~930, xm23_cpu, 1
instance = comp, \reg_file[11][4]~931 , reg_file[11][4]~931, xm23_cpu, 1
instance = comp, \reg_file[11][6] , reg_file[11][6], xm23_cpu, 1
instance = comp, \reg_file~824 , reg_file~824, xm23_cpu, 1
instance = comp, \reg_file~1584 , reg_file~1584, xm23_cpu, 1
instance = comp, \reg_file~1344 , reg_file~1344, xm23_cpu, 1
instance = comp, \reg_file~1345 , reg_file~1345, xm23_cpu, 1
instance = comp, \reg_file[13][6]~111 , reg_file[13][6]~111, xm23_cpu, 1
instance = comp, \reg_file[13][6] , reg_file[13][6], xm23_cpu, 1
instance = comp, \reg_file~825 , reg_file~825, xm23_cpu, 1
instance = comp, \reg_file[9][3]~1207 , reg_file[9][3]~1207, xm23_cpu, 1
instance = comp, \reg_file~1586 , reg_file~1586, xm23_cpu, 1
instance = comp, \reg_file~1205 , reg_file~1205, xm23_cpu, 1
instance = comp, \reg_file~1202 , reg_file~1202, xm23_cpu, 1
instance = comp, \reg_file~1203 , reg_file~1203, xm23_cpu, 1
instance = comp, \reg_file~1334 , reg_file~1334, xm23_cpu, 1
instance = comp, \reg_file~1335 , reg_file~1335, xm23_cpu, 1
instance = comp, \reg_file[9][6]~113 , reg_file[9][6]~113, xm23_cpu, 1
instance = comp, \reg_file~896 , reg_file~896, xm23_cpu, 1
instance = comp, \reg_file[9][3]~1208 , reg_file[9][3]~1208, xm23_cpu, 1
instance = comp, \reg_file[9][6] , reg_file[9][6], xm23_cpu, 1
instance = comp, \reg_file~826 , reg_file~826, xm23_cpu, 1
instance = comp, \Mux121~0 , Mux121~0, xm23_cpu, 1
instance = comp, \Mux121~1 , Mux121~1, xm23_cpu, 1
instance = comp, \reg_file~1587 , reg_file~1587, xm23_cpu, 1
instance = comp, \Mux121~7 , Mux121~7, xm23_cpu, 1
instance = comp, \Mux121~8 , Mux121~8, xm23_cpu, 1
instance = comp, \reg_file~831 , reg_file~831, xm23_cpu, 1
instance = comp, \reg_file~956 , reg_file~956, xm23_cpu, 1
instance = comp, \reg_file~957 , reg_file~957, xm23_cpu, 1
instance = comp, \reg_file~1342 , reg_file~1342, xm23_cpu, 1
instance = comp, \reg_file~1343 , reg_file~1343, xm23_cpu, 1
instance = comp, \reg_file[14][6]~114 , reg_file[14][6]~114, xm23_cpu, 1
instance = comp, \reg_file~962 , reg_file~962, xm23_cpu, 1
instance = comp, \reg_file[14][2]~963 , reg_file[14][2]~963, xm23_cpu, 1
instance = comp, \reg_file[14][6] , reg_file[14][6], xm23_cpu, 1
instance = comp, \reg_file~1583 , reg_file~1583, xm23_cpu, 1
instance = comp, \reg_file[10][4]~993 , reg_file[10][4]~993, xm23_cpu, 1
instance = comp, \reg_file~828 , reg_file~828, xm23_cpu, 1
instance = comp, \reg_file~991 , reg_file~991, xm23_cpu, 1
instance = comp, \reg_file~989 , reg_file~989, xm23_cpu, 1
instance = comp, \reg_file~988 , reg_file~988, xm23_cpu, 1
instance = comp, \reg_file~1336 , reg_file~1336, xm23_cpu, 1
instance = comp, \reg_file~1337 , reg_file~1337, xm23_cpu, 1
instance = comp, \reg_file[10][6]~108 , reg_file[10][6]~108, xm23_cpu, 1
instance = comp, \reg_file~994 , reg_file~994, xm23_cpu, 1
instance = comp, \reg_file[10][4]~995 , reg_file[10][4]~995, xm23_cpu, 1
instance = comp, \reg_file[10][6] , reg_file[10][6], xm23_cpu, 1
instance = comp, \reg_file~1581 , reg_file~1581, xm23_cpu, 1
instance = comp, \reg_file[8][3]~969 , reg_file[8][3]~969, xm23_cpu, 1
instance = comp, \reg_file~830 , reg_file~830, xm23_cpu, 1
instance = comp, \reg_file~967 , reg_file~967, xm23_cpu, 1
instance = comp, \reg_file~965 , reg_file~965, xm23_cpu, 1
instance = comp, \reg_file~964 , reg_file~964, xm23_cpu, 1
instance = comp, \reg_file~1338 , reg_file~1338, xm23_cpu, 1
instance = comp, \reg_file~1339 , reg_file~1339, xm23_cpu, 1
instance = comp, \reg_file[8][6]~112 , reg_file[8][6]~112, xm23_cpu, 1
instance = comp, \reg_file~970 , reg_file~970, xm23_cpu, 1
instance = comp, \reg_file[8][3]~971 , reg_file[8][3]~971, xm23_cpu, 1
instance = comp, \reg_file[8][6] , reg_file[8][6], xm23_cpu, 1
instance = comp, \reg_file~1582 , reg_file~1582, xm23_cpu, 1
instance = comp, \Mux121~2 , Mux121~2, xm23_cpu, 1
instance = comp, \reg_file[12][1]~937 , reg_file[12][1]~937, xm23_cpu, 1
instance = comp, \reg_file~829 , reg_file~829, xm23_cpu, 1
instance = comp, \reg_file~935 , reg_file~935, xm23_cpu, 1
instance = comp, \reg_file~933 , reg_file~933, xm23_cpu, 1
instance = comp, \reg_file~932 , reg_file~932, xm23_cpu, 1
instance = comp, \reg_file~1346 , reg_file~1346, xm23_cpu, 1
instance = comp, \reg_file~1347 , reg_file~1347, xm23_cpu, 1
instance = comp, \reg_file[12][6]~110 , reg_file[12][6]~110, xm23_cpu, 1
instance = comp, \reg_file[12][1]~939 , reg_file[12][1]~939, xm23_cpu, 1
instance = comp, \reg_file[12][6] , reg_file[12][6], xm23_cpu, 1
instance = comp, \reg_file~1580 , reg_file~1580, xm23_cpu, 1
instance = comp, \Mux121~3 , Mux121~3, xm23_cpu, 1
instance = comp, \Mux121~4 , Mux121~4, xm23_cpu, 1
instance = comp, \Mux121~5 , Mux121~5, xm23_cpu, 1
instance = comp, \Mux121~6 , Mux121~6, xm23_cpu, 1
instance = comp, \Mux121~9 , Mux121~9, xm23_cpu, 1
instance = comp, \Mux121~21 , Mux121~21, xm23_cpu, 1
instance = comp, \reg_file~1164 , reg_file~1164, xm23_cpu, 1
instance = comp, \reg_file~1165 , reg_file~1165, xm23_cpu, 1
instance = comp, \reg_file[3][6]~56 , reg_file[3][6]~56, xm23_cpu, 1
instance = comp, \reg_file~914 , reg_file~914, xm23_cpu, 1
instance = comp, \reg_file[3][0]~915 , reg_file[3][0]~915, xm23_cpu, 1
instance = comp, \reg_file[3][6] , reg_file[3][6], xm23_cpu, 1
instance = comp, \sxt_in[6]~13 , sxt_in[6]~13, xm23_cpu, 1
instance = comp, \sxt_in[6]~14 , sxt_in[6]~14, xm23_cpu, 1
instance = comp, \sxt_in[6]~11 , sxt_in[6]~11, xm23_cpu, 1
instance = comp, \sxt_in[6]~12 , sxt_in[6]~12, xm23_cpu, 1
instance = comp, \sxt_in[6]~15 , sxt_in[6]~15, xm23_cpu, 1
instance = comp, \sxt_in[6]~16 , sxt_in[6]~16, xm23_cpu, 1
instance = comp, \sxt_ext|out[7]~12 , sxt_ext|out[7]~12, xm23_cpu, 1
instance = comp, \reg_file~1703 , reg_file~1703, xm23_cpu, 1
instance = comp, \reg_file~888 , reg_file~888, xm23_cpu, 1
instance = comp, \reg_file~1700 , reg_file~1700, xm23_cpu, 1
instance = comp, \reg_file~1131 , reg_file~1131, xm23_cpu, 1
instance = comp, \reg_file[4][15] , reg_file[4][15], xm23_cpu, 1
instance = comp, \reg_file~1706 , reg_file~1706, xm23_cpu, 1
instance = comp, \reg_file~1130 , reg_file~1130, xm23_cpu, 1
instance = comp, \reg_file[6][15] , reg_file[6][15], xm23_cpu, 1
instance = comp, \Mux48~0 , Mux48~0, xm23_cpu, 1
instance = comp, \reg_file~1701 , reg_file~1701, xm23_cpu, 1
instance = comp, \reg_file~1129 , reg_file~1129, xm23_cpu, 1
instance = comp, \reg_file[5][15] , reg_file[5][15], xm23_cpu, 1
instance = comp, \Mux48~1 , Mux48~1, xm23_cpu, 1
instance = comp, \reg_file~1704 , reg_file~1704, xm23_cpu, 1
instance = comp, \reg_file~1127 , reg_file~1127, xm23_cpu, 1
instance = comp, \reg_file[0][15] , reg_file[0][15], xm23_cpu, 1
instance = comp, \reg_file~1705 , reg_file~1705, xm23_cpu, 1
instance = comp, \reg_file~1126 , reg_file~1126, xm23_cpu, 1
instance = comp, \reg_file[1][15] , reg_file[1][15], xm23_cpu, 1
instance = comp, \Mux48~2 , Mux48~2, xm23_cpu, 1
instance = comp, \Mux48~3 , Mux48~3, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[15]~12 , sxt_ext|intermediate[15]~12, xm23_cpu, 1
instance = comp, \s_bus[15]~0 , s_bus[15]~0, xm23_cpu, 1
instance = comp, \reg_file~883 , reg_file~883, xm23_cpu, 1
instance = comp, \reg_file~884 , reg_file~884, xm23_cpu, 1
instance = comp, \Mux112~0 , Mux112~0, xm23_cpu, 1
instance = comp, \Mux112~1 , Mux112~1, xm23_cpu, 1
instance = comp, \Mux112~7 , Mux112~7, xm23_cpu, 1
instance = comp, \Mux112~8 , Mux112~8, xm23_cpu, 1
instance = comp, \Mux112~4 , Mux112~4, xm23_cpu, 1
instance = comp, \Mux112~5 , Mux112~5, xm23_cpu, 1
instance = comp, \Mux112~2 , Mux112~2, xm23_cpu, 1
instance = comp, \Mux112~3 , Mux112~3, xm23_cpu, 1
instance = comp, \Mux112~6 , Mux112~6, xm23_cpu, 1
instance = comp, \Mux112~9 , Mux112~9, xm23_cpu, 1
instance = comp, \reg_file~885 , reg_file~885, xm23_cpu, 1
instance = comp, \reg_file~1438 , reg_file~1438, xm23_cpu, 1
instance = comp, \reg_file[13][15] , reg_file[13][15], xm23_cpu, 1
instance = comp, \reg_file~1709 , reg_file~1709, xm23_cpu, 1
instance = comp, \reg_file~1437 , reg_file~1437, xm23_cpu, 1
instance = comp, \reg_file[9][15] , reg_file[9][15], xm23_cpu, 1
instance = comp, \reg_file~1708 , reg_file~1708, xm23_cpu, 1
instance = comp, \Mux112~10 , Mux112~10, xm23_cpu, 1
instance = comp, \Mux112~11 , Mux112~11, xm23_cpu, 1
instance = comp, \reg_file~1440 , reg_file~1440, xm23_cpu, 1
instance = comp, \reg_file[14][15] , reg_file[14][15], xm23_cpu, 1
instance = comp, \reg_file~1711 , reg_file~1711, xm23_cpu, 1
instance = comp, \reg_file~1439 , reg_file~1439, xm23_cpu, 1
instance = comp, \reg_file[10][15] , reg_file[10][15], xm23_cpu, 1
instance = comp, \reg_file~1710 , reg_file~1710, xm23_cpu, 1
instance = comp, \Mux112~12 , Mux112~12, xm23_cpu, 1
instance = comp, \Mux112~13 , Mux112~13, xm23_cpu, 1
instance = comp, \reg_file~1441 , reg_file~1441, xm23_cpu, 1
instance = comp, \reg_file[8][15] , reg_file[8][15], xm23_cpu, 1
instance = comp, \reg_file~1712 , reg_file~1712, xm23_cpu, 1
instance = comp, \reg_file~1442 , reg_file~1442, xm23_cpu, 1
instance = comp, \reg_file[12][15] , reg_file[12][15], xm23_cpu, 1
instance = comp, \reg_file~1713 , reg_file~1713, xm23_cpu, 1
instance = comp, \Mux112~14 , Mux112~14, xm23_cpu, 1
instance = comp, \Mux112~15 , Mux112~15, xm23_cpu, 1
instance = comp, \Mux112~16 , Mux112~16, xm23_cpu, 1
instance = comp, \reg_file~1444 , reg_file~1444, xm23_cpu, 1
instance = comp, \reg_file[15][15] , reg_file[15][15], xm23_cpu, 1
instance = comp, \reg_file~1715 , reg_file~1715, xm23_cpu, 1
instance = comp, \reg_file~1443 , reg_file~1443, xm23_cpu, 1
instance = comp, \reg_file[11][15] , reg_file[11][15], xm23_cpu, 1
instance = comp, \reg_file~1714 , reg_file~1714, xm23_cpu, 1
instance = comp, \Mux112~17 , Mux112~17, xm23_cpu, 1
instance = comp, \Mux112~18 , Mux112~18, xm23_cpu, 1
instance = comp, \Mux112~19 , Mux112~19, xm23_cpu, 1
instance = comp, \reg_file~886 , reg_file~886, xm23_cpu, 1
instance = comp, \reg_file~887 , reg_file~887, xm23_cpu, 1
instance = comp, \ID|ImByte[7] , ID|ImByte[7], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux15~1 , byte_manipulator|Mux15~1, xm23_cpu, 1
instance = comp, \reg_file~814 , reg_file~814, xm23_cpu, 1
instance = comp, \reg_file~1575 , reg_file~1575, xm23_cpu, 1
instance = comp, \reg_file~1627 , reg_file~1627, xm23_cpu, 1
instance = comp, \reg_file~1154 , reg_file~1154, xm23_cpu, 1
instance = comp, \reg_file[3][8] , reg_file[3][8], xm23_cpu, 1
instance = comp, \reg_file~1620 , reg_file~1620, xm23_cpu, 1
instance = comp, \reg_file~1379 , reg_file~1379, xm23_cpu, 1
instance = comp, \reg_file[11][8] , reg_file[11][8], xm23_cpu, 1
instance = comp, \Mux23~7 , Mux23~7, xm23_cpu, 1
instance = comp, \reg_file~1622 , reg_file~1622, xm23_cpu, 1
instance = comp, \reg_file~1387 , reg_file~1387, xm23_cpu, 1
instance = comp, \reg_file[15][8] , reg_file[15][8], xm23_cpu, 1
instance = comp, \reg_file~1614 , reg_file~1614, xm23_cpu, 1
instance = comp, \reg_file~859 , reg_file~859, xm23_cpu, 1
instance = comp, \reg_file[7][8] , reg_file[7][8], xm23_cpu, 1
instance = comp, \Mux23~8 , Mux23~8, xm23_cpu, 1
instance = comp, \reg_file~1615 , reg_file~1615, xm23_cpu, 1
instance = comp, \reg_file~1385 , reg_file~1385, xm23_cpu, 1
instance = comp, \reg_file[12][8] , reg_file[12][8], xm23_cpu, 1
instance = comp, \reg_file~1624 , reg_file~1624, xm23_cpu, 1
instance = comp, \reg_file~1157 , reg_file~1157, xm23_cpu, 1
instance = comp, \reg_file[4][8] , reg_file[4][8], xm23_cpu, 1
instance = comp, \reg_file~1628 , reg_file~1628, xm23_cpu, 1
instance = comp, \reg_file~1153 , reg_file~1153, xm23_cpu, 1
instance = comp, \reg_file[0][8] , reg_file[0][8], xm23_cpu, 1
instance = comp, \Mux23~4 , Mux23~4, xm23_cpu, 1
instance = comp, \reg_file~1617 , reg_file~1617, xm23_cpu, 1
instance = comp, \reg_file~1377 , reg_file~1377, xm23_cpu, 1
instance = comp, \reg_file[8][8] , reg_file[8][8], xm23_cpu, 1
instance = comp, \Mux23~5 , Mux23~5, xm23_cpu, 1
instance = comp, \reg_file~1630 , reg_file~1630, xm23_cpu, 1
instance = comp, \reg_file~1156 , reg_file~1156, xm23_cpu, 1
instance = comp, \reg_file[6][8] , reg_file[6][8], xm23_cpu, 1
instance = comp, \reg_file~1626 , reg_file~1626, xm23_cpu, 1
instance = comp, \reg_file~1151 , reg_file~1151, xm23_cpu, 1
instance = comp, \reg_file[2][8] , reg_file[2][8], xm23_cpu, 1
instance = comp, \Mux23~2 , Mux23~2, xm23_cpu, 1
instance = comp, \reg_file~1616 , reg_file~1616, xm23_cpu, 1
instance = comp, \reg_file~1373 , reg_file~1373, xm23_cpu, 1
instance = comp, \reg_file[10][8] , reg_file[10][8], xm23_cpu, 1
instance = comp, \reg_file~1618 , reg_file~1618, xm23_cpu, 1
instance = comp, \reg_file~1383 , reg_file~1383, xm23_cpu, 1
instance = comp, \reg_file[14][8] , reg_file[14][8], xm23_cpu, 1
instance = comp, \Mux23~3 , Mux23~3, xm23_cpu, 1
instance = comp, \Mux23~6 , Mux23~6, xm23_cpu, 1
instance = comp, \reg_file~1619 , reg_file~1619, xm23_cpu, 1
instance = comp, \reg_file~1381 , reg_file~1381, xm23_cpu, 1
instance = comp, \reg_file[13][8] , reg_file[13][8], xm23_cpu, 1
instance = comp, \reg_file~1621 , reg_file~1621, xm23_cpu, 1
instance = comp, \reg_file~1375 , reg_file~1375, xm23_cpu, 1
instance = comp, \reg_file[9][8] , reg_file[9][8], xm23_cpu, 1
instance = comp, \reg_file~1629 , reg_file~1629, xm23_cpu, 1
instance = comp, \reg_file~1152 , reg_file~1152, xm23_cpu, 1
instance = comp, \reg_file[1][8] , reg_file[1][8], xm23_cpu, 1
instance = comp, \Mux23~0 , Mux23~0, xm23_cpu, 1
instance = comp, \Mux23~1 , Mux23~1, xm23_cpu, 1
instance = comp, \Mux23~9 , Mux23~9, xm23_cpu, 1
instance = comp, \Mux23~10 , Mux23~10, xm23_cpu, 1
instance = comp, \reg_file~806 , reg_file~806, xm23_cpu, 1
instance = comp, \reg_file~1569 , reg_file~1569, xm23_cpu, 1
instance = comp, \reg_file~820 , reg_file~820, xm23_cpu, 1
instance = comp, \dev_mem[8][7] , dev_mem[8][7], xm23_cpu, 1
instance = comp, \dev_mem~81 , dev_mem~81, xm23_cpu, 1
instance = comp, \Mux129~11 , Mux129~11, xm23_cpu, 1
instance = comp, \register_access_flag~0 , register_access_flag~0, xm23_cpu, 1
instance = comp, \dev_mem[0][7] , dev_mem[0][7], xm23_cpu, 1
instance = comp, \TMR|CSR[7] , TMR|CSR[7], xm23_cpu, 1
instance = comp, \LessThan0~5 , LessThan0~5, xm23_cpu, 1
instance = comp, \dev_mem~82 , dev_mem~82, xm23_cpu, 1
instance = comp, \dev_mem~83 , dev_mem~83, xm23_cpu, 1
instance = comp, \dev_mem[1][7] , dev_mem[1][7], xm23_cpu, 1
instance = comp, \always4~5 , always4~5, xm23_cpu, 1
instance = comp, \always4~3 , always4~3, xm23_cpu, 1
instance = comp, \dev_mem~84 , dev_mem~84, xm23_cpu, 1
instance = comp, \Mux129~5 , Mux129~5, xm23_cpu, 1
instance = comp, \Mux129~4 , Mux129~4, xm23_cpu, 1
instance = comp, \dev_mem[2][7] , dev_mem[2][7], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[7] , kb_scr|CSR_kb_o[7], xm23_cpu, 1
instance = comp, \Equal20~1 , Equal20~1, xm23_cpu, 1
instance = comp, \dev_mem~85 , dev_mem~85, xm23_cpu, 1
instance = comp, \dev_mem~86 , dev_mem~86, xm23_cpu, 1
instance = comp, \dev_mem[7][7] , dev_mem[7][7], xm23_cpu, 1
instance = comp, \always4~2 , always4~2, xm23_cpu, 1
instance = comp, \dev_mem~90 , dev_mem~90, xm23_cpu, 1
instance = comp, \dev_mem~17 , dev_mem~17, xm23_cpu, 1
instance = comp, \dev_mem[6][7] , dev_mem[6][7], xm23_cpu, 1
instance = comp, \dev_mem~110 , dev_mem~110, xm23_cpu, 1
instance = comp, \dev_mem[5][7] , dev_mem[5][7], xm23_cpu, 1
instance = comp, \always4~4 , always4~4, xm23_cpu, 1
instance = comp, \dev_mem~87 , dev_mem~87, xm23_cpu, 1
instance = comp, \dev_mem[4][7] , dev_mem[4][7], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[7]~feeder , kb_scr|CSR_scr_o[7]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[7] , kb_scr|CSR_scr_o[7], xm23_cpu, 1
instance = comp, \Equal21~0 , Equal21~0, xm23_cpu, 1
instance = comp, \dev_mem~88 , dev_mem~88, xm23_cpu, 1
instance = comp, \dev_mem~89 , dev_mem~89, xm23_cpu, 1
instance = comp, \Mux128~1 , Mux128~1, xm23_cpu, 1
instance = comp, \Mux128~2 , Mux128~2, xm23_cpu, 1
instance = comp, \Mux128~3 , Mux128~3, xm23_cpu, 1
instance = comp, \Mux128~4 , Mux128~4, xm23_cpu, 1
instance = comp, \Mux128~5 , Mux128~5, xm23_cpu, 1
instance = comp, \reg_file[15][5]~1018 , reg_file[15][5]~1018, xm23_cpu, 1
instance = comp, \reg_file~807 , reg_file~807, xm23_cpu, 1
instance = comp, \reg_file~1014 , reg_file~1014, xm23_cpu, 1
instance = comp, \reg_file~1012 , reg_file~1012, xm23_cpu, 1
instance = comp, \reg_file~1368 , reg_file~1368, xm23_cpu, 1
instance = comp, \reg_file~1015 , reg_file~1015, xm23_cpu, 1
instance = comp, \reg_file~1369 , reg_file~1369, xm23_cpu, 1
instance = comp, \reg_file~1370 , reg_file~1370, xm23_cpu, 1
instance = comp, \reg_file~1371 , reg_file~1371, xm23_cpu, 1
instance = comp, \reg_file~1372 , reg_file~1372, xm23_cpu, 1
instance = comp, \reg_file[15][5]~1021 , reg_file[15][5]~1021, xm23_cpu, 1
instance = comp, \reg_file[15][7] , reg_file[15][7], xm23_cpu, 1
instance = comp, \reg_file~1570 , reg_file~1570, xm23_cpu, 1
instance = comp, \reg_file~804 , reg_file~804, xm23_cpu, 1
instance = comp, \reg_file~1355 , reg_file~1355, xm23_cpu, 1
instance = comp, \reg_file~1356 , reg_file~1356, xm23_cpu, 1
instance = comp, \reg_file[13][7]~121 , reg_file[13][7]~121, xm23_cpu, 1
instance = comp, \reg_file[13][7] , reg_file[13][7], xm23_cpu, 1
instance = comp, \reg_file~1568 , reg_file~1568, xm23_cpu, 1
instance = comp, \Mux120~7 , Mux120~7, xm23_cpu, 1
instance = comp, \Mux120~8 , Mux120~8, xm23_cpu, 1
instance = comp, \reg_file~811 , reg_file~811, xm23_cpu, 1
instance = comp, \reg_file~1359 , reg_file~1359, xm23_cpu, 1
instance = comp, \reg_file~1360 , reg_file~1360, xm23_cpu, 1
instance = comp, \reg_file[14][7]~116 , reg_file[14][7]~116, xm23_cpu, 1
instance = comp, \reg_file[14][7] , reg_file[14][7], xm23_cpu, 1
instance = comp, \reg_file~1566 , reg_file~1566, xm23_cpu, 1
instance = comp, \reg_file~809 , reg_file~809, xm23_cpu, 1
instance = comp, \reg_file~1357 , reg_file~1357, xm23_cpu, 1
instance = comp, \reg_file~1358 , reg_file~1358, xm23_cpu, 1
instance = comp, \reg_file[10][7]~120 , reg_file[10][7]~120, xm23_cpu, 1
instance = comp, \reg_file[10][7] , reg_file[10][7], xm23_cpu, 1
instance = comp, \reg_file~1563 , reg_file~1563, xm23_cpu, 1
instance = comp, \reg_file~808 , reg_file~808, xm23_cpu, 1
instance = comp, \reg_file~1363 , reg_file~1363, xm23_cpu, 1
instance = comp, \reg_file~1364 , reg_file~1364, xm23_cpu, 1
instance = comp, \reg_file~1365 , reg_file~1365, xm23_cpu, 1
instance = comp, \reg_file[12][7]~115 , reg_file[12][7]~115, xm23_cpu, 1
instance = comp, \reg_file[12][7] , reg_file[12][7], xm23_cpu, 1
instance = comp, \reg_file~1564 , reg_file~1564, xm23_cpu, 1
instance = comp, \reg_file~810 , reg_file~810, xm23_cpu, 1
instance = comp, \reg_file~1361 , reg_file~1361, xm23_cpu, 1
instance = comp, \reg_file~1362 , reg_file~1362, xm23_cpu, 1
instance = comp, \reg_file[8][7]~119 , reg_file[8][7]~119, xm23_cpu, 1
instance = comp, \reg_file[8][7] , reg_file[8][7], xm23_cpu, 1
instance = comp, \reg_file~1565 , reg_file~1565, xm23_cpu, 1
instance = comp, \Mux120~0 , Mux120~0, xm23_cpu, 1
instance = comp, \Mux120~1 , Mux120~1, xm23_cpu, 1
instance = comp, \Mux120~2 , Mux120~2, xm23_cpu, 1
instance = comp, \Mux120~3 , Mux120~3, xm23_cpu, 1
instance = comp, \Mux120~4 , Mux120~4, xm23_cpu, 1
instance = comp, \Mux120~5 , Mux120~5, xm23_cpu, 1
instance = comp, \Mux120~6 , Mux120~6, xm23_cpu, 1
instance = comp, \Mux120~9 , Mux120~9, xm23_cpu, 1
instance = comp, \reg_file~1571 , reg_file~1571, xm23_cpu, 1
instance = comp, \reg_file~1579 , reg_file~1579, xm23_cpu, 1
instance = comp, \reg_file~1578 , reg_file~1578, xm23_cpu, 1
instance = comp, \reg_file~1190 , reg_file~1190, xm23_cpu, 1
instance = comp, \reg_file~1191 , reg_file~1191, xm23_cpu, 1
instance = comp, \reg_file[6][7]~65 , reg_file[6][7]~65, xm23_cpu, 1
instance = comp, \reg_file[6][7] , reg_file[6][7], xm23_cpu, 1
instance = comp, \reg_file~819 , reg_file~819, xm23_cpu, 1
instance = comp, \Mux120~17 , Mux120~17, xm23_cpu, 1
instance = comp, \Mux120~18 , Mux120~18, xm23_cpu, 1
instance = comp, \reg_file~816 , reg_file~816, xm23_cpu, 1
instance = comp, \reg_file~1182 , reg_file~1182, xm23_cpu, 1
instance = comp, \reg_file~1183 , reg_file~1183, xm23_cpu, 1
instance = comp, \reg_file[1][7]~61 , reg_file[1][7]~61, xm23_cpu, 1
instance = comp, \reg_file[1][7] , reg_file[1][7], xm23_cpu, 1
instance = comp, \reg_file~1577 , reg_file~1577, xm23_cpu, 1
instance = comp, \reg_file~817 , reg_file~817, xm23_cpu, 1
instance = comp, \reg_file~1184 , reg_file~1184, xm23_cpu, 1
instance = comp, \reg_file~1185 , reg_file~1185, xm23_cpu, 1
instance = comp, \reg_file[0][7]~62 , reg_file[0][7]~62, xm23_cpu, 1
instance = comp, \reg_file[0][7] , reg_file[0][7], xm23_cpu, 1
instance = comp, \reg_file~1576 , reg_file~1576, xm23_cpu, 1
instance = comp, \Mux120~14 , Mux120~14, xm23_cpu, 1
instance = comp, \Mux120~15 , Mux120~15, xm23_cpu, 1
instance = comp, \reg_file~815 , reg_file~815, xm23_cpu, 1
instance = comp, \reg_file~1192 , reg_file~1192, xm23_cpu, 1
instance = comp, \reg_file~1193 , reg_file~1193, xm23_cpu, 1
instance = comp, \reg_file[4][7]~66 , reg_file[4][7]~66, xm23_cpu, 1
instance = comp, \reg_file[4][7] , reg_file[4][7], xm23_cpu, 1
instance = comp, \reg_file~1574 , reg_file~1574, xm23_cpu, 1
instance = comp, \Mux120~12 , Mux120~12, xm23_cpu, 1
instance = comp, \Mux120~13 , Mux120~13, xm23_cpu, 1
instance = comp, \Mux120~16 , Mux120~16, xm23_cpu, 1
instance = comp, \reg_file~812 , reg_file~812, xm23_cpu, 1
instance = comp, \reg_file~1186 , reg_file~1186, xm23_cpu, 1
instance = comp, \reg_file~1187 , reg_file~1187, xm23_cpu, 1
instance = comp, \reg_file[3][7]~63 , reg_file[3][7]~63, xm23_cpu, 1
instance = comp, \reg_file[3][7] , reg_file[3][7], xm23_cpu, 1
instance = comp, \reg_file~1573 , reg_file~1573, xm23_cpu, 1
instance = comp, \reg_file~813 , reg_file~813, xm23_cpu, 1
instance = comp, \reg_file~1180 , reg_file~1180, xm23_cpu, 1
instance = comp, \reg_file~1181 , reg_file~1181, xm23_cpu, 1
instance = comp, \reg_file[2][7]~60 , reg_file[2][7]~60, xm23_cpu, 1
instance = comp, \reg_file[2][7] , reg_file[2][7], xm23_cpu, 1
instance = comp, \reg_file~1572 , reg_file~1572, xm23_cpu, 1
instance = comp, \Mux120~10 , Mux120~10, xm23_cpu, 1
instance = comp, \Mux120~11 , Mux120~11, xm23_cpu, 1
instance = comp, \Mux120~19 , Mux120~19, xm23_cpu, 1
instance = comp, \Mux120~20 , Mux120~20, xm23_cpu, 1
instance = comp, \Mux120~21 , Mux120~21, xm23_cpu, 1
instance = comp, \reg_file~1353 , reg_file~1353, xm23_cpu, 1
instance = comp, \reg_file~1354 , reg_file~1354, xm23_cpu, 1
instance = comp, \reg_file[9][7]~117 , reg_file[9][7]~117, xm23_cpu, 1
instance = comp, \reg_file[9][7] , reg_file[9][7], xm23_cpu, 1
instance = comp, \s_bus[7]~109 , s_bus[7]~109, xm23_cpu, 1
instance = comp, \s_bus[7]~110 , s_bus[7]~110, xm23_cpu, 1
instance = comp, \s_bus[7]~116 , s_bus[7]~116, xm23_cpu, 1
instance = comp, \s_bus[7]~117 , s_bus[7]~117, xm23_cpu, 1
instance = comp, \s_bus[7]~111 , s_bus[7]~111, xm23_cpu, 1
instance = comp, \s_bus[7]~112 , s_bus[7]~112, xm23_cpu, 1
instance = comp, \s_bus[7]~113 , s_bus[7]~113, xm23_cpu, 1
instance = comp, \s_bus[7]~114 , s_bus[7]~114, xm23_cpu, 1
instance = comp, \s_bus[7]~115 , s_bus[7]~115, xm23_cpu, 1
instance = comp, \s_bus[7]~118 , s_bus[7]~118, xm23_cpu, 1
instance = comp, \s_bus[7]~119 , s_bus[7]~119, xm23_cpu, 1
instance = comp, \s_bus[7]~120 , s_bus[7]~120, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~17 , arithmetic_logic_unit|Mux13~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~18 , arithmetic_logic_unit|Mux13~18, xm23_cpu, 1
instance = comp, \Equal0~0 , Equal0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Decoder0~2 , ctrl_unit|iv_ent|Decoder0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~12 , ctrl_unit|cex_state~12, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|load_cex~3 , ctrl_unit|iv_ent|load_cex~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~23 , ctrl_unit|cex_state~23, xm23_cpu, 1
instance = comp, \ID|T[2] , ID|T[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5]~5 , ctrl_unit|cex_state[5]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~19 , ctrl_unit|cex_state~19, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1]~20 , ctrl_unit|cex_state[1]~20, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[5] , ctrl_unit|cex_state[5], xm23_cpu, 1
instance = comp, \psw_in~80 , psw_in~80, xm23_cpu, 1
instance = comp, \psw_in~81 , psw_in~81, xm23_cpu, 1
instance = comp, \psw_in[5] , psw_in[5], xm23_cpu, 1
instance = comp, \ID|PR[0]~feeder , ID|PR[0]~feeder, xm23_cpu, 1
instance = comp, \ID|PR[0] , ID|PR[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder1~1 , ctrl_unit|Decoder1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~21 , ctrl_unit|psw~21, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~11 , ctrl_unit|psw~11, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[5] , ctrl_unit|psw[5], xm23_cpu, 1
instance = comp, \mdr~0 , mdr~0, xm23_cpu, 1
instance = comp, \mdr~18 , mdr~18, xm23_cpu, 1
instance = comp, \mdr~19 , mdr~19, xm23_cpu, 1
instance = comp, \mdr~20 , mdr~20, xm23_cpu, 1
instance = comp, \mdr[5]~feeder , mdr[5]~feeder, xm23_cpu, 1
instance = comp, \mdr[5] , mdr[5], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~16 , ctrl_unit|cex_state~16, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~22 , ctrl_unit|cex_state~22, xm23_cpu, 1
instance = comp, \ID|T[0] , ID|T[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3]~4 , ctrl_unit|cex_state[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[3] , ctrl_unit|cex_state[3], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|Decoder0~0 , ctrl_unit|iv_ent|Decoder0~0, xm23_cpu, 1
instance = comp, \psw_in[3]~0 , psw_in[3]~0, xm23_cpu, 1
instance = comp, \psw_in[3] , psw_in[3], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~2 , ctrl_unit|psw~2, xm23_cpu, 1
instance = comp, \ID|PSWb[3]~feeder , ID|PSWb[3]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[3] , ID|PSWb[3], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1]~5 , ctrl_unit|psw[1]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~6 , ctrl_unit|psw~6, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[3] , ctrl_unit|psw[3], xm23_cpu, 1
instance = comp, \mdr~15 , mdr~15, xm23_cpu, 1
instance = comp, \mdr~16 , mdr~16, xm23_cpu, 1
instance = comp, \mdr~17 , mdr~17, xm23_cpu, 1
instance = comp, \mdr[3]~feeder , mdr[3]~feeder, xm23_cpu, 1
instance = comp, \mdr[3] , mdr[3], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~14 , ctrl_unit|cex_state~14, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~21 , ctrl_unit|cex_state~21, xm23_cpu, 1
instance = comp, \ID|T[1]~feeder , ID|T[1]~feeder, xm23_cpu, 1
instance = comp, \ID|T[1] , ID|T[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[4]~0 , ctrl_unit|cex_state[4]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[4] , ctrl_unit|cex_state[4], xm23_cpu, 1
instance = comp, \mdr[4] , mdr[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~15 , ctrl_unit|cex_state~15, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan1~0 , ctrl_unit|LessThan1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~13 , ctrl_unit|cex_state~13, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~34 , ctrl_unit|cex_state~34, xm23_cpu, 1
instance = comp, \ID|F[2] , ID|F[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[2]~3 , ctrl_unit|cex_state[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[2] , ctrl_unit|cex_state[2], xm23_cpu, 1
instance = comp, \mdr~12 , mdr~12, xm23_cpu, 1
instance = comp, \mdr~13 , mdr~13, xm23_cpu, 1
instance = comp, \mdr~14 , mdr~14, xm23_cpu, 1
instance = comp, \mdr[2] , mdr[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~17 , ctrl_unit|cex_state~17, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~33 , ctrl_unit|cex_state~33, xm23_cpu, 1
instance = comp, \ID|F[1] , ID|F[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1]~2 , ctrl_unit|cex_state[1]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[1] , ctrl_unit|cex_state[1], xm23_cpu, 1
instance = comp, \ID|PSWb[1]~feeder , ID|PSWb[1]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[1] , ID|PSWb[1], xm23_cpu, 1
instance = comp, \psw_in[1]~56 , psw_in[1]~56, xm23_cpu, 1
instance = comp, \psw_in[1]~55 , psw_in[1]~55, xm23_cpu, 1
instance = comp, \psw_in[1]~57 , psw_in[1]~57, xm23_cpu, 1
instance = comp, \reg_file~776 , reg_file~776, xm23_cpu, 1
instance = comp, \reg_file~1545 , reg_file~1545, xm23_cpu, 1
instance = comp, \dev_mem[1][5] , dev_mem[1][5], xm23_cpu, 1
instance = comp, \dev_mem~64 , dev_mem~64, xm23_cpu, 1
instance = comp, \dev_mem[2][5] , dev_mem[2][5], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[5] , kb_scr|CSR_kb_o[5], xm23_cpu, 1
instance = comp, \dev_mem~65 , dev_mem~65, xm23_cpu, 1
instance = comp, \dev_mem~66 , dev_mem~66, xm23_cpu, 1
instance = comp, \dev_mem[5][5] , dev_mem[5][5], xm23_cpu, 1
instance = comp, \dev_mem~67 , dev_mem~67, xm23_cpu, 1
instance = comp, \dev_mem[7][5] , dev_mem[7][5], xm23_cpu, 1
instance = comp, \dev_mem~70 , dev_mem~70, xm23_cpu, 1
instance = comp, \dev_mem[4][5] , dev_mem[4][5], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[5] , kb_scr|CSR_scr_o[5], xm23_cpu, 1
instance = comp, \dev_mem~68 , dev_mem~68, xm23_cpu, 1
instance = comp, \dev_mem~69 , dev_mem~69, xm23_cpu, 1
instance = comp, \dev_mem[6][5] , dev_mem[6][5], xm23_cpu, 1
instance = comp, \dev_mem~108 , dev_mem~108, xm23_cpu, 1
instance = comp, \Mux130~0 , Mux130~0, xm23_cpu, 1
instance = comp, \Mux130~1 , Mux130~1, xm23_cpu, 1
instance = comp, \Mux130~2 , Mux130~2, xm23_cpu, 1
instance = comp, \dev_mem[0][5] , dev_mem[0][5], xm23_cpu, 1
instance = comp, \TMR|CSR[5] , TMR|CSR[5], xm23_cpu, 1
instance = comp, \dev_mem~62 , dev_mem~62, xm23_cpu, 1
instance = comp, \dev_mem~63 , dev_mem~63, xm23_cpu, 1
instance = comp, \Mux130~3 , Mux130~3, xm23_cpu, 1
instance = comp, \dev_mem[8][5] , dev_mem[8][5], xm23_cpu, 1
instance = comp, \dev_mem~61 , dev_mem~61, xm23_cpu, 1
instance = comp, \Mux130~4 , Mux130~4, xm23_cpu, 1
instance = comp, \reg_file~1312 , reg_file~1312, xm23_cpu, 1
instance = comp, \reg_file~1313 , reg_file~1313, xm23_cpu, 1
instance = comp, \reg_file~769 , reg_file~769, xm23_cpu, 1
instance = comp, \sxt_ext|out[6]~8 , sxt_ext|out[6]~8, xm23_cpu, 1
instance = comp, \ID|Mux39~0 , ID|Mux39~0, xm23_cpu, 1
instance = comp, \ID|OFF[4] , ID|OFF[4], xm23_cpu, 1
instance = comp, \reg_file~792 , reg_file~792, xm23_cpu, 1
instance = comp, \reg_file~1555 , reg_file~1555, xm23_cpu, 1
instance = comp, \reg_file~1084 , reg_file~1084, xm23_cpu, 1
instance = comp, \reg_file~1085 , reg_file~1085, xm23_cpu, 1
instance = comp, \reg_file[4][4]~19 , reg_file[4][4]~19, xm23_cpu, 1
instance = comp, \reg_file[4][4] , reg_file[4][4], xm23_cpu, 1
instance = comp, \sxt_in[4]~23 , sxt_in[4]~23, xm23_cpu, 1
instance = comp, \sxt_in[4]~24 , sxt_in[4]~24, xm23_cpu, 1
instance = comp, \reg_file~793 , reg_file~793, xm23_cpu, 1
instance = comp, \reg_file~1558 , reg_file~1558, xm23_cpu, 1
instance = comp, \reg_file~1078 , reg_file~1078, xm23_cpu, 1
instance = comp, \reg_file~1079 , reg_file~1079, xm23_cpu, 1
instance = comp, \reg_file[3][4]~23 , reg_file[3][4]~23, xm23_cpu, 1
instance = comp, \reg_file[3][4] , reg_file[3][4], xm23_cpu, 1
instance = comp, \reg_file~795 , reg_file~795, xm23_cpu, 1
instance = comp, \reg_file~1560 , reg_file~1560, xm23_cpu, 1
instance = comp, \reg_file~1074 , reg_file~1074, xm23_cpu, 1
instance = comp, \reg_file~1075 , reg_file~1075, xm23_cpu, 1
instance = comp, \reg_file[1][4]~13 , reg_file[1][4]~13, xm23_cpu, 1
instance = comp, \reg_file[1][4] , reg_file[1][4], xm23_cpu, 1
instance = comp, \reg_file~796 , reg_file~796, xm23_cpu, 1
instance = comp, \reg_file~1559 , reg_file~1559, xm23_cpu, 1
instance = comp, \reg_file~1076 , reg_file~1076, xm23_cpu, 1
instance = comp, \reg_file~1077 , reg_file~1077, xm23_cpu, 1
instance = comp, \reg_file[0][4]~20 , reg_file[0][4]~20, xm23_cpu, 1
instance = comp, \reg_file[0][4] , reg_file[0][4], xm23_cpu, 1
instance = comp, \sxt_in[4]~25 , sxt_in[4]~25, xm23_cpu, 1
instance = comp, \sxt_in[4]~26 , sxt_in[4]~26, xm23_cpu, 1
instance = comp, \sxt_in[4]~27 , sxt_in[4]~27, xm23_cpu, 1
instance = comp, \sxt_in[4]~28 , sxt_in[4]~28, xm23_cpu, 1
instance = comp, \sxt_ext|out[5]~9 , sxt_ext|out[5]~9, xm23_cpu, 1
instance = comp, \reg_file~1314 , reg_file~1314, xm23_cpu, 1
instance = comp, \reg_file~1316 , reg_file~1316, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~0 , byte_manipulator|Mux1~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux1~1 , byte_manipulator|Mux1~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[5] , byte_manipulator|dst_out[5], xm23_cpu, 1
instance = comp, \reg_file~1315 , reg_file~1315, xm23_cpu, 1
instance = comp, \reg_file~1317 , reg_file~1317, xm23_cpu, 1
instance = comp, \reg_file~1318 , reg_file~1318, xm23_cpu, 1
instance = comp, \reg_file~1319 , reg_file~1319, xm23_cpu, 1
instance = comp, \reg_file[14][5] , reg_file[14][5], xm23_cpu, 1
instance = comp, \reg_file~1532 , reg_file~1532, xm23_cpu, 1
instance = comp, \reg_file~767 , reg_file~767, xm23_cpu, 1
instance = comp, \reg_file~1310 , reg_file~1310, xm23_cpu, 1
instance = comp, \reg_file~1311 , reg_file~1311, xm23_cpu, 1
instance = comp, \reg_file[10][5]~104 , reg_file[10][5]~104, xm23_cpu, 1
instance = comp, \reg_file[10][5] , reg_file[10][5], xm23_cpu, 1
instance = comp, \reg_file~1529 , reg_file~1529, xm23_cpu, 1
instance = comp, \reg_file~766 , reg_file~766, xm23_cpu, 1
instance = comp, \reg_file~1326 , reg_file~1326, xm23_cpu, 1
instance = comp, \reg_file~1327 , reg_file~1327, xm23_cpu, 1
instance = comp, \reg_file[12][5]~106 , reg_file[12][5]~106, xm23_cpu, 1
instance = comp, \reg_file[12][5] , reg_file[12][5], xm23_cpu, 1
instance = comp, \reg_file~1530 , reg_file~1530, xm23_cpu, 1
instance = comp, \reg_file~768 , reg_file~768, xm23_cpu, 1
instance = comp, \reg_file~1324 , reg_file~1324, xm23_cpu, 1
instance = comp, \reg_file~1325 , reg_file~1325, xm23_cpu, 1
instance = comp, \reg_file[8][5]~105 , reg_file[8][5]~105, xm23_cpu, 1
instance = comp, \reg_file[8][5] , reg_file[8][5], xm23_cpu, 1
instance = comp, \reg_file~1531 , reg_file~1531, xm23_cpu, 1
instance = comp, \Mux122~0 , Mux122~0, xm23_cpu, 1
instance = comp, \Mux122~1 , Mux122~1, xm23_cpu, 1
instance = comp, \reg_file~763 , reg_file~763, xm23_cpu, 1
instance = comp, \reg_file~1328 , reg_file~1328, xm23_cpu, 1
instance = comp, \reg_file~1329 , reg_file~1329, xm23_cpu, 1
instance = comp, \reg_file[11][5]~107 , reg_file[11][5]~107, xm23_cpu, 1
instance = comp, \reg_file[11][5] , reg_file[11][5], xm23_cpu, 1
instance = comp, \reg_file~1533 , reg_file~1533, xm23_cpu, 1
instance = comp, \reg_file~764 , reg_file~764, xm23_cpu, 1
instance = comp, \reg_file~1320 , reg_file~1320, xm23_cpu, 1
instance = comp, \reg_file~1321 , reg_file~1321, xm23_cpu, 1
instance = comp, \reg_file[9][5]~102 , reg_file[9][5]~102, xm23_cpu, 1
instance = comp, \reg_file[9][5] , reg_file[9][5], xm23_cpu, 1
instance = comp, \reg_file~1535 , reg_file~1535, xm23_cpu, 1
instance = comp, \reg_file~762 , reg_file~762, xm23_cpu, 1
instance = comp, \reg_file~1322 , reg_file~1322, xm23_cpu, 1
instance = comp, \reg_file~1323 , reg_file~1323, xm23_cpu, 1
instance = comp, \reg_file[13][5]~103 , reg_file[13][5]~103, xm23_cpu, 1
instance = comp, \reg_file[13][5] , reg_file[13][5], xm23_cpu, 1
instance = comp, \reg_file~1534 , reg_file~1534, xm23_cpu, 1
instance = comp, \Mux122~7 , Mux122~7, xm23_cpu, 1
instance = comp, \reg_file~765 , reg_file~765, xm23_cpu, 1
instance = comp, \reg_file~1330 , reg_file~1330, xm23_cpu, 1
instance = comp, \reg_file~1331 , reg_file~1331, xm23_cpu, 1
instance = comp, \reg_file~1332 , reg_file~1332, xm23_cpu, 1
instance = comp, \reg_file~1333 , reg_file~1333, xm23_cpu, 1
instance = comp, \reg_file[15][5] , reg_file[15][5], xm23_cpu, 1
instance = comp, \reg_file~1536 , reg_file~1536, xm23_cpu, 1
instance = comp, \Mux122~8 , Mux122~8, xm23_cpu, 1
instance = comp, \Mux122~2 , Mux122~2, xm23_cpu, 1
instance = comp, \Mux122~3 , Mux122~3, xm23_cpu, 1
instance = comp, \Mux122~4 , Mux122~4, xm23_cpu, 1
instance = comp, \Mux122~5 , Mux122~5, xm23_cpu, 1
instance = comp, \Mux122~6 , Mux122~6, xm23_cpu, 1
instance = comp, \Mux122~9 , Mux122~9, xm23_cpu, 1
instance = comp, \reg_file~1537 , reg_file~1537, xm23_cpu, 1
instance = comp, \reg_file~1544 , reg_file~1544, xm23_cpu, 1
instance = comp, \Mux122~19 , Mux122~19, xm23_cpu, 1
instance = comp, \Mux122~20 , Mux122~20, xm23_cpu, 1
instance = comp, \reg_file~775 , reg_file~775, xm23_cpu, 1
instance = comp, \reg_file~1090 , reg_file~1090, xm23_cpu, 1
instance = comp, \reg_file~1091 , reg_file~1091, xm23_cpu, 1
instance = comp, \reg_file[0][5]~69 , reg_file[0][5]~69, xm23_cpu, 1
instance = comp, \reg_file[0][5] , reg_file[0][5], xm23_cpu, 1
instance = comp, \reg_file~1542 , reg_file~1542, xm23_cpu, 1
instance = comp, \reg_file~774 , reg_file~774, xm23_cpu, 1
instance = comp, \reg_file~1088 , reg_file~1088, xm23_cpu, 1
instance = comp, \reg_file~1089 , reg_file~1089, xm23_cpu, 1
instance = comp, \reg_file[1][5]~68 , reg_file[1][5]~68, xm23_cpu, 1
instance = comp, \reg_file[1][5] , reg_file[1][5], xm23_cpu, 1
instance = comp, \reg_file~1543 , reg_file~1543, xm23_cpu, 1
instance = comp, \Mux122~15 , Mux122~15, xm23_cpu, 1
instance = comp, \Mux122~16 , Mux122~16, xm23_cpu, 1
instance = comp, \Mux122~17 , Mux122~17, xm23_cpu, 1
instance = comp, \reg_file~773 , reg_file~773, xm23_cpu, 1
instance = comp, \reg_file~1098 , reg_file~1098, xm23_cpu, 1
instance = comp, \reg_file~1099 , reg_file~1099, xm23_cpu, 1
instance = comp, \reg_file[4][5]~73 , reg_file[4][5]~73, xm23_cpu, 1
instance = comp, \reg_file[4][5] , reg_file[4][5], xm23_cpu, 1
instance = comp, \reg_file~1540 , reg_file~1540, xm23_cpu, 1
instance = comp, \Mux122~12 , Mux122~12, xm23_cpu, 1
instance = comp, \Mux122~13 , Mux122~13, xm23_cpu, 1
instance = comp, \Mux122~14 , Mux122~14, xm23_cpu, 1
instance = comp, \Mux122~18 , Mux122~18, xm23_cpu, 1
instance = comp, \reg_file~770 , reg_file~770, xm23_cpu, 1
instance = comp, \reg_file~1092 , reg_file~1092, xm23_cpu, 1
instance = comp, \reg_file~1093 , reg_file~1093, xm23_cpu, 1
instance = comp, \reg_file[3][5]~70 , reg_file[3][5]~70, xm23_cpu, 1
instance = comp, \reg_file[3][5] , reg_file[3][5], xm23_cpu, 1
instance = comp, \reg_file~1539 , reg_file~1539, xm23_cpu, 1
instance = comp, \reg_file~1538 , reg_file~1538, xm23_cpu, 1
instance = comp, \Mux122~10 , Mux122~10, xm23_cpu, 1
instance = comp, \Mux122~11 , Mux122~11, xm23_cpu, 1
instance = comp, \Mux122~21 , Mux122~21, xm23_cpu, 1
instance = comp, \Mux122~22 , Mux122~22, xm23_cpu, 1
instance = comp, \Mux122~23 , Mux122~23, xm23_cpu, 1
instance = comp, \reg_file~779 , reg_file~779, xm23_cpu, 1
instance = comp, \reg_file~782 , reg_file~782, xm23_cpu, 1
instance = comp, \reg_file[7][5]~5 , reg_file[7][5]~5, xm23_cpu, 1
instance = comp, \reg_file[7][5] , reg_file[7][5], xm23_cpu, 1
instance = comp, \Mux26~0 , Mux26~0, xm23_cpu, 1
instance = comp, \Mux26~1 , Mux26~1, xm23_cpu, 1
instance = comp, \Mux26~4 , Mux26~4, xm23_cpu, 1
instance = comp, \Mux26~5 , Mux26~5, xm23_cpu, 1
instance = comp, \Mux26~2 , Mux26~2, xm23_cpu, 1
instance = comp, \Mux26~3 , Mux26~3, xm23_cpu, 1
instance = comp, \Mux26~6 , Mux26~6, xm23_cpu, 1
instance = comp, \Mux26~7 , Mux26~7, xm23_cpu, 1
instance = comp, \Mux26~8 , Mux26~8, xm23_cpu, 1
instance = comp, \Mux26~9 , Mux26~9, xm23_cpu, 1
instance = comp, \Mux26~10 , Mux26~10, xm23_cpu, 1
instance = comp, \dev_mem[2][0] , dev_mem[2][0], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[0]~feeder , kb_scr|CSR_kb_o[0]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[0] , kb_scr|CSR_kb_o[0], xm23_cpu, 1
instance = comp, \dev_mem~44 , dev_mem~44, xm23_cpu, 1
instance = comp, \dev_mem~45 , dev_mem~45, xm23_cpu, 1
instance = comp, \dev_mem[6][0] , dev_mem[6][0], xm23_cpu, 1
instance = comp, \dev_mem~104 , dev_mem~104, xm23_cpu, 1
instance = comp, \dev_mem[7][0] , dev_mem[7][0], xm23_cpu, 1
instance = comp, \dev_mem~16 , dev_mem~16, xm23_cpu, 1
instance = comp, \Mux135~4 , Mux135~4, xm23_cpu, 1
instance = comp, \Mux135~5 , Mux135~5, xm23_cpu, 1
instance = comp, \dev_mem[8][0] , dev_mem[8][0], xm23_cpu, 1
instance = comp, \dev_mem~39 , dev_mem~39, xm23_cpu, 1
instance = comp, \Mux135~0 , Mux135~0, xm23_cpu, 1
instance = comp, \dev_mem[5][0] , dev_mem[5][0], xm23_cpu, 1
instance = comp, \dev_mem~43 , dev_mem~43, xm23_cpu, 1
instance = comp, \dev_mem[4][0] , dev_mem[4][0], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[0] , kb_scr|CSR_scr_o[0], xm23_cpu, 1
instance = comp, \dev_mem~40 , dev_mem~40, xm23_cpu, 1
instance = comp, \dev_mem~41 , dev_mem~41, xm23_cpu, 1
instance = comp, \dev_mem[0][0] , dev_mem[0][0], xm23_cpu, 1
instance = comp, \TMR|CSR[0] , TMR|CSR[0], xm23_cpu, 1
instance = comp, \dev_mem~21 , dev_mem~21, xm23_cpu, 1
instance = comp, \dev_mem~22 , dev_mem~22, xm23_cpu, 1
instance = comp, \dev_mem[1][0] , dev_mem[1][0], xm23_cpu, 1
instance = comp, \dev_mem~42 , dev_mem~42, xm23_cpu, 1
instance = comp, \Mux135~1 , Mux135~1, xm23_cpu, 1
instance = comp, \Mux135~2 , Mux135~2, xm23_cpu, 1
instance = comp, \Mux135~3 , Mux135~3, xm23_cpu, 1
instance = comp, \Mux135~6 , Mux135~6, xm23_cpu, 1
instance = comp, \reg_file~704 , reg_file~704, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~1 , arithmetic_logic_unit|Mux20~1, xm23_cpu, 1
instance = comp, \reg_file~690 , reg_file~690, xm23_cpu, 1
instance = comp, \reg_file~1023 , reg_file~1023, xm23_cpu, 1
instance = comp, \reg_file~675 , reg_file~675, xm23_cpu, 1
instance = comp, \reg_file~1240 , reg_file~1240, xm23_cpu, 1
instance = comp, \reg_file~1241 , reg_file~1241, xm23_cpu, 1
instance = comp, \reg_file[11][1]~81 , reg_file[11][1]~81, xm23_cpu, 1
instance = comp, \dev_mem[8][1] , dev_mem[8][1], xm23_cpu, 1
instance = comp, \dev_mem~32 , dev_mem~32, xm23_cpu, 1
instance = comp, \dev_mem[1][1] , dev_mem[1][1], xm23_cpu, 1
instance = comp, \dev_mem~33 , dev_mem~33, xm23_cpu, 1
instance = comp, \dev_mem[0][1] , dev_mem[0][1], xm23_cpu, 1
instance = comp, \TMR|CSR[1]~2 , TMR|CSR[1]~2, xm23_cpu, 1
instance = comp, \TMR|CSR[1] , TMR|CSR[1], xm23_cpu, 1
instance = comp, \dev_mem~23 , dev_mem~23, xm23_cpu, 1
instance = comp, \dev_mem~24 , dev_mem~24, xm23_cpu, 1
instance = comp, \dev_mem[2][1] , dev_mem[2][1], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[1]~feeder , kb_scr|CSR_kb_o[1]~feeder, xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[1] , kb_scr|CSR_kb_o[1], xm23_cpu, 1
instance = comp, \dev_mem~34 , dev_mem~34, xm23_cpu, 1
instance = comp, \dev_mem~35 , dev_mem~35, xm23_cpu, 1
instance = comp, \dev_mem[5][1] , dev_mem[5][1], xm23_cpu, 1
instance = comp, \dev_mem~36 , dev_mem~36, xm23_cpu, 1
instance = comp, \dev_mem[4][1] , dev_mem[4][1], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[1] , kb_scr|CSR_scr_o[1], xm23_cpu, 1
instance = comp, \dev_mem~37 , dev_mem~37, xm23_cpu, 1
instance = comp, \dev_mem~38 , dev_mem~38, xm23_cpu, 1
instance = comp, \dev_mem[6][1] , dev_mem[6][1], xm23_cpu, 1
instance = comp, \dev_mem~105 , dev_mem~105, xm23_cpu, 1
instance = comp, \Mux134~0 , Mux134~0, xm23_cpu, 1
instance = comp, \dev_mem[7][1] , dev_mem[7][1], xm23_cpu, 1
instance = comp, \dev_mem~18 , dev_mem~18, xm23_cpu, 1
instance = comp, \Mux134~1 , Mux134~1, xm23_cpu, 1
instance = comp, \Mux134~2 , Mux134~2, xm23_cpu, 1
instance = comp, \Mux134~3 , Mux134~3, xm23_cpu, 1
instance = comp, \Mux134~4 , Mux134~4, xm23_cpu, 1
instance = comp, \reg_file[11][1] , reg_file[11][1], xm23_cpu, 1
instance = comp, \reg_file~1465 , reg_file~1465, xm23_cpu, 1
instance = comp, \reg_file~674 , reg_file~674, xm23_cpu, 1
instance = comp, \reg_file~1244 , reg_file~1244, xm23_cpu, 1
instance = comp, \reg_file~1245 , reg_file~1245, xm23_cpu, 1
instance = comp, \reg_file[13][1]~83 , reg_file[13][1]~83, xm23_cpu, 1
instance = comp, \reg_file[13][1] , reg_file[13][1], xm23_cpu, 1
instance = comp, \reg_file~1466 , reg_file~1466, xm23_cpu, 1
instance = comp, \reg_file~676 , reg_file~676, xm23_cpu, 1
instance = comp, \reg_file~1248 , reg_file~1248, xm23_cpu, 1
instance = comp, \reg_file~1249 , reg_file~1249, xm23_cpu, 1
instance = comp, \reg_file[9][1]~85 , reg_file[9][1]~85, xm23_cpu, 1
instance = comp, \reg_file[9][1] , reg_file[9][1], xm23_cpu, 1
instance = comp, \reg_file~1467 , reg_file~1467, xm23_cpu, 1
instance = comp, \Mux126~7 , Mux126~7, xm23_cpu, 1
instance = comp, \reg_file~677 , reg_file~677, xm23_cpu, 1
instance = comp, \ID|ImByte[1] , ID|ImByte[1], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~0 , byte_manipulator|Mux5~0, xm23_cpu, 1
instance = comp, \reg_file~1610 , reg_file~1610, xm23_cpu, 1
instance = comp, \reg_file~1110 , reg_file~1110, xm23_cpu, 1
instance = comp, \reg_file[5][9] , reg_file[5][9], xm23_cpu, 1
instance = comp, \reg_file~1609 , reg_file~1609, xm23_cpu, 1
instance = comp, \reg_file~1114 , reg_file~1114, xm23_cpu, 1
instance = comp, \reg_file[4][9] , reg_file[4][9], xm23_cpu, 1
instance = comp, \Mux38~0 , Mux38~0, xm23_cpu, 1
instance = comp, \Mux38~1 , Mux38~1, xm23_cpu, 1
instance = comp, \reg_file~1608 , reg_file~1608, xm23_cpu, 1
instance = comp, \reg_file~1108 , reg_file~1108, xm23_cpu, 1
instance = comp, \reg_file[3][9] , reg_file[3][9], xm23_cpu, 1
instance = comp, \reg_file~1607 , reg_file~1607, xm23_cpu, 1
instance = comp, \reg_file~1100 , reg_file~1100, xm23_cpu, 1
instance = comp, \reg_file[2][9] , reg_file[2][9], xm23_cpu, 1
instance = comp, \reg_file~1612 , reg_file~1612, xm23_cpu, 1
instance = comp, \reg_file~1102 , reg_file~1102, xm23_cpu, 1
instance = comp, \reg_file[1][9] , reg_file[1][9], xm23_cpu, 1
instance = comp, \reg_file~1611 , reg_file~1611, xm23_cpu, 1
instance = comp, \reg_file~1394 , reg_file~1394, xm23_cpu, 1
instance = comp, \reg_file[12][9] , reg_file[12][9], xm23_cpu, 1
instance = comp, \reg_file~1599 , reg_file~1599, xm23_cpu, 1
instance = comp, \reg_file~1393 , reg_file~1393, xm23_cpu, 1
instance = comp, \reg_file[8][9] , reg_file[8][9], xm23_cpu, 1
instance = comp, \reg_file~1600 , reg_file~1600, xm23_cpu, 1
instance = comp, \Mux118~0 , Mux118~0, xm23_cpu, 1
instance = comp, \reg_file~1389 , reg_file~1389, xm23_cpu, 1
instance = comp, \reg_file[10][9] , reg_file[10][9], xm23_cpu, 1
instance = comp, \reg_file~1598 , reg_file~1598, xm23_cpu, 1
instance = comp, \reg_file~1390 , reg_file~1390, xm23_cpu, 1
instance = comp, \reg_file[14][9] , reg_file[14][9], xm23_cpu, 1
instance = comp, \reg_file~1601 , reg_file~1601, xm23_cpu, 1
instance = comp, \Mux118~1 , Mux118~1, xm23_cpu, 1
instance = comp, \reg_file~1396 , reg_file~1396, xm23_cpu, 1
instance = comp, \reg_file[15][9] , reg_file[15][9], xm23_cpu, 1
instance = comp, \reg_file~1605 , reg_file~1605, xm23_cpu, 1
instance = comp, \reg_file~1392 , reg_file~1392, xm23_cpu, 1
instance = comp, \reg_file[13][9] , reg_file[13][9], xm23_cpu, 1
instance = comp, \reg_file~1603 , reg_file~1603, xm23_cpu, 1
instance = comp, \reg_file~1391 , reg_file~1391, xm23_cpu, 1
instance = comp, \reg_file[9][9] , reg_file[9][9], xm23_cpu, 1
instance = comp, \reg_file~1604 , reg_file~1604, xm23_cpu, 1
instance = comp, \Mux118~7 , Mux118~7, xm23_cpu, 1
instance = comp, \reg_file~1395 , reg_file~1395, xm23_cpu, 1
instance = comp, \reg_file[11][9] , reg_file[11][9], xm23_cpu, 1
instance = comp, \reg_file~1602 , reg_file~1602, xm23_cpu, 1
instance = comp, \Mux118~8 , Mux118~8, xm23_cpu, 1
instance = comp, \Mux118~4 , Mux118~4, xm23_cpu, 1
instance = comp, \Mux118~5 , Mux118~5, xm23_cpu, 1
instance = comp, \Mux118~2 , Mux118~2, xm23_cpu, 1
instance = comp, \Mux118~3 , Mux118~3, xm23_cpu, 1
instance = comp, \Mux118~6 , Mux118~6, xm23_cpu, 1
instance = comp, \Mux118~9 , Mux118~9, xm23_cpu, 1
instance = comp, \Mux118~17 , Mux118~17, xm23_cpu, 1
instance = comp, \Mux118~18 , Mux118~18, xm23_cpu, 1
instance = comp, \Mux118~10 , Mux118~10, xm23_cpu, 1
instance = comp, \Mux118~11 , Mux118~11, xm23_cpu, 1
instance = comp, \Mux118~14 , Mux118~14, xm23_cpu, 1
instance = comp, \Mux118~15 , Mux118~15, xm23_cpu, 1
instance = comp, \Mux118~12 , Mux118~12, xm23_cpu, 1
instance = comp, \Mux118~13 , Mux118~13, xm23_cpu, 1
instance = comp, \Mux118~16 , Mux118~16, xm23_cpu, 1
instance = comp, \Mux118~19 , Mux118~19, xm23_cpu, 1
instance = comp, \Mux118~20 , Mux118~20, xm23_cpu, 1
instance = comp, \Mux118~21 , Mux118~21, xm23_cpu, 1
instance = comp, \reg_file~848 , reg_file~848, xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~0 , sxt_ext|out[0]~0, xm23_cpu, 1
instance = comp, \sxt_ext|out[9]~16 , sxt_ext|out[9]~16, xm23_cpu, 1
instance = comp, \reg_file~1104 , reg_file~1104, xm23_cpu, 1
instance = comp, \reg_file~1105 , reg_file~1105, xm23_cpu, 1
instance = comp, \reg_file~1106 , reg_file~1106, xm23_cpu, 1
instance = comp, \reg_file[0][9] , reg_file[0][9], xm23_cpu, 1
instance = comp, \Mux38~2 , Mux38~2, xm23_cpu, 1
instance = comp, \Mux38~3 , Mux38~3, xm23_cpu, 1
instance = comp, \Mux38~4 , Mux38~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux5~1 , byte_manipulator|Mux5~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[1] , byte_manipulator|dst_out[1], xm23_cpu, 1
instance = comp, \reg_file~1252 , reg_file~1252, xm23_cpu, 1
instance = comp, \reg_file~1253 , reg_file~1253, xm23_cpu, 1
instance = comp, \reg_file~1254 , reg_file~1254, xm23_cpu, 1
instance = comp, \reg_file~1255 , reg_file~1255, xm23_cpu, 1
instance = comp, \reg_file~1256 , reg_file~1256, xm23_cpu, 1
instance = comp, \reg_file[15][1] , reg_file[15][1], xm23_cpu, 1
instance = comp, \reg_file~1468 , reg_file~1468, xm23_cpu, 1
instance = comp, \Mux126~8 , Mux126~8, xm23_cpu, 1
instance = comp, \reg_file~1233 , reg_file~1233, xm23_cpu, 1
instance = comp, \reg_file~1234 , reg_file~1234, xm23_cpu, 1
instance = comp, \reg_file~679 , reg_file~679, xm23_cpu, 1
instance = comp, \reg_file~1235 , reg_file~1235, xm23_cpu, 1
instance = comp, \reg_file~1236 , reg_file~1236, xm23_cpu, 1
instance = comp, \reg_file~1237 , reg_file~1237, xm23_cpu, 1
instance = comp, \reg_file~1238 , reg_file~1238, xm23_cpu, 1
instance = comp, \reg_file~1239 , reg_file~1239, xm23_cpu, 1
instance = comp, \reg_file[10][1] , reg_file[10][1], xm23_cpu, 1
instance = comp, \reg_file~1461 , reg_file~1461, xm23_cpu, 1
instance = comp, \reg_file~680 , reg_file~680, xm23_cpu, 1
instance = comp, \reg_file~1246 , reg_file~1246, xm23_cpu, 1
instance = comp, \reg_file~1247 , reg_file~1247, xm23_cpu, 1
instance = comp, \reg_file[8][1]~84 , reg_file[8][1]~84, xm23_cpu, 1
instance = comp, \reg_file[8][1] , reg_file[8][1], xm23_cpu, 1
instance = comp, \reg_file~1463 , reg_file~1463, xm23_cpu, 1
instance = comp, \reg_file~678 , reg_file~678, xm23_cpu, 1
instance = comp, \reg_file~1242 , reg_file~1242, xm23_cpu, 1
instance = comp, \reg_file~1243 , reg_file~1243, xm23_cpu, 1
instance = comp, \reg_file[12][1]~82 , reg_file[12][1]~82, xm23_cpu, 1
instance = comp, \reg_file[12][1] , reg_file[12][1], xm23_cpu, 1
instance = comp, \reg_file~1462 , reg_file~1462, xm23_cpu, 1
instance = comp, \Mux126~0 , Mux126~0, xm23_cpu, 1
instance = comp, \reg_file~681 , reg_file~681, xm23_cpu, 1
instance = comp, \reg_file~1250 , reg_file~1250, xm23_cpu, 1
instance = comp, \reg_file~1251 , reg_file~1251, xm23_cpu, 1
instance = comp, \reg_file[14][1]~86 , reg_file[14][1]~86, xm23_cpu, 1
instance = comp, \reg_file[14][1] , reg_file[14][1], xm23_cpu, 1
instance = comp, \reg_file~1464 , reg_file~1464, xm23_cpu, 1
instance = comp, \Mux126~1 , Mux126~1, xm23_cpu, 1
instance = comp, \Mux126~2 , Mux126~2, xm23_cpu, 1
instance = comp, \Mux126~3 , Mux126~3, xm23_cpu, 1
instance = comp, \Mux126~4 , Mux126~4, xm23_cpu, 1
instance = comp, \Mux126~5 , Mux126~5, xm23_cpu, 1
instance = comp, \Mux126~6 , Mux126~6, xm23_cpu, 1
instance = comp, \Mux126~9 , Mux126~9, xm23_cpu, 1
instance = comp, \reg_file~1469 , reg_file~1469, xm23_cpu, 1
instance = comp, \reg_file~1476 , reg_file~1476, xm23_cpu, 1
instance = comp, \reg_file~1040 , reg_file~1040, xm23_cpu, 1
instance = comp, \reg_file~1041 , reg_file~1041, xm23_cpu, 1
instance = comp, \reg_file[6][1]~37 , reg_file[6][1]~37, xm23_cpu, 1
instance = comp, \reg_file[6][1] , reg_file[6][1], xm23_cpu, 1
instance = comp, \reg_file~689 , reg_file~689, xm23_cpu, 1
instance = comp, \Mux126~17 , Mux126~17, xm23_cpu, 1
instance = comp, \Mux126~18 , Mux126~18, xm23_cpu, 1
instance = comp, \reg_file~687 , reg_file~687, xm23_cpu, 1
instance = comp, \reg_file~1042 , reg_file~1042, xm23_cpu, 1
instance = comp, \reg_file~1043 , reg_file~1043, xm23_cpu, 1
instance = comp, \reg_file[0][1]~34 , reg_file[0][1]~34, xm23_cpu, 1
instance = comp, \reg_file[0][1] , reg_file[0][1], xm23_cpu, 1
instance = comp, \reg_file~1474 , reg_file~1474, xm23_cpu, 1
instance = comp, \reg_file~686 , reg_file~686, xm23_cpu, 1
instance = comp, \reg_file~1034 , reg_file~1034, xm23_cpu, 1
instance = comp, \reg_file~1035 , reg_file~1035, xm23_cpu, 1
instance = comp, \reg_file[1][1]~33 , reg_file[1][1]~33, xm23_cpu, 1
instance = comp, \reg_file[1][1] , reg_file[1][1], xm23_cpu, 1
instance = comp, \reg_file~1475 , reg_file~1475, xm23_cpu, 1
instance = comp, \Mux126~14 , Mux126~14, xm23_cpu, 1
instance = comp, \Mux126~15 , Mux126~15, xm23_cpu, 1
instance = comp, \reg_file~1473 , reg_file~1473, xm23_cpu, 1
instance = comp, \reg_file~685 , reg_file~685, xm23_cpu, 1
instance = comp, \reg_file~1038 , reg_file~1038, xm23_cpu, 1
instance = comp, \reg_file~1039 , reg_file~1039, xm23_cpu, 1
instance = comp, \reg_file[4][1]~38 , reg_file[4][1]~38, xm23_cpu, 1
instance = comp, \reg_file[4][1] , reg_file[4][1], xm23_cpu, 1
instance = comp, \reg_file~1472 , reg_file~1472, xm23_cpu, 1
instance = comp, \Mux126~12 , Mux126~12, xm23_cpu, 1
instance = comp, \Mux126~13 , Mux126~13, xm23_cpu, 1
instance = comp, \Mux126~16 , Mux126~16, xm23_cpu, 1
instance = comp, \reg_file~683 , reg_file~683, xm23_cpu, 1
instance = comp, \reg_file~1030 , reg_file~1030, xm23_cpu, 1
instance = comp, \reg_file~1031 , reg_file~1031, xm23_cpu, 1
instance = comp, \reg_file[2][1]~32 , reg_file[2][1]~32, xm23_cpu, 1
instance = comp, \reg_file[2][1] , reg_file[2][1], xm23_cpu, 1
instance = comp, \reg_file~1470 , reg_file~1470, xm23_cpu, 1
instance = comp, \Mux126~10 , Mux126~10, xm23_cpu, 1
instance = comp, \Mux126~11 , Mux126~11, xm23_cpu, 1
instance = comp, \Mux126~19 , Mux126~19, xm23_cpu, 1
instance = comp, \Mux126~20 , Mux126~20, xm23_cpu, 1
instance = comp, \Mux126~21 , Mux126~21, xm23_cpu, 1
instance = comp, \reg_file~1257 , reg_file~1257, xm23_cpu, 1
instance = comp, \reg_file~1258 , reg_file~1258, xm23_cpu, 1
instance = comp, \reg_file[16][1]~87 , reg_file[16][1]~87, xm23_cpu, 1
instance = comp, \reg_file~1028 , reg_file~1028, xm23_cpu, 1
instance = comp, \reg_file[16][0]~1029 , reg_file[16][0]~1029, xm23_cpu, 1
instance = comp, \reg_file[16][1] , reg_file[16][1], xm23_cpu, 1
instance = comp, \s_bus[1]~157 , s_bus[1]~157, xm23_cpu, 1
instance = comp, \s_bus[1]~158 , s_bus[1]~158, xm23_cpu, 1
instance = comp, \s_bus[1]~164 , s_bus[1]~164, xm23_cpu, 1
instance = comp, \s_bus[1]~165 , s_bus[1]~165, xm23_cpu, 1
instance = comp, \s_bus[1]~161 , s_bus[1]~161, xm23_cpu, 1
instance = comp, \s_bus[1]~162 , s_bus[1]~162, xm23_cpu, 1
instance = comp, \s_bus[1]~159 , s_bus[1]~159, xm23_cpu, 1
instance = comp, \s_bus[1]~160 , s_bus[1]~160, xm23_cpu, 1
instance = comp, \s_bus[1]~163 , s_bus[1]~163, xm23_cpu, 1
instance = comp, \s_bus[1]~166 , s_bus[1]~166, xm23_cpu, 1
instance = comp, \s_bus[1]~167 , s_bus[1]~167, xm23_cpu, 1
instance = comp, \sxt_ext|out[1]~1 , sxt_ext|out[1]~1, xm23_cpu, 1
instance = comp, \s_bus[1]~168 , s_bus[1]~168, xm23_cpu, 1
instance = comp, \reg_file~1265 , reg_file~1265, xm23_cpu, 1
instance = comp, \reg_file~1266 , reg_file~1266, xm23_cpu, 1
instance = comp, \reg_file~742 , reg_file~742, xm23_cpu, 1
instance = comp, \reg_file~1735 , reg_file~1735, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector137~0 , ctrl_unit|Selector137~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0]~feeder , ctrl_unit|addr_rnum_src[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[0] , ctrl_unit|addr_rnum_src[0], xm23_cpu, 1
instance = comp, \mar~90 , mar~90, xm23_cpu, 1
instance = comp, \mar~91 , mar~91, xm23_cpu, 1
instance = comp, \mar~88 , mar~88, xm23_cpu, 1
instance = comp, \mar~89 , mar~89, xm23_cpu, 1
instance = comp, \mar~112 , mar~112, xm23_cpu, 1
instance = comp, \mar~28 , mar~28, xm23_cpu, 1
instance = comp, \mar~92 , mar~92, xm23_cpu, 1
instance = comp, \mar~93 , mar~93, xm23_cpu, 1
instance = comp, \mar[6] , mar[6], xm23_cpu, 1
instance = comp, \SW[6]~input , SW[6]~input, xm23_cpu, 1
instance = comp, \Add0~7 , Add0~7, xm23_cpu, 1
instance = comp, \Add0~22 , Add0~22, xm23_cpu, 1
instance = comp, \Add0~24 , Add0~24, xm23_cpu, 1
instance = comp, \Add0~26 , Add0~26, xm23_cpu, 1
instance = comp, \SW[7]~input , SW[7]~input, xm23_cpu, 1
instance = comp, \mar[7] , mar[7], xm23_cpu, 1
instance = comp, \Add0~6 , Add0~6, xm23_cpu, 1
instance = comp, \Add0~28 , Add0~28, xm23_cpu, 1
instance = comp, \SW[8]~input , SW[8]~input, xm23_cpu, 1
instance = comp, \mar~82 , mar~82, xm23_cpu, 1
instance = comp, \mar~83 , mar~83, xm23_cpu, 1
instance = comp, \mar~84 , mar~84, xm23_cpu, 1
instance = comp, \mar~85 , mar~85, xm23_cpu, 1
instance = comp, \mar~86 , mar~86, xm23_cpu, 1
instance = comp, \mar~87 , mar~87, xm23_cpu, 1
instance = comp, \mar[8] , mar[8], xm23_cpu, 1
instance = comp, \Add0~5 , Add0~5, xm23_cpu, 1
instance = comp, \Add0~30 , Add0~30, xm23_cpu, 1
instance = comp, \mar~54 , mar~54, xm23_cpu, 1
instance = comp, \mar~55 , mar~55, xm23_cpu, 1
instance = comp, \mar~52 , mar~52, xm23_cpu, 1
instance = comp, \mar~53 , mar~53, xm23_cpu, 1
instance = comp, \mar~56 , mar~56, xm23_cpu, 1
instance = comp, \mar~57 , mar~57, xm23_cpu, 1
instance = comp, \mar[9] , mar[9], xm23_cpu, 1
instance = comp, \SW[9]~input , SW[9]~input, xm23_cpu, 1
instance = comp, \Add0~4 , Add0~4, xm23_cpu, 1
instance = comp, \Add0~32 , Add0~32, xm23_cpu, 1
instance = comp, \reg_file~1660 , reg_file~1660, xm23_cpu, 1
instance = comp, \reg_file~1144 , reg_file~1144, xm23_cpu, 1
instance = comp, \reg_file[2][10] , reg_file[2][10], xm23_cpu, 1
instance = comp, \reg_file~1663 , reg_file~1663, xm23_cpu, 1
instance = comp, \reg_file~1145 , reg_file~1145, xm23_cpu, 1
instance = comp, \reg_file[1][10] , reg_file[1][10], xm23_cpu, 1
instance = comp, \reg_file~1662 , reg_file~1662, xm23_cpu, 1
instance = comp, \reg_file~1146 , reg_file~1146, xm23_cpu, 1
instance = comp, \reg_file[0][10] , reg_file[0][10], xm23_cpu, 1
instance = comp, \mar~76 , mar~76, xm23_cpu, 1
instance = comp, \mar~77 , mar~77, xm23_cpu, 1
instance = comp, \reg_file~1659 , reg_file~1659, xm23_cpu, 1
instance = comp, \reg_file~1148 , reg_file~1148, xm23_cpu, 1
instance = comp, \reg_file[5][10] , reg_file[5][10], xm23_cpu, 1
instance = comp, \reg_file~1648 , reg_file~1648, xm23_cpu, 1
instance = comp, \reg_file~870 , reg_file~870, xm23_cpu, 1
instance = comp, \reg_file[7][10] , reg_file[7][10], xm23_cpu, 1
instance = comp, \reg_file~1658 , reg_file~1658, xm23_cpu, 1
instance = comp, \reg_file~1150 , reg_file~1150, xm23_cpu, 1
instance = comp, \reg_file[4][10] , reg_file[4][10], xm23_cpu, 1
instance = comp, \reg_file~1664 , reg_file~1664, xm23_cpu, 1
instance = comp, \reg_file~1149 , reg_file~1149, xm23_cpu, 1
instance = comp, \reg_file[6][10] , reg_file[6][10], xm23_cpu, 1
instance = comp, \mar~78 , mar~78, xm23_cpu, 1
instance = comp, \mar~79 , mar~79, xm23_cpu, 1
instance = comp, \mar~80 , mar~80, xm23_cpu, 1
instance = comp, \mar~81 , mar~81, xm23_cpu, 1
instance = comp, \mar[10] , mar[10], xm23_cpu, 1
instance = comp, \SW[10]~input , SW[10]~input, xm23_cpu, 1
instance = comp, \Add0~3 , Add0~3, xm23_cpu, 1
instance = comp, \Add0~34 , Add0~34, xm23_cpu, 1
instance = comp, \mar~72 , mar~72, xm23_cpu, 1
instance = comp, \mar~73 , mar~73, xm23_cpu, 1
instance = comp, \mar~70 , mar~70, xm23_cpu, 1
instance = comp, \mar~71 , mar~71, xm23_cpu, 1
instance = comp, \mar~74 , mar~74, xm23_cpu, 1
instance = comp, \mar~75 , mar~75, xm23_cpu, 1
instance = comp, \mar[11] , mar[11], xm23_cpu, 1
instance = comp, \SW[11]~input , SW[11]~input, xm23_cpu, 1
instance = comp, \Add0~2 , Add0~2, xm23_cpu, 1
instance = comp, \Add0~36 , Add0~36, xm23_cpu, 1
instance = comp, \SW[12]~input , SW[12]~input, xm23_cpu, 1
instance = comp, \mar~60 , mar~60, xm23_cpu, 1
instance = comp, \mar~61 , mar~61, xm23_cpu, 1
instance = comp, \mar~58 , mar~58, xm23_cpu, 1
instance = comp, \mar~59 , mar~59, xm23_cpu, 1
instance = comp, \mar~62 , mar~62, xm23_cpu, 1
instance = comp, \mar~63 , mar~63, xm23_cpu, 1
instance = comp, \mar[12] , mar[12], xm23_cpu, 1
instance = comp, \Add0~1 , Add0~1, xm23_cpu, 1
instance = comp, \Add0~38 , Add0~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a34 , ram|memory_rtl_0|auto_generated|ram_block1a34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a42 , ram|memory_rtl_0|auto_generated|ram_block1a42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~21 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a58 , ram|memory_rtl_0|auto_generated|ram_block1a58, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a50 , ram|memory_rtl_0|auto_generated|ram_block1a50, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~22 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode864w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a26 , ram|memory_rtl_0|auto_generated|ram_block1a26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode854w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a18 , ram|memory_rtl_0|auto_generated|ram_block1a18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~19 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode827w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a2 , ram|memory_rtl_0|auto_generated|ram_block1a2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0 , ram|memory_rtl_0|auto_generated|decode3|w_anode844w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a10 , ram|memory_rtl_0|auto_generated|ram_block1a10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~18 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~20 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[2]~23 , ram|memory_rtl_0|auto_generated|mux4|result_node[2]~23, xm23_cpu, 1
instance = comp, \reg_file~1661 , reg_file~1661, xm23_cpu, 1
instance = comp, \reg_file~1147 , reg_file~1147, xm23_cpu, 1
instance = comp, \reg_file[3][10] , reg_file[3][10], xm23_cpu, 1
instance = comp, \Mux37~2 , Mux37~2, xm23_cpu, 1
instance = comp, \Mux37~3 , Mux37~3, xm23_cpu, 1
instance = comp, \Mux37~0 , Mux37~0, xm23_cpu, 1
instance = comp, \Mux37~1 , Mux37~1, xm23_cpu, 1
instance = comp, \Mux37~4 , Mux37~4, xm23_cpu, 1
instance = comp, \ID|ImByte[2] , ID|ImByte[2], xm23_cpu, 1
instance = comp, \reg_file~750 , reg_file~750, xm23_cpu, 1
instance = comp, \reg_file~1522 , reg_file~1522, xm23_cpu, 1
instance = comp, \reg_file~1052 , reg_file~1052, xm23_cpu, 1
instance = comp, \reg_file~1053 , reg_file~1053, xm23_cpu, 1
instance = comp, \reg_file[5][2]~43 , reg_file[5][2]~43, xm23_cpu, 1
instance = comp, \reg_file[5][2] , reg_file[5][2], xm23_cpu, 1
instance = comp, \reg_file~751 , reg_file~751, xm23_cpu, 1
instance = comp, \reg_file~1521 , reg_file~1521, xm23_cpu, 1
instance = comp, \reg_file~1056 , reg_file~1056, xm23_cpu, 1
instance = comp, \reg_file~1057 , reg_file~1057, xm23_cpu, 1
instance = comp, \reg_file[4][2]~45 , reg_file[4][2]~45, xm23_cpu, 1
instance = comp, \reg_file[4][2] , reg_file[4][2], xm23_cpu, 1
instance = comp, \reg_file~757 , reg_file~757, xm23_cpu, 1
instance = comp, \reg_file~1527 , reg_file~1527, xm23_cpu, 1
instance = comp, \reg_file~1054 , reg_file~1054, xm23_cpu, 1
instance = comp, \reg_file~1055 , reg_file~1055, xm23_cpu, 1
instance = comp, \reg_file[6][2]~44 , reg_file[6][2]~44, xm23_cpu, 1
instance = comp, \reg_file[6][2] , reg_file[6][2], xm23_cpu, 1
instance = comp, \Mux45~0 , Mux45~0, xm23_cpu, 1
instance = comp, \Mux45~1 , Mux45~1, xm23_cpu, 1
instance = comp, \reg_file~754 , reg_file~754, xm23_cpu, 1
instance = comp, \reg_file~1526 , reg_file~1526, xm23_cpu, 1
instance = comp, \reg_file~1046 , reg_file~1046, xm23_cpu, 1
instance = comp, \reg_file~1047 , reg_file~1047, xm23_cpu, 1
instance = comp, \reg_file[1][2]~40 , reg_file[1][2]~40, xm23_cpu, 1
instance = comp, \reg_file[1][2] , reg_file[1][2], xm23_cpu, 1
instance = comp, \Mux45~2 , Mux45~2, xm23_cpu, 1
instance = comp, \reg_file~753 , reg_file~753, xm23_cpu, 1
instance = comp, \reg_file~1523 , reg_file~1523, xm23_cpu, 1
instance = comp, \reg_file~1044 , reg_file~1044, xm23_cpu, 1
instance = comp, \reg_file~1045 , reg_file~1045, xm23_cpu, 1
instance = comp, \reg_file[2][2]~39 , reg_file[2][2]~39, xm23_cpu, 1
instance = comp, \reg_file[2][2] , reg_file[2][2], xm23_cpu, 1
instance = comp, \Mux45~3 , Mux45~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux10~0 , byte_manipulator|Mux10~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~0 , byte_manipulator|Mux4~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux4~1 , byte_manipulator|Mux4~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[2] , byte_manipulator|dst_out[2], xm23_cpu, 1
instance = comp, \reg_file~1267 , reg_file~1267, xm23_cpu, 1
instance = comp, \reg_file~1268 , reg_file~1268, xm23_cpu, 1
instance = comp, \reg_file~1269 , reg_file~1269, xm23_cpu, 1
instance = comp, \reg_file~1270 , reg_file~1270, xm23_cpu, 1
instance = comp, \reg_file~1271 , reg_file~1271, xm23_cpu, 1
instance = comp, \reg_file[11][2] , reg_file[11][2], xm23_cpu, 1
instance = comp, \s_bus[2]~152 , s_bus[2]~152, xm23_cpu, 1
instance = comp, \s_bus[2]~153 , s_bus[2]~153, xm23_cpu, 1
instance = comp, \reg_file~744 , reg_file~744, xm23_cpu, 1
instance = comp, \reg_file~1518 , reg_file~1518, xm23_cpu, 1
instance = comp, \reg_file~1263 , reg_file~1263, xm23_cpu, 1
instance = comp, \reg_file~1264 , reg_file~1264, xm23_cpu, 1
instance = comp, \reg_file[9][2]~90 , reg_file[9][2]~90, xm23_cpu, 1
instance = comp, \reg_file[9][2] , reg_file[9][2], xm23_cpu, 1
instance = comp, \reg_file~743 , reg_file~743, xm23_cpu, 1
instance = comp, \reg_file~1516 , reg_file~1516, xm23_cpu, 1
instance = comp, \reg_file~1276 , reg_file~1276, xm23_cpu, 1
instance = comp, \reg_file~1277 , reg_file~1277, xm23_cpu, 1
instance = comp, \reg_file[13][2]~93 , reg_file[13][2]~93, xm23_cpu, 1
instance = comp, \reg_file[13][2] , reg_file[13][2], xm23_cpu, 1
instance = comp, \s_bus[2]~147 , s_bus[2]~147, xm23_cpu, 1
instance = comp, \s_bus[2]~148 , s_bus[2]~148, xm23_cpu, 1
instance = comp, \reg_file~747 , reg_file~747, xm23_cpu, 1
instance = comp, \reg_file~1512 , reg_file~1512, xm23_cpu, 1
instance = comp, \reg_file~1259 , reg_file~1259, xm23_cpu, 1
instance = comp, \reg_file~1260 , reg_file~1260, xm23_cpu, 1
instance = comp, \reg_file[12][2]~88 , reg_file[12][2]~88, xm23_cpu, 1
instance = comp, \reg_file[12][2] , reg_file[12][2], xm23_cpu, 1
instance = comp, \reg_file~748 , reg_file~748, xm23_cpu, 1
instance = comp, \reg_file~1514 , reg_file~1514, xm23_cpu, 1
instance = comp, \reg_file~1272 , reg_file~1272, xm23_cpu, 1
instance = comp, \reg_file~1273 , reg_file~1273, xm23_cpu, 1
instance = comp, \reg_file[8][2]~91 , reg_file[8][2]~91, xm23_cpu, 1
instance = comp, \reg_file[8][2] , reg_file[8][2], xm23_cpu, 1
instance = comp, \s_bus[2]~149 , s_bus[2]~149, xm23_cpu, 1
instance = comp, \s_bus[2]~150 , s_bus[2]~150, xm23_cpu, 1
instance = comp, \s_bus[2]~151 , s_bus[2]~151, xm23_cpu, 1
instance = comp, \reg_file~749 , reg_file~749, xm23_cpu, 1
instance = comp, \reg_file~1515 , reg_file~1515, xm23_cpu, 1
instance = comp, \reg_file~1261 , reg_file~1261, xm23_cpu, 1
instance = comp, \reg_file~1262 , reg_file~1262, xm23_cpu, 1
instance = comp, \reg_file[14][2]~89 , reg_file[14][2]~89, xm23_cpu, 1
instance = comp, \reg_file[14][2] , reg_file[14][2], xm23_cpu, 1
instance = comp, \reg_file~746 , reg_file~746, xm23_cpu, 1
instance = comp, \reg_file~1513 , reg_file~1513, xm23_cpu, 1
instance = comp, \reg_file~1274 , reg_file~1274, xm23_cpu, 1
instance = comp, \reg_file~1275 , reg_file~1275, xm23_cpu, 1
instance = comp, \reg_file[10][2]~92 , reg_file[10][2]~92, xm23_cpu, 1
instance = comp, \reg_file[10][2] , reg_file[10][2], xm23_cpu, 1
instance = comp, \s_bus[2]~145 , s_bus[2]~145, xm23_cpu, 1
instance = comp, \s_bus[2]~146 , s_bus[2]~146, xm23_cpu, 1
instance = comp, \s_bus[2]~154 , s_bus[2]~154, xm23_cpu, 1
instance = comp, \s_bus[2]~155 , s_bus[2]~155, xm23_cpu, 1
instance = comp, \s_bus[2]~156 , s_bus[2]~156, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~12 , arithmetic_logic_unit|ShiftLeft0~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~64 , arithmetic_logic_unit|result~64, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~65 , arithmetic_logic_unit|result~65, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~0 , arithmetic_logic_unit|Mux20~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~2 , arithmetic_logic_unit|Mux20~2, xm23_cpu, 1
instance = comp, \Mux30~7 , Mux30~7, xm23_cpu, 1
instance = comp, \Mux30~8 , Mux30~8, xm23_cpu, 1
instance = comp, \Mux30~0 , Mux30~0, xm23_cpu, 1
instance = comp, \Mux30~1 , Mux30~1, xm23_cpu, 1
instance = comp, \Mux30~2 , Mux30~2, xm23_cpu, 1
instance = comp, \Mux30~3 , Mux30~3, xm23_cpu, 1
instance = comp, \Mux30~4 , Mux30~4, xm23_cpu, 1
instance = comp, \Mux30~5 , Mux30~5, xm23_cpu, 1
instance = comp, \Mux30~6 , Mux30~6, xm23_cpu, 1
instance = comp, \Mux30~9 , Mux30~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~12 , arithmetic_logic_unit|Mux20~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~0 , arithmetic_logic_unit|Add6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~1 , arithmetic_logic_unit|Add9~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~2 , arithmetic_logic_unit|Add9~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~9 , arithmetic_logic_unit|Mux20~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~0 , arithmetic_logic_unit|Add3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~0 , arithmetic_logic_unit|Add4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~6 , arithmetic_logic_unit|Mux20~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~0 , arithmetic_logic_unit|Add1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~0 , arithmetic_logic_unit|Add2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~7 , arithmetic_logic_unit|Mux20~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~8 , arithmetic_logic_unit|Mux20~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~1 , arithmetic_logic_unit|Add7~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~2 , arithmetic_logic_unit|Add7~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~0 , arithmetic_logic_unit|Add5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~5 , arithmetic_logic_unit|Mux20~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~10 , arithmetic_logic_unit|Mux20~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~0 , arithmetic_logic_unit|Add0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~3 , arithmetic_logic_unit|Mux20~3, xm23_cpu, 1
instance = comp, \reg_file~709 , reg_file~709, xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~2 , sxt_ext|out[0]~2, xm23_cpu, 1
instance = comp, \sxt_ext|out[0]~3 , sxt_ext|out[0]~3, xm23_cpu, 1
instance = comp, \reg_file~712 , reg_file~712, xm23_cpu, 1
instance = comp, \reg_file~1489 , reg_file~1489, xm23_cpu, 1
instance = comp, \reg_file~1485 , reg_file~1485, xm23_cpu, 1
instance = comp, \reg_file~701 , reg_file~701, xm23_cpu, 1
instance = comp, \reg_file~926 , reg_file~926, xm23_cpu, 1
instance = comp, \reg_file~928 , reg_file~928, xm23_cpu, 1
instance = comp, \reg_file[11][0]~74 , reg_file[11][0]~74, xm23_cpu, 1
instance = comp, \reg_file[11][0] , reg_file[11][0], xm23_cpu, 1
instance = comp, \reg_file~1483 , reg_file~1483, xm23_cpu, 1
instance = comp, \reg_file~897 , reg_file~897, xm23_cpu, 1
instance = comp, \reg_file~898 , reg_file~898, xm23_cpu, 1
instance = comp, \reg_file~703 , reg_file~703, xm23_cpu, 1
instance = comp, \reg_file~900 , reg_file~900, xm23_cpu, 1
instance = comp, \reg_file~1733 , reg_file~1733, xm23_cpu, 1
instance = comp, \reg_file~901 , reg_file~901, xm23_cpu, 1
instance = comp, \reg_file~903 , reg_file~903, xm23_cpu, 1
instance = comp, \reg_file~902 , reg_file~902, xm23_cpu, 1
instance = comp, \reg_file~904 , reg_file~904, xm23_cpu, 1
instance = comp, \reg_file~905 , reg_file~905, xm23_cpu, 1
instance = comp, \reg_file~906 , reg_file~906, xm23_cpu, 1
instance = comp, \reg_file~907 , reg_file~907, xm23_cpu, 1
instance = comp, \reg_file[9][0] , reg_file[9][0], xm23_cpu, 1
instance = comp, \reg_file~1484 , reg_file~1484, xm23_cpu, 1
instance = comp, \Mux127~8 , Mux127~8, xm23_cpu, 1
instance = comp, \reg_file~702 , reg_file~702, xm23_cpu, 1
instance = comp, \reg_file~998 , reg_file~998, xm23_cpu, 1
instance = comp, \reg_file~1000 , reg_file~1000, xm23_cpu, 1
instance = comp, \reg_file[13][0]~79 , reg_file[13][0]~79, xm23_cpu, 1
instance = comp, \reg_file[13][0] , reg_file[13][0], xm23_cpu, 1
instance = comp, \reg_file~1482 , reg_file~1482, xm23_cpu, 1
instance = comp, \Mux127~9 , Mux127~9, xm23_cpu, 1
instance = comp, \reg_file~706 , reg_file~706, xm23_cpu, 1
instance = comp, \reg_file~934 , reg_file~934, xm23_cpu, 1
instance = comp, \reg_file~936 , reg_file~936, xm23_cpu, 1
instance = comp, \reg_file[12][0]~75 , reg_file[12][0]~75, xm23_cpu, 1
instance = comp, \reg_file[12][0] , reg_file[12][0], xm23_cpu, 1
instance = comp, \reg_file~1478 , reg_file~1478, xm23_cpu, 1
instance = comp, \reg_file~708 , reg_file~708, xm23_cpu, 1
instance = comp, \reg_file~958 , reg_file~958, xm23_cpu, 1
instance = comp, \reg_file~960 , reg_file~960, xm23_cpu, 1
instance = comp, \reg_file[14][0]~76 , reg_file[14][0]~76, xm23_cpu, 1
instance = comp, \reg_file[14][0] , reg_file[14][0], xm23_cpu, 1
instance = comp, \reg_file~1481 , reg_file~1481, xm23_cpu, 1
instance = comp, \reg_file~707 , reg_file~707, xm23_cpu, 1
instance = comp, \reg_file~966 , reg_file~966, xm23_cpu, 1
instance = comp, \reg_file~968 , reg_file~968, xm23_cpu, 1
instance = comp, \reg_file[8][0]~77 , reg_file[8][0]~77, xm23_cpu, 1
instance = comp, \reg_file[8][0] , reg_file[8][0], xm23_cpu, 1
instance = comp, \reg_file~1480 , reg_file~1480, xm23_cpu, 1
instance = comp, \reg_file~705 , reg_file~705, xm23_cpu, 1
instance = comp, \reg_file~990 , reg_file~990, xm23_cpu, 1
instance = comp, \reg_file~992 , reg_file~992, xm23_cpu, 1
instance = comp, \reg_file[10][0]~78 , reg_file[10][0]~78, xm23_cpu, 1
instance = comp, \reg_file[10][0] , reg_file[10][0], xm23_cpu, 1
instance = comp, \reg_file~1479 , reg_file~1479, xm23_cpu, 1
instance = comp, \Mux127~3 , Mux127~3, xm23_cpu, 1
instance = comp, \Mux127~4 , Mux127~4, xm23_cpu, 1
instance = comp, \Mux127~5 , Mux127~5, xm23_cpu, 1
instance = comp, \Mux127~6 , Mux127~6, xm23_cpu, 1
instance = comp, \Mux127~7 , Mux127~7, xm23_cpu, 1
instance = comp, \Mux127~1 , Mux127~1, xm23_cpu, 1
instance = comp, \Mux127~2 , Mux127~2, xm23_cpu, 1
instance = comp, \Mux127~10 , Mux127~10, xm23_cpu, 1
instance = comp, \reg_file~1486 , reg_file~1486, xm23_cpu, 1
instance = comp, \reg_file~1494 , reg_file~1494, xm23_cpu, 1
instance = comp, \reg_file~716 , reg_file~716, xm23_cpu, 1
instance = comp, \reg_file~942 , reg_file~942, xm23_cpu, 1
instance = comp, \reg_file~944 , reg_file~944, xm23_cpu, 1
instance = comp, \reg_file[6][0]~30 , reg_file[6][0]~30, xm23_cpu, 1
instance = comp, \reg_file[6][0] , reg_file[6][0], xm23_cpu, 1
instance = comp, \reg_file~1493 , reg_file~1493, xm23_cpu, 1
instance = comp, \reg_file~715 , reg_file~715, xm23_cpu, 1
instance = comp, \Mux127~18 , Mux127~18, xm23_cpu, 1
instance = comp, \Mux127~19 , Mux127~19, xm23_cpu, 1
instance = comp, \reg_file~1491 , reg_file~1491, xm23_cpu, 1
instance = comp, \reg_file~714 , reg_file~714, xm23_cpu, 1
instance = comp, \Mux127~15 , Mux127~15, xm23_cpu, 1
instance = comp, \reg_file~713 , reg_file~713, xm23_cpu, 1
instance = comp, \reg_file~918 , reg_file~918, xm23_cpu, 1
instance = comp, \reg_file~920 , reg_file~920, xm23_cpu, 1
instance = comp, \reg_file[1][0]~26 , reg_file[1][0]~26, xm23_cpu, 1
instance = comp, \reg_file[1][0] , reg_file[1][0], xm23_cpu, 1
instance = comp, \reg_file~1492 , reg_file~1492, xm23_cpu, 1
instance = comp, \Mux127~16 , Mux127~16, xm23_cpu, 1
instance = comp, \reg_file~711 , reg_file~711, xm23_cpu, 1
instance = comp, \reg_file~910 , reg_file~910, xm23_cpu, 1
instance = comp, \reg_file~912 , reg_file~912, xm23_cpu, 1
instance = comp, \reg_file[3][0]~28 , reg_file[3][0]~28, xm23_cpu, 1
instance = comp, \reg_file[3][0] , reg_file[3][0], xm23_cpu, 1
instance = comp, \reg_file~1490 , reg_file~1490, xm23_cpu, 1
instance = comp, \Mux127~13 , Mux127~13, xm23_cpu, 1
instance = comp, \Mux127~14 , Mux127~14, xm23_cpu, 1
instance = comp, \Mux127~17 , Mux127~17, xm23_cpu, 1
instance = comp, \reg_file~1487 , reg_file~1487, xm23_cpu, 1
instance = comp, \reg_file~950 , reg_file~950, xm23_cpu, 1
instance = comp, \reg_file~952 , reg_file~952, xm23_cpu, 1
instance = comp, \reg_file[4][0]~31 , reg_file[4][0]~31, xm23_cpu, 1
instance = comp, \reg_file[4][0] , reg_file[4][0], xm23_cpu, 1
instance = comp, \reg_file~710 , reg_file~710, xm23_cpu, 1
instance = comp, \Mux127~11 , Mux127~11, xm23_cpu, 1
instance = comp, \reg_file~1488 , reg_file~1488, xm23_cpu, 1
instance = comp, \Mux127~12 , Mux127~12, xm23_cpu, 1
instance = comp, \Mux127~20 , Mux127~20, xm23_cpu, 1
instance = comp, \Mux127~21 , Mux127~21, xm23_cpu, 1
instance = comp, \Mux127~22 , Mux127~22, xm23_cpu, 1
instance = comp, \reg_file~974 , reg_file~974, xm23_cpu, 1
instance = comp, \reg_file~976 , reg_file~976, xm23_cpu, 1
instance = comp, \reg_file[2][0]~25 , reg_file[2][0]~25, xm23_cpu, 1
instance = comp, \reg_file[2][0] , reg_file[2][0], xm23_cpu, 1
instance = comp, \Mux47~2 , Mux47~2, xm23_cpu, 1
instance = comp, \Mux47~3 , Mux47~3, xm23_cpu, 1
instance = comp, \Mux47~0 , Mux47~0, xm23_cpu, 1
instance = comp, \Mux47~1 , Mux47~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux8~0 , byte_manipulator|Mux8~0, xm23_cpu, 1
instance = comp, \ID|ImByte[0] , ID|ImByte[0], xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~0 , byte_manipulator|Mux6~0, xm23_cpu, 1
instance = comp, \Mux39~0 , Mux39~0, xm23_cpu, 1
instance = comp, \Mux39~1 , Mux39~1, xm23_cpu, 1
instance = comp, \Mux39~2 , Mux39~2, xm23_cpu, 1
instance = comp, \Mux39~3 , Mux39~3, xm23_cpu, 1
instance = comp, \Mux39~4 , Mux39~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux6~1 , byte_manipulator|Mux6~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[0] , byte_manipulator|dst_out[0], xm23_cpu, 1
instance = comp, \reg_file~719 , reg_file~719, xm23_cpu, 1
instance = comp, \reg_file~1006 , reg_file~1006, xm23_cpu, 1
instance = comp, \reg_file~1008 , reg_file~1008, xm23_cpu, 1
instance = comp, \reg_file[5][0]~29 , reg_file[5][0]~29, xm23_cpu, 1
instance = comp, \reg_file[5][0] , reg_file[5][0], xm23_cpu, 1
instance = comp, \s_bus[0]~181 , s_bus[0]~181, xm23_cpu, 1
instance = comp, \s_bus[0]~182 , s_bus[0]~182, xm23_cpu, 1
instance = comp, \s_bus[0]~185 , s_bus[0]~185, xm23_cpu, 1
instance = comp, \s_bus[0]~186 , s_bus[0]~186, xm23_cpu, 1
instance = comp, \s_bus[0]~183 , s_bus[0]~183, xm23_cpu, 1
instance = comp, \s_bus[0]~184 , s_bus[0]~184, xm23_cpu, 1
instance = comp, \s_bus[0]~187 , s_bus[0]~187, xm23_cpu, 1
instance = comp, \s_bus[0]~188 , s_bus[0]~188, xm23_cpu, 1
instance = comp, \s_bus[0]~189 , s_bus[0]~189, xm23_cpu, 1
instance = comp, \s_bus[0]~190 , s_bus[0]~190, xm23_cpu, 1
instance = comp, \s_bus[0]~191 , s_bus[0]~191, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~66 , arithmetic_logic_unit|result~66, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~4 , arithmetic_logic_unit|Mux20~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~11 , arithmetic_logic_unit|Mux20~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~13 , arithmetic_logic_unit|Mux20~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~14 , arithmetic_logic_unit|Mux20~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[0] , arithmetic_logic_unit|result[0], xm23_cpu, 1
instance = comp, \reg_file~1013 , reg_file~1013, xm23_cpu, 1
instance = comp, \reg_file~1016 , reg_file~1016, xm23_cpu, 1
instance = comp, \reg_file~1017 , reg_file~1017, xm23_cpu, 1
instance = comp, \reg_file~1019 , reg_file~1019, xm23_cpu, 1
instance = comp, \reg_file~1020 , reg_file~1020, xm23_cpu, 1
instance = comp, \reg_file[15][0] , reg_file[15][0], xm23_cpu, 1
instance = comp, \Mux31~7 , Mux31~7, xm23_cpu, 1
instance = comp, \Mux31~8 , Mux31~8, xm23_cpu, 1
instance = comp, \Mux31~2 , Mux31~2, xm23_cpu, 1
instance = comp, \Mux31~3 , Mux31~3, xm23_cpu, 1
instance = comp, \Mux31~4 , Mux31~4, xm23_cpu, 1
instance = comp, \Mux31~5 , Mux31~5, xm23_cpu, 1
instance = comp, \Mux31~6 , Mux31~6, xm23_cpu, 1
instance = comp, \Mux31~0 , Mux31~0, xm23_cpu, 1
instance = comp, \Mux31~1 , Mux31~1, xm23_cpu, 1
instance = comp, \Mux31~9 , Mux31~9, xm23_cpu, 1
instance = comp, \Mux31~10 , Mux31~10, xm23_cpu, 1
instance = comp, \Mux30~10 , Mux30~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~3 , arithmetic_logic_unit|Equal18~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~4 , arithmetic_logic_unit|Equal18~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~67 , arithmetic_logic_unit|result~67, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~4 , arithmetic_logic_unit|LessThan4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~21 , arithmetic_logic_unit|ShiftLeft0~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~91 , arithmetic_logic_unit|result~91, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~16 , arithmetic_logic_unit|ShiftLeft0~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~26 , arithmetic_logic_unit|ShiftLeft0~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~105 , arithmetic_logic_unit|result~105, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~13 , arithmetic_logic_unit|ShiftLeft0~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~0 , arithmetic_logic_unit|Equal19~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~1 , arithmetic_logic_unit|Equal19~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal19~2 , arithmetic_logic_unit|Equal19~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~17 , arithmetic_logic_unit|ShiftLeft0~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~83 , arithmetic_logic_unit|result~83, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~70 , arithmetic_logic_unit|result~70, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~68 , arithmetic_logic_unit|result~68, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~4 , arithmetic_logic_unit|Equal16~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~27 , arithmetic_logic_unit|ShiftLeft0~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~106 , arithmetic_logic_unit|result~106, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~5 , arithmetic_logic_unit|Equal16~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~6 , arithmetic_logic_unit|Equal16~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~19 , arithmetic_logic_unit|ShiftLeft0~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~89 , arithmetic_logic_unit|result~89, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~18 , arithmetic_logic_unit|ShiftLeft0~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~85 , arithmetic_logic_unit|result~85, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~123 , arithmetic_logic_unit|result~123, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~29 , arithmetic_logic_unit|ShiftLeft0~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~2 , arithmetic_logic_unit|Equal16~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~25 , arithmetic_logic_unit|ShiftLeft0~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~97 , arithmetic_logic_unit|result~97, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~1 , arithmetic_logic_unit|Equal16~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~3 , arithmetic_logic_unit|Equal16~3, xm23_cpu, 1
instance = comp, \Mux20~0 , Mux20~0, xm23_cpu, 1
instance = comp, \Mux20~1 , Mux20~1, xm23_cpu, 1
instance = comp, \Mux20~7 , Mux20~7, xm23_cpu, 1
instance = comp, \Mux20~8 , Mux20~8, xm23_cpu, 1
instance = comp, \Mux20~4 , Mux20~4, xm23_cpu, 1
instance = comp, \Mux20~5 , Mux20~5, xm23_cpu, 1
instance = comp, \Mux20~2 , Mux20~2, xm23_cpu, 1
instance = comp, \Mux20~3 , Mux20~3, xm23_cpu, 1
instance = comp, \Mux20~6 , Mux20~6, xm23_cpu, 1
instance = comp, \Mux20~9 , Mux20~9, xm23_cpu, 1
instance = comp, \Mux20~10 , Mux20~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~20 , arithmetic_logic_unit|ShiftLeft0~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~76 , arithmetic_logic_unit|result~76, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~79 , arithmetic_logic_unit|result~79, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~75 , arithmetic_logic_unit|result~75, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~73 , arithmetic_logic_unit|result~73, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~0 , arithmetic_logic_unit|Equal16~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal16~7 , arithmetic_logic_unit|Equal16~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~121 , arithmetic_logic_unit|result~121, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~116 , arithmetic_logic_unit|result~116, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~0 , arithmetic_logic_unit|Equal18~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~114 , arithmetic_logic_unit|result~114, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~5 , arithmetic_logic_unit|Equal18~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~119 , arithmetic_logic_unit|result~119, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~112 , arithmetic_logic_unit|result~112, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~2 , arithmetic_logic_unit|Equal18~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~16 , arithmetic_logic_unit|temp_result~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~110 , arithmetic_logic_unit|result~110, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~74 , arithmetic_logic_unit|result~74, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~1 , arithmetic_logic_unit|Equal18~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~6 , arithmetic_logic_unit|Equal18~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal18~7 , arithmetic_logic_unit|Equal18~7, xm23_cpu, 1
instance = comp, \psw_in~34 , psw_in~34, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~96 , arithmetic_logic_unit|result~96, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~24 , arithmetic_logic_unit|ShiftLeft0~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~0 , arithmetic_logic_unit|Equal17~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~120 , arithmetic_logic_unit|result~120, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~2 , arithmetic_logic_unit|Equal17~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~28 , arithmetic_logic_unit|ShiftLeft0~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~1 , arithmetic_logic_unit|Equal17~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~3 , arithmetic_logic_unit|Equal17~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal17~4 , arithmetic_logic_unit|Equal17~4, xm23_cpu, 1
instance = comp, \psw_in~35 , psw_in~35, xm23_cpu, 1
instance = comp, \psw_in[1]~40 , psw_in[1]~40, xm23_cpu, 1
instance = comp, \psw_in[1]~41 , psw_in[1]~41, xm23_cpu, 1
instance = comp, \psw_in[1]~37 , psw_in[1]~37, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~2 , arithmetic_logic_unit|Add1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~2 , arithmetic_logic_unit|Add2~2, xm23_cpu, 1
instance = comp, \reg_file~789 , reg_file~789, xm23_cpu, 1
instance = comp, \reg_file~1548 , reg_file~1548, xm23_cpu, 1
instance = comp, \reg_file~1220 , reg_file~1220, xm23_cpu, 1
instance = comp, \reg_file~1221 , reg_file~1221, xm23_cpu, 1
instance = comp, \reg_file[8][4]~18 , reg_file[8][4]~18, xm23_cpu, 1
instance = comp, \reg_file[8][4] , reg_file[8][4], xm23_cpu, 1
instance = comp, \s_bus[4]~5 , s_bus[4]~5, xm23_cpu, 1
instance = comp, \reg_file~788 , reg_file~788, xm23_cpu, 1
instance = comp, \reg_file~1546 , reg_file~1546, xm23_cpu, 1
instance = comp, \reg_file~1222 , reg_file~1222, xm23_cpu, 1
instance = comp, \reg_file~1223 , reg_file~1223, xm23_cpu, 1
instance = comp, \reg_file[12][4]~21 , reg_file[12][4]~21, xm23_cpu, 1
instance = comp, \reg_file[12][4] , reg_file[12][4], xm23_cpu, 1
instance = comp, \s_bus[4]~6 , s_bus[4]~6, xm23_cpu, 1
instance = comp, \reg_file~787 , reg_file~787, xm23_cpu, 1
instance = comp, \reg_file~1547 , reg_file~1547, xm23_cpu, 1
instance = comp, \reg_file~1216 , reg_file~1216, xm23_cpu, 1
instance = comp, \reg_file~1217 , reg_file~1217, xm23_cpu, 1
instance = comp, \reg_file[10][4]~14 , reg_file[10][4]~14, xm23_cpu, 1
instance = comp, \reg_file[10][4] , reg_file[10][4], xm23_cpu, 1
instance = comp, \s_bus[4]~3 , s_bus[4]~3, xm23_cpu, 1
instance = comp, \reg_file~790 , reg_file~790, xm23_cpu, 1
instance = comp, \reg_file~1549 , reg_file~1549, xm23_cpu, 1
instance = comp, \reg_file~1218 , reg_file~1218, xm23_cpu, 1
instance = comp, \reg_file~1219 , reg_file~1219, xm23_cpu, 1
instance = comp, \reg_file[14][4]~17 , reg_file[14][4]~17, xm23_cpu, 1
instance = comp, \reg_file[14][4] , reg_file[14][4], xm23_cpu, 1
instance = comp, \s_bus[4]~4 , s_bus[4]~4, xm23_cpu, 1
instance = comp, \s_bus[4]~7 , s_bus[4]~7, xm23_cpu, 1
instance = comp, \reg_file~786 , reg_file~786, xm23_cpu, 1
instance = comp, \reg_file~1553 , reg_file~1553, xm23_cpu, 1
instance = comp, \reg_file~1226 , reg_file~1226, xm23_cpu, 1
instance = comp, \reg_file~1227 , reg_file~1227, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~0 , byte_manipulator|Mux2~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux2~1 , byte_manipulator|Mux2~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[4] , byte_manipulator|dst_out[4], xm23_cpu, 1
instance = comp, \reg_file~1228 , reg_file~1228, xm23_cpu, 1
instance = comp, \reg_file~1229 , reg_file~1229, xm23_cpu, 1
instance = comp, \reg_file~1230 , reg_file~1230, xm23_cpu, 1
instance = comp, \reg_file[15][4] , reg_file[15][4], xm23_cpu, 1
instance = comp, \reg_file~783 , reg_file~783, xm23_cpu, 1
instance = comp, \reg_file~1551 , reg_file~1551, xm23_cpu, 1
instance = comp, \reg_file~1224 , reg_file~1224, xm23_cpu, 1
instance = comp, \reg_file~1225 , reg_file~1225, xm23_cpu, 1
instance = comp, \reg_file[11][4]~22 , reg_file[11][4]~22, xm23_cpu, 1
instance = comp, \reg_file[11][4] , reg_file[11][4], xm23_cpu, 1
instance = comp, \s_bus[4]~8 , s_bus[4]~8, xm23_cpu, 1
instance = comp, \s_bus[4]~9 , s_bus[4]~9, xm23_cpu, 1
instance = comp, \reg_file~785 , reg_file~785, xm23_cpu, 1
instance = comp, \reg_file~1552 , reg_file~1552, xm23_cpu, 1
instance = comp, \reg_file~1204 , reg_file~1204, xm23_cpu, 1
instance = comp, \reg_file~1206 , reg_file~1206, xm23_cpu, 1
instance = comp, \reg_file[9][4]~11 , reg_file[9][4]~11, xm23_cpu, 1
instance = comp, \reg_file[9][4] , reg_file[9][4], xm23_cpu, 1
instance = comp, \s_bus[4]~1 , s_bus[4]~1, xm23_cpu, 1
instance = comp, \reg_file~1209 , reg_file~1209, xm23_cpu, 1
instance = comp, \reg_file~784 , reg_file~784, xm23_cpu, 1
instance = comp, \reg_file~1210 , reg_file~1210, xm23_cpu, 1
instance = comp, \reg_file~1211 , reg_file~1211, xm23_cpu, 1
instance = comp, \reg_file~1212 , reg_file~1212, xm23_cpu, 1
instance = comp, \reg_file~1213 , reg_file~1213, xm23_cpu, 1
instance = comp, \reg_file~1214 , reg_file~1214, xm23_cpu, 1
instance = comp, \reg_file~1215 , reg_file~1215, xm23_cpu, 1
instance = comp, \reg_file[13][4] , reg_file[13][4], xm23_cpu, 1
instance = comp, \s_bus[4]~2 , s_bus[4]~2, xm23_cpu, 1
instance = comp, \s_bus[4]~10 , s_bus[4]~10, xm23_cpu, 1
instance = comp, \s_bus[4]~11 , s_bus[4]~11, xm23_cpu, 1
instance = comp, \sxt_ext|out[4]~10 , sxt_ext|out[4]~10, xm23_cpu, 1
instance = comp, \sxt_ext|out[4]~11 , sxt_ext|out[4]~11, xm23_cpu, 1
instance = comp, \s_bus[4]~12 , s_bus[4]~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~4 , arithmetic_logic_unit|Add1~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~6 , arithmetic_logic_unit|Add1~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~8 , arithmetic_logic_unit|Add1~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~4 , arithmetic_logic_unit|Add2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~6 , arithmetic_logic_unit|Add2~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~8 , arithmetic_logic_unit|Add2~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~0 , arithmetic_logic_unit|Equal2~0, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[6]~13 , sxt_ext|intermediate[6]~13, xm23_cpu, 1
instance = comp, \s_bus[6]~49 , s_bus[6]~49, xm23_cpu, 1
instance = comp, \s_bus[6]~50 , s_bus[6]~50, xm23_cpu, 1
instance = comp, \s_bus[6]~53 , s_bus[6]~53, xm23_cpu, 1
instance = comp, \s_bus[6]~54 , s_bus[6]~54, xm23_cpu, 1
instance = comp, \s_bus[6]~51 , s_bus[6]~51, xm23_cpu, 1
instance = comp, \s_bus[6]~52 , s_bus[6]~52, xm23_cpu, 1
instance = comp, \s_bus[6]~55 , s_bus[6]~55, xm23_cpu, 1
instance = comp, \s_bus[6]~56 , s_bus[6]~56, xm23_cpu, 1
instance = comp, \s_bus[6]~57 , s_bus[6]~57, xm23_cpu, 1
instance = comp, \s_bus[6]~58 , s_bus[6]~58, xm23_cpu, 1
instance = comp, \s_bus[6]~59 , s_bus[6]~59, xm23_cpu, 1
instance = comp, \s_bus[6]~60 , s_bus[6]~60, xm23_cpu, 1
instance = comp, \s_bus[5]~128 , s_bus[5]~128, xm23_cpu, 1
instance = comp, \s_bus[5]~129 , s_bus[5]~129, xm23_cpu, 1
instance = comp, \s_bus[5]~121 , s_bus[5]~121, xm23_cpu, 1
instance = comp, \s_bus[5]~122 , s_bus[5]~122, xm23_cpu, 1
instance = comp, \s_bus[5]~123 , s_bus[5]~123, xm23_cpu, 1
instance = comp, \s_bus[5]~124 , s_bus[5]~124, xm23_cpu, 1
instance = comp, \s_bus[5]~125 , s_bus[5]~125, xm23_cpu, 1
instance = comp, \s_bus[5]~126 , s_bus[5]~126, xm23_cpu, 1
instance = comp, \s_bus[5]~127 , s_bus[5]~127, xm23_cpu, 1
instance = comp, \s_bus[5]~130 , s_bus[5]~130, xm23_cpu, 1
instance = comp, \s_bus[5]~131 , s_bus[5]~131, xm23_cpu, 1
instance = comp, \s_bus[5]~132 , s_bus[5]~132, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~10 , arithmetic_logic_unit|Add1~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~12 , arithmetic_logic_unit|Add1~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~14 , arithmetic_logic_unit|Add1~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~10 , arithmetic_logic_unit|Add2~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~12 , arithmetic_logic_unit|Add2~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~14 , arithmetic_logic_unit|Add2~14, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[12]~15 , sxt_ext|intermediate[12]~15, xm23_cpu, 1
instance = comp, \reg_file~1686 , reg_file~1686, xm23_cpu, 1
instance = comp, \reg_file~1417 , reg_file~1417, xm23_cpu, 1
instance = comp, \reg_file[13][12] , reg_file[13][12], xm23_cpu, 1
instance = comp, \reg_file~1688 , reg_file~1688, xm23_cpu, 1
instance = comp, \reg_file~1414 , reg_file~1414, xm23_cpu, 1
instance = comp, \reg_file[9][12] , reg_file[9][12], xm23_cpu, 1
instance = comp, \s_bus[12]~13 , s_bus[12]~13, xm23_cpu, 1
instance = comp, \s_bus[12]~14 , s_bus[12]~14, xm23_cpu, 1
instance = comp, \reg_file~1684 , reg_file~1684, xm23_cpu, 1
instance = comp, \reg_file~1415 , reg_file~1415, xm23_cpu, 1
instance = comp, \reg_file[8][12] , reg_file[8][12], xm23_cpu, 1
instance = comp, \reg_file~1682 , reg_file~1682, xm23_cpu, 1
instance = comp, \reg_file~1419 , reg_file~1419, xm23_cpu, 1
instance = comp, \reg_file[12][12] , reg_file[12][12], xm23_cpu, 1
instance = comp, \s_bus[12]~17 , s_bus[12]~17, xm23_cpu, 1
instance = comp, \s_bus[12]~18 , s_bus[12]~18, xm23_cpu, 1
instance = comp, \reg_file~1683 , reg_file~1683, xm23_cpu, 1
instance = comp, \reg_file~1413 , reg_file~1413, xm23_cpu, 1
instance = comp, \reg_file[10][12] , reg_file[10][12], xm23_cpu, 1
instance = comp, \reg_file~1685 , reg_file~1685, xm23_cpu, 1
instance = comp, \reg_file~1418 , reg_file~1418, xm23_cpu, 1
instance = comp, \reg_file[14][12] , reg_file[14][12], xm23_cpu, 1
instance = comp, \s_bus[12]~15 , s_bus[12]~15, xm23_cpu, 1
instance = comp, \s_bus[12]~16 , s_bus[12]~16, xm23_cpu, 1
instance = comp, \s_bus[12]~19 , s_bus[12]~19, xm23_cpu, 1
instance = comp, \reg_file~1689 , reg_file~1689, xm23_cpu, 1
instance = comp, \reg_file~1420 , reg_file~1420, xm23_cpu, 1
instance = comp, \reg_file[15][12] , reg_file[15][12], xm23_cpu, 1
instance = comp, \reg_file~1687 , reg_file~1687, xm23_cpu, 1
instance = comp, \reg_file~1416 , reg_file~1416, xm23_cpu, 1
instance = comp, \reg_file[11][12] , reg_file[11][12], xm23_cpu, 1
instance = comp, \s_bus[12]~20 , s_bus[12]~20, xm23_cpu, 1
instance = comp, \s_bus[12]~21 , s_bus[12]~21, xm23_cpu, 1
instance = comp, \s_bus[12]~22 , s_bus[12]~22, xm23_cpu, 1
instance = comp, \s_bus[12]~23 , s_bus[12]~23, xm23_cpu, 1
instance = comp, \s_bus[12]~24 , s_bus[12]~24, xm23_cpu, 1
instance = comp, \s_bus[11]~85 , s_bus[11]~85, xm23_cpu, 1
instance = comp, \s_bus[11]~86 , s_bus[11]~86, xm23_cpu, 1
instance = comp, \s_bus[11]~92 , s_bus[11]~92, xm23_cpu, 1
instance = comp, \s_bus[11]~93 , s_bus[11]~93, xm23_cpu, 1
instance = comp, \s_bus[11]~89 , s_bus[11]~89, xm23_cpu, 1
instance = comp, \s_bus[11]~90 , s_bus[11]~90, xm23_cpu, 1
instance = comp, \s_bus[11]~87 , s_bus[11]~87, xm23_cpu, 1
instance = comp, \s_bus[11]~88 , s_bus[11]~88, xm23_cpu, 1
instance = comp, \s_bus[11]~91 , s_bus[11]~91, xm23_cpu, 1
instance = comp, \s_bus[11]~94 , s_bus[11]~94, xm23_cpu, 1
instance = comp, \s_bus[11]~95 , s_bus[11]~95, xm23_cpu, 1
instance = comp, \s_bus[11]~96 , s_bus[11]~96, xm23_cpu, 1
instance = comp, \reg_file~1649 , reg_file~1649, xm23_cpu, 1
instance = comp, \reg_file~1403 , reg_file~1403, xm23_cpu, 1
instance = comp, \reg_file[12][10] , reg_file[12][10], xm23_cpu, 1
instance = comp, \reg_file~1651 , reg_file~1651, xm23_cpu, 1
instance = comp, \reg_file~1399 , reg_file~1399, xm23_cpu, 1
instance = comp, \reg_file[8][10] , reg_file[8][10], xm23_cpu, 1
instance = comp, \s_bus[10]~29 , s_bus[10]~29, xm23_cpu, 1
instance = comp, \s_bus[10]~30 , s_bus[10]~30, xm23_cpu, 1
instance = comp, \reg_file~1655 , reg_file~1655, xm23_cpu, 1
instance = comp, \reg_file~1397 , reg_file~1397, xm23_cpu, 1
instance = comp, \reg_file[9][10] , reg_file[9][10], xm23_cpu, 1
instance = comp, \reg_file~1653 , reg_file~1653, xm23_cpu, 1
instance = comp, \reg_file~1402 , reg_file~1402, xm23_cpu, 1
instance = comp, \reg_file[13][10] , reg_file[13][10], xm23_cpu, 1
instance = comp, \s_bus[10]~27 , s_bus[10]~27, xm23_cpu, 1
instance = comp, \s_bus[10]~28 , s_bus[10]~28, xm23_cpu, 1
instance = comp, \s_bus[10]~31 , s_bus[10]~31, xm23_cpu, 1
instance = comp, \reg_file~1652 , reg_file~1652, xm23_cpu, 1
instance = comp, \reg_file~1401 , reg_file~1401, xm23_cpu, 1
instance = comp, \reg_file[14][10] , reg_file[14][10], xm23_cpu, 1
instance = comp, \reg_file~1650 , reg_file~1650, xm23_cpu, 1
instance = comp, \reg_file~1398 , reg_file~1398, xm23_cpu, 1
instance = comp, \reg_file[10][10] , reg_file[10][10], xm23_cpu, 1
instance = comp, \s_bus[10]~25 , s_bus[10]~25, xm23_cpu, 1
instance = comp, \s_bus[10]~26 , s_bus[10]~26, xm23_cpu, 1
instance = comp, \reg_file~1654 , reg_file~1654, xm23_cpu, 1
instance = comp, \reg_file~1400 , reg_file~1400, xm23_cpu, 1
instance = comp, \reg_file[11][10] , reg_file[11][10], xm23_cpu, 1
instance = comp, \s_bus[10]~32 , s_bus[10]~32, xm23_cpu, 1
instance = comp, \reg_file~1656 , reg_file~1656, xm23_cpu, 1
instance = comp, \reg_file~1404 , reg_file~1404, xm23_cpu, 1
instance = comp, \reg_file[15][10] , reg_file[15][10], xm23_cpu, 1
instance = comp, \s_bus[10]~33 , s_bus[10]~33, xm23_cpu, 1
instance = comp, \s_bus[10]~34 , s_bus[10]~34, xm23_cpu, 1
instance = comp, \s_bus[10]~35 , s_bus[10]~35, xm23_cpu, 1
instance = comp, \ID|Mux34~0 , ID|Mux34~0, xm23_cpu, 1
instance = comp, \ID|OFF[9] , ID|OFF[9], xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[10]~10 , sxt_ext|intermediate[10]~10, xm23_cpu, 1
instance = comp, \s_bus[10]~36 , s_bus[10]~36, xm23_cpu, 1
instance = comp, \s_bus[9]~104 , s_bus[9]~104, xm23_cpu, 1
instance = comp, \s_bus[9]~105 , s_bus[9]~105, xm23_cpu, 1
instance = comp, \s_bus[9]~99 , s_bus[9]~99, xm23_cpu, 1
instance = comp, \s_bus[9]~100 , s_bus[9]~100, xm23_cpu, 1
instance = comp, \s_bus[9]~101 , s_bus[9]~101, xm23_cpu, 1
instance = comp, \s_bus[9]~102 , s_bus[9]~102, xm23_cpu, 1
instance = comp, \s_bus[9]~103 , s_bus[9]~103, xm23_cpu, 1
instance = comp, \s_bus[9]~97 , s_bus[9]~97, xm23_cpu, 1
instance = comp, \s_bus[9]~98 , s_bus[9]~98, xm23_cpu, 1
instance = comp, \s_bus[9]~106 , s_bus[9]~106, xm23_cpu, 1
instance = comp, \s_bus[9]~107 , s_bus[9]~107, xm23_cpu, 1
instance = comp, \s_bus[9]~108 , s_bus[9]~108, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[8]~9 , sxt_ext|intermediate[8]~9, xm23_cpu, 1
instance = comp, \s_bus[8]~37 , s_bus[8]~37, xm23_cpu, 1
instance = comp, \s_bus[8]~38 , s_bus[8]~38, xm23_cpu, 1
instance = comp, \s_bus[8]~44 , s_bus[8]~44, xm23_cpu, 1
instance = comp, \s_bus[8]~45 , s_bus[8]~45, xm23_cpu, 1
instance = comp, \s_bus[8]~39 , s_bus[8]~39, xm23_cpu, 1
instance = comp, \s_bus[8]~40 , s_bus[8]~40, xm23_cpu, 1
instance = comp, \s_bus[8]~41 , s_bus[8]~41, xm23_cpu, 1
instance = comp, \s_bus[8]~42 , s_bus[8]~42, xm23_cpu, 1
instance = comp, \s_bus[8]~43 , s_bus[8]~43, xm23_cpu, 1
instance = comp, \s_bus[8]~46 , s_bus[8]~46, xm23_cpu, 1
instance = comp, \s_bus[8]~47 , s_bus[8]~47, xm23_cpu, 1
instance = comp, \sxt_ext|out[8]~17 , sxt_ext|out[8]~17, xm23_cpu, 1
instance = comp, \s_bus[8]~48 , s_bus[8]~48, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~16 , arithmetic_logic_unit|Add1~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~18 , arithmetic_logic_unit|Add1~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~20 , arithmetic_logic_unit|Add1~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~22 , arithmetic_logic_unit|Add1~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~24 , arithmetic_logic_unit|Add1~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~26 , arithmetic_logic_unit|Add1~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~16 , arithmetic_logic_unit|Add2~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~18 , arithmetic_logic_unit|Add2~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~20 , arithmetic_logic_unit|Add2~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~22 , arithmetic_logic_unit|Add2~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~24 , arithmetic_logic_unit|Add2~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~26 , arithmetic_logic_unit|Add2~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~28 , arithmetic_logic_unit|Add1~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~28 , arithmetic_logic_unit|Add2~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~3 , arithmetic_logic_unit|Equal2~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~2 , arithmetic_logic_unit|Equal2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add1~30 , arithmetic_logic_unit|Add1~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add2~30 , arithmetic_logic_unit|Add2~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~1 , arithmetic_logic_unit|Equal2~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal2~4 , arithmetic_logic_unit|Equal2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~6 , arithmetic_logic_unit|Equal8~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~4 , arithmetic_logic_unit|Equal8~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~3 , arithmetic_logic_unit|Equal8~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~5 , arithmetic_logic_unit|Equal8~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~7 , arithmetic_logic_unit|Equal8~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~102 , arithmetic_logic_unit|result~102, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~117 , arithmetic_logic_unit|result~117, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~1 , arithmetic_logic_unit|Equal8~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~107 , arithmetic_logic_unit|result~107, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~98 , arithmetic_logic_unit|result~98, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~94 , arithmetic_logic_unit|result~94, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~88 , arithmetic_logic_unit|result~88, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~0 , arithmetic_logic_unit|Equal8~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~2 , arithmetic_logic_unit|Equal8~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal8~8 , arithmetic_logic_unit|Equal8~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~7 , arithmetic_logic_unit|Mux9~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~4 , arithmetic_logic_unit|Add7~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~6 , arithmetic_logic_unit|Add7~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~8 , arithmetic_logic_unit|Add7~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~10 , arithmetic_logic_unit|Add7~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~0 , arithmetic_logic_unit|Equal4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~12 , arithmetic_logic_unit|Add7~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~14 , arithmetic_logic_unit|Add7~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~16 , arithmetic_logic_unit|Add7~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~18 , arithmetic_logic_unit|Add7~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~20 , arithmetic_logic_unit|Add7~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~22 , arithmetic_logic_unit|Add7~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~24 , arithmetic_logic_unit|Add7~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~26 , arithmetic_logic_unit|Add7~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~28 , arithmetic_logic_unit|Add7~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~30 , arithmetic_logic_unit|Add7~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~3 , arithmetic_logic_unit|Equal4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~2 , arithmetic_logic_unit|Equal4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add7~32 , arithmetic_logic_unit|Add7~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~1 , arithmetic_logic_unit|Equal4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal4~4 , arithmetic_logic_unit|Equal4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~3 , arithmetic_logic_unit|Equal0~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~0 , arithmetic_logic_unit|Equal0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~1 , arithmetic_logic_unit|Equal0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~2 , arithmetic_logic_unit|Equal0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal0~4 , arithmetic_logic_unit|Equal0~4, xm23_cpu, 1
instance = comp, \psw_in~38 , psw_in~38, xm23_cpu, 1
instance = comp, \psw_in~39 , psw_in~39, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~69 , arithmetic_logic_unit|result~69, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~101 , arithmetic_logic_unit|result~101, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~1 , arithmetic_logic_unit|Equal12~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~104 , arithmetic_logic_unit|result~104, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~100 , arithmetic_logic_unit|result~100, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~95 , arithmetic_logic_unit|result~95, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~2 , arithmetic_logic_unit|PSW_o~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~0 , arithmetic_logic_unit|Equal12~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~2 , arithmetic_logic_unit|Equal12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~14 , arithmetic_logic_unit|temp_result~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~15 , arithmetic_logic_unit|temp_result~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~22 , arithmetic_logic_unit|ShiftLeft0~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~13 , arithmetic_logic_unit|temp_result~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~0 , arithmetic_logic_unit|Equal15~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~23 , arithmetic_logic_unit|ShiftLeft0~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~1 , arithmetic_logic_unit|Equal15~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~2 , arithmetic_logic_unit|Equal15~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~3 , arithmetic_logic_unit|Equal15~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal15~4 , arithmetic_logic_unit|Equal15~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~115 , arithmetic_logic_unit|result~115, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~111 , arithmetic_logic_unit|result~111, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~4 , arithmetic_logic_unit|Equal12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~90 , arithmetic_logic_unit|result~90, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~113 , arithmetic_logic_unit|result~113, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~86 , arithmetic_logic_unit|result~86, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~109 , arithmetic_logic_unit|result~109, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~3 , arithmetic_logic_unit|Equal12~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal12~5 , arithmetic_logic_unit|Equal12~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~15 , arithmetic_logic_unit|ShiftLeft0~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~4 , arithmetic_logic_unit|Equal14~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~5 , arithmetic_logic_unit|Equal14~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~20 , arithmetic_logic_unit|temp_result~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|ShiftLeft0~14 , arithmetic_logic_unit|ShiftLeft0~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~12 , arithmetic_logic_unit|temp_result~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~7 , arithmetic_logic_unit|Equal14~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~8 , arithmetic_logic_unit|Equal14~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~17 , arithmetic_logic_unit|temp_result~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~1 , arithmetic_logic_unit|Equal14~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~11 , arithmetic_logic_unit|temp_result~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~18 , arithmetic_logic_unit|temp_result~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~2 , arithmetic_logic_unit|Equal14~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~10 , arithmetic_logic_unit|temp_result~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~0 , arithmetic_logic_unit|Equal14~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~3 , arithmetic_logic_unit|Equal14~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|temp_result~19 , arithmetic_logic_unit|temp_result~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~6 , arithmetic_logic_unit|Equal14~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal14~9 , arithmetic_logic_unit|Equal14~9, xm23_cpu, 1
instance = comp, \psw_in~42 , psw_in~42, xm23_cpu, 1
instance = comp, \psw_in~43 , psw_in~43, xm23_cpu, 1
instance = comp, \psw_in[1]~47 , psw_in[1]~47, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~2 , arithmetic_logic_unit|Add6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~4 , arithmetic_logic_unit|Add6~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~6 , arithmetic_logic_unit|Add6~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~8 , arithmetic_logic_unit|Add6~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~10 , arithmetic_logic_unit|Add6~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~12 , arithmetic_logic_unit|Add6~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add6~14 , arithmetic_logic_unit|Add6~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~1 , arithmetic_logic_unit|Equal7~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~0 , arithmetic_logic_unit|Equal7~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal7~2 , arithmetic_logic_unit|Equal7~2, xm23_cpu, 1
instance = comp, \psw_in[1]~48 , psw_in[1]~48, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~2 , arithmetic_logic_unit|Add5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~4 , arithmetic_logic_unit|Add5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~6 , arithmetic_logic_unit|Add5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~8 , arithmetic_logic_unit|Add5~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~0 , arithmetic_logic_unit|Equal6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~10 , arithmetic_logic_unit|Add5~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~12 , arithmetic_logic_unit|Add5~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~14 , arithmetic_logic_unit|Add5~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~16 , arithmetic_logic_unit|Add5~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~18 , arithmetic_logic_unit|Add5~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~20 , arithmetic_logic_unit|Add5~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~22 , arithmetic_logic_unit|Add5~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~2 , arithmetic_logic_unit|Equal6~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~24 , arithmetic_logic_unit|Add5~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~26 , arithmetic_logic_unit|Add5~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~28 , arithmetic_logic_unit|Add5~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~3 , arithmetic_logic_unit|Equal6~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~1 , arithmetic_logic_unit|Equal6~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal6~4 , arithmetic_logic_unit|Equal6~4, xm23_cpu, 1
instance = comp, \psw_in~49 , psw_in~49, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~2 , arithmetic_logic_unit|Add3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~2 , arithmetic_logic_unit|Add4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~4 , arithmetic_logic_unit|Add3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~4 , arithmetic_logic_unit|Add4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~6 , arithmetic_logic_unit|Add3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~8 , arithmetic_logic_unit|Add3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~6 , arithmetic_logic_unit|Add4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~8 , arithmetic_logic_unit|Add4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~0 , arithmetic_logic_unit|Equal3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~10 , arithmetic_logic_unit|Add3~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~12 , arithmetic_logic_unit|Add3~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add3~14 , arithmetic_logic_unit|Add3~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~10 , arithmetic_logic_unit|Add4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~12 , arithmetic_logic_unit|Add4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add4~14 , arithmetic_logic_unit|Add4~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~1 , arithmetic_logic_unit|Equal3~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal3~2 , arithmetic_logic_unit|Equal3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~4 , arithmetic_logic_unit|Add9~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~6 , arithmetic_logic_unit|Add9~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~8 , arithmetic_logic_unit|Add9~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~10 , arithmetic_logic_unit|Add9~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~12 , arithmetic_logic_unit|Add9~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~14 , arithmetic_logic_unit|Add9~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~1 , arithmetic_logic_unit|Equal5~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add9~16 , arithmetic_logic_unit|Add9~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~0 , arithmetic_logic_unit|Equal5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal5~2 , arithmetic_logic_unit|Equal5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~0 , arithmetic_logic_unit|Equal1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~1 , arithmetic_logic_unit|Equal1~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal1~2 , arithmetic_logic_unit|Equal1~2, xm23_cpu, 1
instance = comp, \psw_in~45 , psw_in~45, xm23_cpu, 1
instance = comp, \psw_in~46 , psw_in~46, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~1 , arithmetic_logic_unit|Equal10~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~93 , arithmetic_logic_unit|result~93, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~99 , arithmetic_logic_unit|result~99, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~108 , arithmetic_logic_unit|result~108, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~0 , arithmetic_logic_unit|Equal10~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~118 , arithmetic_logic_unit|result~118, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~87 , arithmetic_logic_unit|result~87, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~2 , arithmetic_logic_unit|Equal10~2, xm23_cpu, 1
instance = comp, \psw_in~50 , psw_in~50, xm23_cpu, 1
instance = comp, \psw_in[1]~44 , psw_in[1]~44, xm23_cpu, 1
instance = comp, \psw_in~51 , psw_in~51, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~5 , arithmetic_logic_unit|Equal10~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~3 , arithmetic_logic_unit|Equal10~3, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~32 , sxt_ext|out[14]~32, xm23_cpu, 1
instance = comp, \s_bus[14]~61 , s_bus[14]~61, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~92 , arithmetic_logic_unit|result~92, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~4 , arithmetic_logic_unit|Equal10~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~6 , arithmetic_logic_unit|Equal10~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Equal10~7 , arithmetic_logic_unit|Equal10~7, xm23_cpu, 1
instance = comp, \psw_in~52 , psw_in~52, xm23_cpu, 1
instance = comp, \psw_in[1]~36 , psw_in[1]~36, xm23_cpu, 1
instance = comp, \psw_in~53 , psw_in~53, xm23_cpu, 1
instance = comp, \psw_in~54 , psw_in~54, xm23_cpu, 1
instance = comp, \psw_in~58 , psw_in~58, xm23_cpu, 1
instance = comp, \psw_in[1] , psw_in[1], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~9 , ctrl_unit|psw~9, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[1] , ctrl_unit|psw[1], xm23_cpu, 1
instance = comp, \mdr~9 , mdr~9, xm23_cpu, 1
instance = comp, \mdr~10 , mdr~10, xm23_cpu, 1
instance = comp, \mdr~11 , mdr~11, xm23_cpu, 1
instance = comp, \mdr[1]~feeder , mdr[1]~feeder, xm23_cpu, 1
instance = comp, \mdr[1] , mdr[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~18 , ctrl_unit|cex_state~18, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~32 , ctrl_unit|cex_state~32, xm23_cpu, 1
instance = comp, \ID|F[0] , ID|F[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0]~1 , ctrl_unit|cex_state[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[0] , ctrl_unit|cex_state[0], xm23_cpu, 1
instance = comp, \mdr~1 , mdr~1, xm23_cpu, 1
instance = comp, \mdr~2 , mdr~2, xm23_cpu, 1
instance = comp, \mdr~5 , mdr~5, xm23_cpu, 1
instance = comp, \mdr[0] , mdr[0], xm23_cpu, 1
instance = comp, \psw_in~30 , psw_in~30, xm23_cpu, 1
instance = comp, \psw_in~31 , psw_in~31, xm23_cpu, 1
instance = comp, \psw_in~32 , psw_in~32, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~15 , arithmetic_logic_unit|Mux20~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~16 , arithmetic_logic_unit|Mux20~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~17 , arithmetic_logic_unit|Mux20~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~18 , arithmetic_logic_unit|Mux20~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~1 , arithmetic_logic_unit|Mux8~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~2 , arithmetic_logic_unit|Add0~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~4 , arithmetic_logic_unit|Add0~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~6 , arithmetic_logic_unit|Add0~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~9 , arithmetic_logic_unit|Add0~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~11 , arithmetic_logic_unit|Add0~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~13 , arithmetic_logic_unit|Add0~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~15 , arithmetic_logic_unit|Add0~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~16 , arithmetic_logic_unit|Add0~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~18 , arithmetic_logic_unit|Add0~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~20 , arithmetic_logic_unit|Add0~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~25 , arithmetic_logic_unit|Mux9~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add0~22 , arithmetic_logic_unit|Add0~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~6 , arithmetic_logic_unit|Mux9~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~19 , arithmetic_logic_unit|Mux20~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|WideOr6~0 , arithmetic_logic_unit|WideOr6~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~20 , arithmetic_logic_unit|Mux20~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|WideOr7~0 , arithmetic_logic_unit|WideOr7~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~0 , arithmetic_logic_unit|LessThan0~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~23 , arithmetic_logic_unit|Mux20~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~24 , arithmetic_logic_unit|Mux20~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~25 , arithmetic_logic_unit|Mux20~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~26 , arithmetic_logic_unit|Mux20~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~21 , arithmetic_logic_unit|Mux20~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux20~22 , arithmetic_logic_unit|Mux20~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~2 , arithmetic_logic_unit|Mux8~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~3 , arithmetic_logic_unit|Mux8~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~4 , arithmetic_logic_unit|Mux8~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~5 , arithmetic_logic_unit|Mux8~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~0 , arithmetic_logic_unit|Mux8~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux8~6 , arithmetic_logic_unit|Mux8~6, xm23_cpu, 1
instance = comp, \psw_in~33 , psw_in~33, xm23_cpu, 1
instance = comp, \psw_in[0] , psw_in[0], xm23_cpu, 1
instance = comp, \ID|PSWb[0]~feeder , ID|PSWb[0]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[0] , ID|PSWb[0], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~7 , ctrl_unit|psw~7, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[0] , ctrl_unit|psw[0], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~15 , arithmetic_logic_unit|Mux13~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~16 , arithmetic_logic_unit|Mux13~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~19 , arithmetic_logic_unit|Mux13~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~14 , arithmetic_logic_unit|Mux13~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~20 , arithmetic_logic_unit|Mux13~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~21 , arithmetic_logic_unit|Mux13~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~22 , arithmetic_logic_unit|Mux13~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~29 , arithmetic_logic_unit|Mux13~29, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~23 , arithmetic_logic_unit|Mux13~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~26 , arithmetic_logic_unit|Mux13~26, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~27 , arithmetic_logic_unit|Mux13~27, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~24 , arithmetic_logic_unit|Mux13~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~25 , arithmetic_logic_unit|Mux13~25, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~28 , arithmetic_logic_unit|Mux13~28, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~30 , arithmetic_logic_unit|Mux13~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~31 , arithmetic_logic_unit|Mux13~31, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[7] , arithmetic_logic_unit|result[7], xm23_cpu, 1
instance = comp, \reg_file~1188 , reg_file~1188, xm23_cpu, 1
instance = comp, \reg_file~1189 , reg_file~1189, xm23_cpu, 1
instance = comp, \reg_file[5][7]~64 , reg_file[5][7]~64, xm23_cpu, 1
instance = comp, \reg_file[5][7] , reg_file[5][7], xm23_cpu, 1
instance = comp, \Mux40~0 , Mux40~0, xm23_cpu, 1
instance = comp, \Mux40~1 , Mux40~1, xm23_cpu, 1
instance = comp, \Mux40~2 , Mux40~2, xm23_cpu, 1
instance = comp, \Mux40~3 , Mux40~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux15~0 , byte_manipulator|Mux15~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux15~2 , byte_manipulator|Mux15~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[15] , byte_manipulator|dst_out[15], xm23_cpu, 1
instance = comp, \reg_file~889 , reg_file~889, xm23_cpu, 1
instance = comp, \reg_file~1128 , reg_file~1128, xm23_cpu, 1
instance = comp, \reg_file[3][15] , reg_file[3][15], xm23_cpu, 1
instance = comp, \Mux32~2 , Mux32~2, xm23_cpu, 1
instance = comp, \Mux32~3 , Mux32~3, xm23_cpu, 1
instance = comp, \Mux32~0 , Mux32~0, xm23_cpu, 1
instance = comp, \Mux32~1 , Mux32~1, xm23_cpu, 1
instance = comp, \Mux32~4 , Mux32~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~0 , byte_manipulator|Mux7~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux7~1 , byte_manipulator|Mux7~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[7] , byte_manipulator|dst_out[7], xm23_cpu, 1
instance = comp, \reg_file~822 , reg_file~822, xm23_cpu, 1
instance = comp, \reg_file~1366 , reg_file~1366, xm23_cpu, 1
instance = comp, \reg_file~1367 , reg_file~1367, xm23_cpu, 1
instance = comp, \reg_file[11][7]~118 , reg_file[11][7]~118, xm23_cpu, 1
instance = comp, \reg_file[11][7] , reg_file[11][7], xm23_cpu, 1
instance = comp, \Mux24~0 , Mux24~0, xm23_cpu, 1
instance = comp, \Mux24~1 , Mux24~1, xm23_cpu, 1
instance = comp, \Mux24~7 , Mux24~7, xm23_cpu, 1
instance = comp, \Mux24~8 , Mux24~8, xm23_cpu, 1
instance = comp, \Mux24~4 , Mux24~4, xm23_cpu, 1
instance = comp, \Mux24~5 , Mux24~5, xm23_cpu, 1
instance = comp, \Mux24~2 , Mux24~2, xm23_cpu, 1
instance = comp, \Mux24~3 , Mux24~3, xm23_cpu, 1
instance = comp, \Mux24~6 , Mux24~6, xm23_cpu, 1
instance = comp, \Mux24~9 , Mux24~9, xm23_cpu, 1
instance = comp, \Mux24~10 , Mux24~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~4 , arithmetic_logic_unit|Mux16~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~4 , arithmetic_logic_unit|Mux14~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~5 , arithmetic_logic_unit|Mux14~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~6 , arithmetic_logic_unit|Mux14~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~2 , arithmetic_logic_unit|Mux14~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~3 , arithmetic_logic_unit|Mux14~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~7 , arithmetic_logic_unit|Mux14~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~8 , arithmetic_logic_unit|Mux14~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~84 , arithmetic_logic_unit|result~84, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~0 , arithmetic_logic_unit|Mux14~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~1 , arithmetic_logic_unit|Mux14~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~9 , arithmetic_logic_unit|Mux14~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux14~10 , arithmetic_logic_unit|Mux14~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[6] , arithmetic_logic_unit|result[6], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~0 , ctrl_unit|cex_code~0, xm23_cpu, 1
instance = comp, \psw_in~63 , psw_in~63, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~124 , arithmetic_logic_unit|result~124, xm23_cpu, 1
instance = comp, \psw_in~64 , psw_in~64, xm23_cpu, 1
instance = comp, \psw_in~65 , psw_in~65, xm23_cpu, 1
instance = comp, \psw_in~66 , psw_in~66, xm23_cpu, 1
instance = comp, \psw_in~67 , psw_in~67, xm23_cpu, 1
instance = comp, \psw_in~68 , psw_in~68, xm23_cpu, 1
instance = comp, \psw_in~69 , psw_in~69, xm23_cpu, 1
instance = comp, \psw_in~70 , psw_in~70, xm23_cpu, 1
instance = comp, \psw_in~61 , psw_in~61, xm23_cpu, 1
instance = comp, \psw_in~62 , psw_in~62, xm23_cpu, 1
instance = comp, \psw_in~71 , psw_in~71, xm23_cpu, 1
instance = comp, \psw_in~72 , psw_in~72, xm23_cpu, 1
instance = comp, \psw_in~59 , psw_in~59, xm23_cpu, 1
instance = comp, \psw_in~60 , psw_in~60, xm23_cpu, 1
instance = comp, \psw_in~73 , psw_in~73, xm23_cpu, 1
instance = comp, \psw_in~74 , psw_in~74, xm23_cpu, 1
instance = comp, \psw_in[2] , psw_in[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~1 , ctrl_unit|cex_code~1, xm23_cpu, 1
instance = comp, \ID|C[0]~feeder , ID|C[0]~feeder, xm23_cpu, 1
instance = comp, \ID|C[0] , ID|C[0], xm23_cpu, 1
instance = comp, \ID|C[1] , ID|C[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~0 , ctrl_unit|Mux1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector65~0 , ctrl_unit|Selector65~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code_result , ctrl_unit|code_result, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_code~2 , ctrl_unit|cex_code~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~4 , ctrl_unit|Mux1~4, xm23_cpu, 1
instance = comp, \ID|C[2] , ID|C[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~2 , ctrl_unit|Mux1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~1 , ctrl_unit|Mux1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~3 , ctrl_unit|Mux1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux1~5 , ctrl_unit|Mux1~5, xm23_cpu, 1
instance = comp, \mdr[6] , mdr[6], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~24 , ctrl_unit|cex_state~24, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~25 , ctrl_unit|cex_state~25, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[6] , ctrl_unit|cex_state[6], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~12 , ctrl_unit|psw~12, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[6] , ctrl_unit|psw[6], xm23_cpu, 1
instance = comp, \mdr~21 , mdr~21, xm23_cpu, 1
instance = comp, \mdr~22 , mdr~22, xm23_cpu, 1
instance = comp, \mdr~23 , mdr~23, xm23_cpu, 1
instance = comp, \dev_mem[8][6] , dev_mem[8][6], xm23_cpu, 1
instance = comp, \dev_mem~91 , dev_mem~91, xm23_cpu, 1
instance = comp, \dev_mem[0][6] , dev_mem[0][6], xm23_cpu, 1
instance = comp, \TMR|CSR[6] , TMR|CSR[6], xm23_cpu, 1
instance = comp, \dev_mem~92 , dev_mem~92, xm23_cpu, 1
instance = comp, \dev_mem~93 , dev_mem~93, xm23_cpu, 1
instance = comp, \dev_mem[1][6] , dev_mem[1][6], xm23_cpu, 1
instance = comp, \dev_mem~94 , dev_mem~94, xm23_cpu, 1
instance = comp, \dev_mem[2][6] , dev_mem[2][6], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[6] , kb_scr|CSR_kb_o[6], xm23_cpu, 1
instance = comp, \dev_mem~95 , dev_mem~95, xm23_cpu, 1
instance = comp, \dev_mem~96 , dev_mem~96, xm23_cpu, 1
instance = comp, \dev_mem[7][6] , dev_mem[7][6], xm23_cpu, 1
instance = comp, \dev_mem~100 , dev_mem~100, xm23_cpu, 1
instance = comp, \dev_mem[6][6] , dev_mem[6][6], xm23_cpu, 1
instance = comp, \dev_mem~109 , dev_mem~109, xm23_cpu, 1
instance = comp, \dev_mem[4][6] , dev_mem[4][6], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[6] , kb_scr|CSR_scr_o[6], xm23_cpu, 1
instance = comp, \dev_mem~98 , dev_mem~98, xm23_cpu, 1
instance = comp, \dev_mem~99 , dev_mem~99, xm23_cpu, 1
instance = comp, \dev_mem[5][6] , dev_mem[5][6], xm23_cpu, 1
instance = comp, \dev_mem~97 , dev_mem~97, xm23_cpu, 1
instance = comp, \Mux129~6 , Mux129~6, xm23_cpu, 1
instance = comp, \Mux129~7 , Mux129~7, xm23_cpu, 1
instance = comp, \Mux129~8 , Mux129~8, xm23_cpu, 1
instance = comp, \Mux129~9 , Mux129~9, xm23_cpu, 1
instance = comp, \Mux129~10 , Mux129~10, xm23_cpu, 1
instance = comp, \reg_file~1349 , reg_file~1349, xm23_cpu, 1
instance = comp, \reg_file~1350 , reg_file~1350, xm23_cpu, 1
instance = comp, \reg_file~1348 , reg_file~1348, xm23_cpu, 1
instance = comp, \reg_file~1351 , reg_file~1351, xm23_cpu, 1
instance = comp, \reg_file~1352 , reg_file~1352, xm23_cpu, 1
instance = comp, \reg_file[15][6] , reg_file[15][6], xm23_cpu, 1
instance = comp, \Mux25~7 , Mux25~7, xm23_cpu, 1
instance = comp, \Mux25~8 , Mux25~8, xm23_cpu, 1
instance = comp, \Mux25~4 , Mux25~4, xm23_cpu, 1
instance = comp, \Mux25~5 , Mux25~5, xm23_cpu, 1
instance = comp, \Mux25~2 , Mux25~2, xm23_cpu, 1
instance = comp, \Mux25~3 , Mux25~3, xm23_cpu, 1
instance = comp, \Mux25~6 , Mux25~6, xm23_cpu, 1
instance = comp, \Mux25~0 , Mux25~0, xm23_cpu, 1
instance = comp, \Mux25~1 , Mux25~1, xm23_cpu, 1
instance = comp, \Mux25~9 , Mux25~9, xm23_cpu, 1
instance = comp, \Mux25~10 , Mux25~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~4 , arithmetic_logic_unit|Mux15~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~5 , arithmetic_logic_unit|Mux15~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~6 , arithmetic_logic_unit|Mux15~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~2 , arithmetic_logic_unit|Mux15~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~3 , arithmetic_logic_unit|Mux15~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~7 , arithmetic_logic_unit|Mux15~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~8 , arithmetic_logic_unit|Mux15~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~0 , arithmetic_logic_unit|Mux15~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~1 , arithmetic_logic_unit|Mux15~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~9 , arithmetic_logic_unit|Mux15~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux15~10 , arithmetic_logic_unit|Mux15~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[5] , arithmetic_logic_unit|result[5], xm23_cpu, 1
instance = comp, \reg_file~1094 , reg_file~1094, xm23_cpu, 1
instance = comp, \reg_file~1095 , reg_file~1095, xm23_cpu, 1
instance = comp, \reg_file[5][5]~71 , reg_file[5][5]~71, xm23_cpu, 1
instance = comp, \reg_file[5][5] , reg_file[5][5], xm23_cpu, 1
instance = comp, \sxt_in[5]~17 , sxt_in[5]~17, xm23_cpu, 1
instance = comp, \sxt_in[5]~18 , sxt_in[5]~18, xm23_cpu, 1
instance = comp, \sxt_in[5]~19 , sxt_in[5]~19, xm23_cpu, 1
instance = comp, \sxt_in[5]~20 , sxt_in[5]~20, xm23_cpu, 1
instance = comp, \sxt_in[5]~21 , sxt_in[5]~21, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[5]~6 , sxt_ext|intermediate[5]~6, xm23_cpu, 1
instance = comp, \reg_file~780 , reg_file~780, xm23_cpu, 1
instance = comp, \reg_file~781 , reg_file~781, xm23_cpu, 1
instance = comp, \reg_file~1086 , reg_file~1086, xm23_cpu, 1
instance = comp, \reg_file~1087 , reg_file~1087, xm23_cpu, 1
instance = comp, \reg_file[2][5]~67 , reg_file[2][5]~67, xm23_cpu, 1
instance = comp, \reg_file[2][5] , reg_file[2][5], xm23_cpu, 1
instance = comp, \mar~45 , mar~45, xm23_cpu, 1
instance = comp, \mar~46 , mar~46, xm23_cpu, 1
instance = comp, \mar~48 , mar~48, xm23_cpu, 1
instance = comp, \mar~49 , mar~49, xm23_cpu, 1
instance = comp, \ID|SA[3]~feeder , ID|SA[3]~feeder, xm23_cpu, 1
instance = comp, \ID|SA[3] , ID|SA[3], xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~15 , ctrl_unit|vect_num~15, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[3] , ctrl_unit|vect_num[3], xm23_cpu, 1
instance = comp, \mar~47 , mar~47, xm23_cpu, 1
instance = comp, \mar~50 , mar~50, xm23_cpu, 1
instance = comp, \mar~51 , mar~51, xm23_cpu, 1
instance = comp, \mar[5] , mar[5], xm23_cpu, 1
instance = comp, \SW[5]~input , SW[5]~input, xm23_cpu, 1
instance = comp, \Add0~8 , Add0~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a61 , ram|memory_rtl_0|auto_generated|ram_block1a61, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a53 , ram|memory_rtl_0|auto_generated|ram_block1a53, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a45 , ram|memory_rtl_0|auto_generated|ram_block1a45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a37 , ram|memory_rtl_0|auto_generated|ram_block1a37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a5 , ram|memory_rtl_0|auto_generated|ram_block1a5, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a13 , ram|memory_rtl_0|auto_generated|ram_block1a13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a29 , ram|memory_rtl_0|auto_generated|ram_block1a29, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a21 , ram|memory_rtl_0|auto_generated|ram_block1a21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35 , ram|memory_rtl_0|auto_generated|mux5|result_node[5]~35, xm23_cpu, 1
instance = comp, \reg_file~777 , reg_file~777, xm23_cpu, 1
instance = comp, \reg_file~1096 , reg_file~1096, xm23_cpu, 1
instance = comp, \reg_file~1097 , reg_file~1097, xm23_cpu, 1
instance = comp, \reg_file[6][5]~72 , reg_file[6][5]~72, xm23_cpu, 1
instance = comp, \reg_file[6][5] , reg_file[6][5], xm23_cpu, 1
instance = comp, \Mux42~0 , Mux42~0, xm23_cpu, 1
instance = comp, \Mux42~1 , Mux42~1, xm23_cpu, 1
instance = comp, \Mux42~2 , Mux42~2, xm23_cpu, 1
instance = comp, \Mux42~3 , Mux42~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux13~0 , byte_manipulator|Mux13~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux13~2 , byte_manipulator|Mux13~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[13] , byte_manipulator|dst_out[13], xm23_cpu, 1
instance = comp, \reg_file~871 , reg_file~871, xm23_cpu, 1
instance = comp, \reg_file~874 , reg_file~874, xm23_cpu, 1
instance = comp, \reg_file[7][13] , reg_file[7][13], xm23_cpu, 1
instance = comp, \Mux18~0 , Mux18~0, xm23_cpu, 1
instance = comp, \Mux18~1 , Mux18~1, xm23_cpu, 1
instance = comp, \reg_file~1672 , reg_file~1672, xm23_cpu, 1
instance = comp, \reg_file~1423 , reg_file~1423, xm23_cpu, 1
instance = comp, \reg_file[9][13] , reg_file[9][13], xm23_cpu, 1
instance = comp, \reg_file~1670 , reg_file~1670, xm23_cpu, 1
instance = comp, \reg_file~1427 , reg_file~1427, xm23_cpu, 1
instance = comp, \reg_file[11][13] , reg_file[11][13], xm23_cpu, 1
instance = comp, \reg_file~1666 , reg_file~1666, xm23_cpu, 1
instance = comp, \reg_file~1421 , reg_file~1421, xm23_cpu, 1
instance = comp, \reg_file[10][13] , reg_file[10][13], xm23_cpu, 1
instance = comp, \reg_file~1668 , reg_file~1668, xm23_cpu, 1
instance = comp, \reg_file~1425 , reg_file~1425, xm23_cpu, 1
instance = comp, \reg_file[8][13] , reg_file[8][13], xm23_cpu, 1
instance = comp, \Mux18~2 , Mux18~2, xm23_cpu, 1
instance = comp, \Mux18~3 , Mux18~3, xm23_cpu, 1
instance = comp, \Mux18~4 , Mux18~4, xm23_cpu, 1
instance = comp, \Mux18~5 , Mux18~5, xm23_cpu, 1
instance = comp, \Mux18~6 , Mux18~6, xm23_cpu, 1
instance = comp, \reg_file~1673 , reg_file~1673, xm23_cpu, 1
instance = comp, \reg_file~1428 , reg_file~1428, xm23_cpu, 1
instance = comp, \reg_file[15][13] , reg_file[15][13], xm23_cpu, 1
instance = comp, \reg_file~1671 , reg_file~1671, xm23_cpu, 1
instance = comp, \reg_file~1424 , reg_file~1424, xm23_cpu, 1
instance = comp, \reg_file[13][13] , reg_file[13][13], xm23_cpu, 1
instance = comp, \reg_file~1667 , reg_file~1667, xm23_cpu, 1
instance = comp, \reg_file~1426 , reg_file~1426, xm23_cpu, 1
instance = comp, \reg_file[12][13] , reg_file[12][13], xm23_cpu, 1
instance = comp, \Mux18~7 , Mux18~7, xm23_cpu, 1
instance = comp, \Mux18~8 , Mux18~8, xm23_cpu, 1
instance = comp, \Mux18~9 , Mux18~9, xm23_cpu, 1
instance = comp, \Mux18~10 , Mux18~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~7 , arithmetic_logic_unit|Mux3~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~4 , arithmetic_logic_unit|Mux4~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~1 , arithmetic_logic_unit|Mux4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~2 , arithmetic_logic_unit|Mux3~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~3 , arithmetic_logic_unit|Mux9~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~3 , arithmetic_logic_unit|Mux3~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~4 , arithmetic_logic_unit|Mux3~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~0 , arithmetic_logic_unit|Mux3~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~1 , arithmetic_logic_unit|Mux3~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~5 , arithmetic_logic_unit|Mux3~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~9 , arithmetic_logic_unit|Mux4~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~10 , arithmetic_logic_unit|Mux4~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~6 , arithmetic_logic_unit|Mux3~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux3~8 , arithmetic_logic_unit|Mux3~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[13] , arithmetic_logic_unit|result[13], xm23_cpu, 1
instance = comp, \mdr~44 , mdr~44, xm23_cpu, 1
instance = comp, \psw_in~87 , psw_in~87, xm23_cpu, 1
instance = comp, \psw_in~88 , psw_in~88, xm23_cpu, 1
instance = comp, \psw_in[13] , psw_in[13], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority[0] , ctrl_unit|prev_priority[0], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority~0 , ctrl_unit|prev_priority~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~18 , ctrl_unit|psw~18, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[13] , ctrl_unit|psw[13], xm23_cpu, 1
instance = comp, \mdr~45 , mdr~45, xm23_cpu, 1
instance = comp, \mdr~46 , mdr~46, xm23_cpu, 1
instance = comp, \mdr[13] , mdr[13], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~27 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~28 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~24 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~25 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~26 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[5]~29 , ram|memory_rtl_0|auto_generated|mux4|result_node[5]~29, xm23_cpu, 1
instance = comp, \reg_file~1669 , reg_file~1669, xm23_cpu, 1
instance = comp, \reg_file~1422 , reg_file~1422, xm23_cpu, 1
instance = comp, \reg_file[14][13] , reg_file[14][13], xm23_cpu, 1
instance = comp, \s_bus[13]~80 , s_bus[13]~80, xm23_cpu, 1
instance = comp, \s_bus[13]~81 , s_bus[13]~81, xm23_cpu, 1
instance = comp, \s_bus[13]~73 , s_bus[13]~73, xm23_cpu, 1
instance = comp, \s_bus[13]~74 , s_bus[13]~74, xm23_cpu, 1
instance = comp, \s_bus[13]~75 , s_bus[13]~75, xm23_cpu, 1
instance = comp, \s_bus[13]~76 , s_bus[13]~76, xm23_cpu, 1
instance = comp, \s_bus[13]~77 , s_bus[13]~77, xm23_cpu, 1
instance = comp, \s_bus[13]~78 , s_bus[13]~78, xm23_cpu, 1
instance = comp, \s_bus[13]~79 , s_bus[13]~79, xm23_cpu, 1
instance = comp, \s_bus[13]~82 , s_bus[13]~82, xm23_cpu, 1
instance = comp, \s_bus[13]~83 , s_bus[13]~83, xm23_cpu, 1
instance = comp, \s_bus[13]~84 , s_bus[13]~84, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Add5~30 , arithmetic_logic_unit|Add5~30, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~4 , arithmetic_logic_unit|PSW_o~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~6 , arithmetic_logic_unit|PSW_o~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~9 , arithmetic_logic_unit|Mux5~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~10 , arithmetic_logic_unit|Mux5~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~5 , arithmetic_logic_unit|PSW_o~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~7 , arithmetic_logic_unit|Mux5~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~6 , arithmetic_logic_unit|Mux5~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|PSW_o~3 , arithmetic_logic_unit|PSW_o~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~12 , arithmetic_logic_unit|Mux5~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~13 , arithmetic_logic_unit|Mux5~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~0 , arithmetic_logic_unit|Mux5~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~1 , arithmetic_logic_unit|Mux5~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~2 , arithmetic_logic_unit|Mux5~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~3 , arithmetic_logic_unit|Mux5~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~4 , arithmetic_logic_unit|Mux5~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~5 , arithmetic_logic_unit|Mux5~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux5~11 , arithmetic_logic_unit|Mux5~11, xm23_cpu, 1
instance = comp, \psw_in~75 , psw_in~75, xm23_cpu, 1
instance = comp, \psw_in~76 , psw_in~76, xm23_cpu, 1
instance = comp, \psw_in~86 , psw_in~86, xm23_cpu, 1
instance = comp, \psw_in~77 , psw_in~77, xm23_cpu, 1
instance = comp, \psw_in~79 , psw_in~79, xm23_cpu, 1
instance = comp, \psw_in[4] , psw_in[4], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~8 , ctrl_unit|psw~8, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[4] , ctrl_unit|psw[4], xm23_cpu, 1
instance = comp, \mdr~6 , mdr~6, xm23_cpu, 1
instance = comp, \mdr~7 , mdr~7, xm23_cpu, 1
instance = comp, \mdr~8 , mdr~8, xm23_cpu, 1
instance = comp, \dev_mem[8][4] , dev_mem[8][4], xm23_cpu, 1
instance = comp, \dev_mem~71 , dev_mem~71, xm23_cpu, 1
instance = comp, \dev_mem[0][4] , dev_mem[0][4], xm23_cpu, 1
instance = comp, \TMR|CSR[4]~3 , TMR|CSR[4]~3, xm23_cpu, 1
instance = comp, \TMR|CSR[4] , TMR|CSR[4], xm23_cpu, 1
instance = comp, \dev_mem~72 , dev_mem~72, xm23_cpu, 1
instance = comp, \dev_mem~73 , dev_mem~73, xm23_cpu, 1
instance = comp, \dev_mem[1][4] , dev_mem[1][4], xm23_cpu, 1
instance = comp, \dev_mem~74 , dev_mem~74, xm23_cpu, 1
instance = comp, \dev_mem[2][4] , dev_mem[2][4], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[4] , kb_scr|CSR_kb_o[4], xm23_cpu, 1
instance = comp, \dev_mem~75 , dev_mem~75, xm23_cpu, 1
instance = comp, \dev_mem~76 , dev_mem~76, xm23_cpu, 1
instance = comp, \dev_mem[7][4] , dev_mem[7][4], xm23_cpu, 1
instance = comp, \dev_mem~80 , dev_mem~80, xm23_cpu, 1
instance = comp, \dev_mem[6][4] , dev_mem[6][4], xm23_cpu, 1
instance = comp, \dev_mem~103 , dev_mem~103, xm23_cpu, 1
instance = comp, \dev_mem[5][4] , dev_mem[5][4], xm23_cpu, 1
instance = comp, \dev_mem~77 , dev_mem~77, xm23_cpu, 1
instance = comp, \dev_mem[4][4] , dev_mem[4][4], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[4] , kb_scr|CSR_scr_o[4], xm23_cpu, 1
instance = comp, \dev_mem~78 , dev_mem~78, xm23_cpu, 1
instance = comp, \dev_mem~79 , dev_mem~79, xm23_cpu, 1
instance = comp, \Mux131~0 , Mux131~0, xm23_cpu, 1
instance = comp, \Mux131~1 , Mux131~1, xm23_cpu, 1
instance = comp, \Mux131~2 , Mux131~2, xm23_cpu, 1
instance = comp, \Mux131~3 , Mux131~3, xm23_cpu, 1
instance = comp, \Mux131~4 , Mux131~4, xm23_cpu, 1
instance = comp, \reg_file[6][4] , reg_file[6][4], xm23_cpu, 1
instance = comp, \reg_file~798 , reg_file~798, xm23_cpu, 1
instance = comp, \Mux123~17 , Mux123~17, xm23_cpu, 1
instance = comp, \Mux123~18 , Mux123~18, xm23_cpu, 1
instance = comp, \Mux123~10 , Mux123~10, xm23_cpu, 1
instance = comp, \Mux123~11 , Mux123~11, xm23_cpu, 1
instance = comp, \Mux123~12 , Mux123~12, xm23_cpu, 1
instance = comp, \Mux123~13 , Mux123~13, xm23_cpu, 1
instance = comp, \Mux123~14 , Mux123~14, xm23_cpu, 1
instance = comp, \Mux123~15 , Mux123~15, xm23_cpu, 1
instance = comp, \Mux123~16 , Mux123~16, xm23_cpu, 1
instance = comp, \Mux123~19 , Mux123~19, xm23_cpu, 1
instance = comp, \Mux123~20 , Mux123~20, xm23_cpu, 1
instance = comp, \Mux123~0 , Mux123~0, xm23_cpu, 1
instance = comp, \Mux123~1 , Mux123~1, xm23_cpu, 1
instance = comp, \reg_file~1550 , reg_file~1550, xm23_cpu, 1
instance = comp, \Mux123~7 , Mux123~7, xm23_cpu, 1
instance = comp, \Mux123~8 , Mux123~8, xm23_cpu, 1
instance = comp, \Mux123~2 , Mux123~2, xm23_cpu, 1
instance = comp, \Mux123~3 , Mux123~3, xm23_cpu, 1
instance = comp, \Mux123~4 , Mux123~4, xm23_cpu, 1
instance = comp, \Mux123~5 , Mux123~5, xm23_cpu, 1
instance = comp, \Mux123~6 , Mux123~6, xm23_cpu, 1
instance = comp, \Mux123~9 , Mux123~9, xm23_cpu, 1
instance = comp, \Mux123~21 , Mux123~21, xm23_cpu, 1
instance = comp, \reg_file~1080 , reg_file~1080, xm23_cpu, 1
instance = comp, \reg_file~1081 , reg_file~1081, xm23_cpu, 1
instance = comp, \reg_file[5][4]~12 , reg_file[5][4]~12, xm23_cpu, 1
instance = comp, \reg_file[5][4] , reg_file[5][4], xm23_cpu, 1
instance = comp, \Mux27~0 , Mux27~0, xm23_cpu, 1
instance = comp, \Mux27~1 , Mux27~1, xm23_cpu, 1
instance = comp, \Mux27~7 , Mux27~7, xm23_cpu, 1
instance = comp, \Mux27~8 , Mux27~8, xm23_cpu, 1
instance = comp, \Mux27~2 , Mux27~2, xm23_cpu, 1
instance = comp, \Mux27~3 , Mux27~3, xm23_cpu, 1
instance = comp, \Mux27~4 , Mux27~4, xm23_cpu, 1
instance = comp, \Mux27~5 , Mux27~5, xm23_cpu, 1
instance = comp, \Mux27~6 , Mux27~6, xm23_cpu, 1
instance = comp, \Mux27~9 , Mux27~9, xm23_cpu, 1
instance = comp, \Mux27~10 , Mux27~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~103 , arithmetic_logic_unit|result~103, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~5 , arithmetic_logic_unit|Mux16~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~6 , arithmetic_logic_unit|Mux16~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~7 , arithmetic_logic_unit|Mux16~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~2 , arithmetic_logic_unit|Mux16~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~3 , arithmetic_logic_unit|Mux16~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~8 , arithmetic_logic_unit|Mux16~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~10 , arithmetic_logic_unit|Mux16~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~0 , arithmetic_logic_unit|Mux16~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~1 , arithmetic_logic_unit|Mux16~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~11 , arithmetic_logic_unit|Mux16~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux16~12 , arithmetic_logic_unit|Mux16~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[4] , arithmetic_logic_unit|result[4], xm23_cpu, 1
instance = comp, \reg_file~1072 , reg_file~1072, xm23_cpu, 1
instance = comp, \reg_file~1073 , reg_file~1073, xm23_cpu, 1
instance = comp, \reg_file[2][4]~16 , reg_file[2][4]~16, xm23_cpu, 1
instance = comp, \reg_file[2][4] , reg_file[2][4], xm23_cpu, 1
instance = comp, \mar~38 , mar~38, xm23_cpu, 1
instance = comp, \mar~39 , mar~39, xm23_cpu, 1
instance = comp, \mar~40 , mar~40, xm23_cpu, 1
instance = comp, \mar~41 , mar~41, xm23_cpu, 1
instance = comp, \mar~42 , mar~42, xm23_cpu, 1
instance = comp, \mar~43 , mar~43, xm23_cpu, 1
instance = comp, \mar~44 , mar~44, xm23_cpu, 1
instance = comp, \mar[4] , mar[4], xm23_cpu, 1
instance = comp, \SW[4]~input , SW[4]~input, xm23_cpu, 1
instance = comp, \Add0~9 , Add0~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a39 , ram|memory_rtl_0|auto_generated|ram_block1a39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a47 , ram|memory_rtl_0|auto_generated|ram_block1a47, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~39 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a23 , ram|memory_rtl_0|auto_generated|ram_block1a23, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a31 , ram|memory_rtl_0|auto_generated|ram_block1a31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~37 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a15 , ram|memory_rtl_0|auto_generated|ram_block1a15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a7 , ram|memory_rtl_0|auto_generated|ram_block1a7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~36 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~38 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a63 , ram|memory_rtl_0|auto_generated|ram_block1a63, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a55 , ram|memory_rtl_0|auto_generated|ram_block1a55, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~40 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[7]~41 , ram|memory_rtl_0|auto_generated|mux4|result_node[7]~41, xm23_cpu, 1
instance = comp, \reg_file~1702 , reg_file~1702, xm23_cpu, 1
instance = comp, \reg_file~1125 , reg_file~1125, xm23_cpu, 1
instance = comp, \reg_file[2][15] , reg_file[2][15], xm23_cpu, 1
instance = comp, \Mux16~4 , Mux16~4, xm23_cpu, 1
instance = comp, \Mux16~5 , Mux16~5, xm23_cpu, 1
instance = comp, \Mux16~2 , Mux16~2, xm23_cpu, 1
instance = comp, \Mux16~3 , Mux16~3, xm23_cpu, 1
instance = comp, \Mux16~6 , Mux16~6, xm23_cpu, 1
instance = comp, \Mux16~7 , Mux16~7, xm23_cpu, 1
instance = comp, \Mux16~8 , Mux16~8, xm23_cpu, 1
instance = comp, \Mux16~0 , Mux16~0, xm23_cpu, 1
instance = comp, \Mux16~1 , Mux16~1, xm23_cpu, 1
instance = comp, \Mux16~9 , Mux16~9, xm23_cpu, 1
instance = comp, \Mux16~10 , Mux16~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~0 , arithmetic_logic_unit|Mux1~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~2 , arithmetic_logic_unit|Mux1~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~0 , arithmetic_logic_unit|Mux13~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~1 , arithmetic_logic_unit|Mux13~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~6 , arithmetic_logic_unit|Mux13~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~4 , arithmetic_logic_unit|Mux13~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~5 , arithmetic_logic_unit|Mux13~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~2 , arithmetic_logic_unit|Mux13~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~3 , arithmetic_logic_unit|Mux13~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~3 , arithmetic_logic_unit|Mux1~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~4 , arithmetic_logic_unit|Mux1~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~5 , arithmetic_logic_unit|Mux1~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[15] , arithmetic_logic_unit|result[15], xm23_cpu, 1
instance = comp, \mdr~50 , mdr~50, xm23_cpu, 1
instance = comp, \psw_in[15]~6 , psw_in[15]~6, xm23_cpu, 1
instance = comp, \psw_in[15] , psw_in[15], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority[2] , ctrl_unit|prev_priority[2], xm23_cpu, 1
instance = comp, \ctrl_unit|prev_priority~2 , ctrl_unit|prev_priority~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~20 , ctrl_unit|psw~20, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[15] , ctrl_unit|psw[15], xm23_cpu, 1
instance = comp, \mdr~51 , mdr~51, xm23_cpu, 1
instance = comp, \mdr~52 , mdr~52, xm23_cpu, 1
instance = comp, \mdr[15] , mdr[15], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47 , ram|memory_rtl_0|auto_generated|mux5|result_node[7]~47, xm23_cpu, 1
instance = comp, \reg_file~818 , reg_file~818, xm23_cpu, 1
instance = comp, \reg_file~821 , reg_file~821, xm23_cpu, 1
instance = comp, \reg_file~823 , reg_file~823, xm23_cpu, 1
instance = comp, \reg_file[7][7]~7 , reg_file[7][7]~7, xm23_cpu, 1
instance = comp, \reg_file[7][7] , reg_file[7][7], xm23_cpu, 1
instance = comp, \sxt_in[7]~29 , sxt_in[7]~29, xm23_cpu, 1
instance = comp, \sxt_in[7]~30 , sxt_in[7]~30, xm23_cpu, 1
instance = comp, \sxt_in[7]~31 , sxt_in[7]~31, xm23_cpu, 1
instance = comp, \sxt_in[7]~32 , sxt_in[7]~32, xm23_cpu, 1
instance = comp, \sxt_in[7]~33 , sxt_in[7]~33, xm23_cpu, 1
instance = comp, \sxt_in[7]~34 , sxt_in[7]~34, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~0 , sxt_ext|Mux0~0, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~1 , sxt_ext|Mux0~1, xm23_cpu, 1
instance = comp, \sxt_in[14]~87 , sxt_in[14]~87, xm23_cpu, 1
instance = comp, \sxt_in[13]~68 , sxt_in[13]~68, xm23_cpu, 1
instance = comp, \sxt_in[13]~69 , sxt_in[13]~69, xm23_cpu, 1
instance = comp, \sxt_in[13]~66 , sxt_in[13]~66, xm23_cpu, 1
instance = comp, \sxt_in[13]~67 , sxt_in[13]~67, xm23_cpu, 1
instance = comp, \sxt_in[13]~70 , sxt_in[13]~70, xm23_cpu, 1
instance = comp, \sxt_in[11]~82 , sxt_in[11]~82, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~7 , sxt_ext|Mux0~7, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~8 , sxt_ext|Mux0~8, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~9 , sxt_ext|Mux0~9, xm23_cpu, 1
instance = comp, \sxt_ext|out[11]~19 , sxt_ext|out[11]~19, xm23_cpu, 1
instance = comp, \reg_file~861 , reg_file~861, xm23_cpu, 1
instance = comp, \reg_file~860 , reg_file~860, xm23_cpu, 1
instance = comp, \reg_file~862 , reg_file~862, xm23_cpu, 1
instance = comp, \reg_file~1135 , reg_file~1135, xm23_cpu, 1
instance = comp, \reg_file[3][11] , reg_file[3][11], xm23_cpu, 1
instance = comp, \Mux36~2 , Mux36~2, xm23_cpu, 1
instance = comp, \Mux36~3 , Mux36~3, xm23_cpu, 1
instance = comp, \Mux36~0 , Mux36~0, xm23_cpu, 1
instance = comp, \Mux36~1 , Mux36~1, xm23_cpu, 1
instance = comp, \Mux36~4 , Mux36~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux3~1 , byte_manipulator|Mux3~1, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[3] , byte_manipulator|dst_out[3], xm23_cpu, 1
instance = comp, \reg_file~1297 , reg_file~1297, xm23_cpu, 1
instance = comp, \reg_file~1298 , reg_file~1298, xm23_cpu, 1
instance = comp, \reg_file~1299 , reg_file~1299, xm23_cpu, 1
instance = comp, \reg_file~1300 , reg_file~1300, xm23_cpu, 1
instance = comp, \reg_file~1301 , reg_file~1301, xm23_cpu, 1
instance = comp, \reg_file[12][3] , reg_file[12][3], xm23_cpu, 1
instance = comp, \s_bus[3]~176 , s_bus[3]~176, xm23_cpu, 1
instance = comp, \s_bus[3]~177 , s_bus[3]~177, xm23_cpu, 1
instance = comp, \reg_file~723 , reg_file~723, xm23_cpu, 1
instance = comp, \reg_file~1501 , reg_file~1501, xm23_cpu, 1
instance = comp, \reg_file~1284 , reg_file~1284, xm23_cpu, 1
instance = comp, \reg_file~1285 , reg_file~1285, xm23_cpu, 1
instance = comp, \reg_file[9][3]~95 , reg_file[9][3]~95, xm23_cpu, 1
instance = comp, \reg_file[9][3] , reg_file[9][3], xm23_cpu, 1
instance = comp, \reg_file~722 , reg_file~722, xm23_cpu, 1
instance = comp, \reg_file~1499 , reg_file~1499, xm23_cpu, 1
instance = comp, \reg_file~1302 , reg_file~1302, xm23_cpu, 1
instance = comp, \reg_file~1303 , reg_file~1303, xm23_cpu, 1
instance = comp, \reg_file[11][3]~100 , reg_file[11][3]~100, xm23_cpu, 1
instance = comp, \reg_file[11][3] , reg_file[11][3], xm23_cpu, 1
instance = comp, \reg_file~726 , reg_file~726, xm23_cpu, 1
instance = comp, \reg_file~1495 , reg_file~1495, xm23_cpu, 1
instance = comp, \reg_file~1288 , reg_file~1288, xm23_cpu, 1
instance = comp, \reg_file~1289 , reg_file~1289, xm23_cpu, 1
instance = comp, \reg_file[10][3]~97 , reg_file[10][3]~97, xm23_cpu, 1
instance = comp, \reg_file[10][3] , reg_file[10][3], xm23_cpu, 1
instance = comp, \reg_file~727 , reg_file~727, xm23_cpu, 1
instance = comp, \reg_file~1497 , reg_file~1497, xm23_cpu, 1
instance = comp, \reg_file~1292 , reg_file~1292, xm23_cpu, 1
instance = comp, \reg_file~1293 , reg_file~1293, xm23_cpu, 1
instance = comp, \reg_file[8][3]~99 , reg_file[8][3]~99, xm23_cpu, 1
instance = comp, \reg_file[8][3] , reg_file[8][3], xm23_cpu, 1
instance = comp, \s_bus[3]~169 , s_bus[3]~169, xm23_cpu, 1
instance = comp, \s_bus[3]~170 , s_bus[3]~170, xm23_cpu, 1
instance = comp, \s_bus[3]~173 , s_bus[3]~173, xm23_cpu, 1
instance = comp, \s_bus[3]~174 , s_bus[3]~174, xm23_cpu, 1
instance = comp, \s_bus[3]~171 , s_bus[3]~171, xm23_cpu, 1
instance = comp, \s_bus[3]~172 , s_bus[3]~172, xm23_cpu, 1
instance = comp, \s_bus[3]~175 , s_bus[3]~175, xm23_cpu, 1
instance = comp, \s_bus[3]~178 , s_bus[3]~178, xm23_cpu, 1
instance = comp, \s_bus[3]~179 , s_bus[3]~179, xm23_cpu, 1
instance = comp, \s_bus[3]~180 , s_bus[3]~180, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux1~1 , arithmetic_logic_unit|Mux1~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~0 , arithmetic_logic_unit|Mux12~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~1 , arithmetic_logic_unit|Mux12~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~9 , arithmetic_logic_unit|Mux13~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~10 , arithmetic_logic_unit|Mux13~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~11 , arithmetic_logic_unit|Mux13~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~82 , arithmetic_logic_unit|result~82, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~12 , arithmetic_logic_unit|Mux13~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~2 , arithmetic_logic_unit|Mux12~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~7 , arithmetic_logic_unit|Mux13~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~8 , arithmetic_logic_unit|Mux13~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux13~13 , arithmetic_logic_unit|Mux13~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~3 , arithmetic_logic_unit|Mux12~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux12~4 , arithmetic_logic_unit|Mux12~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[8] , arithmetic_logic_unit|result[8], xm23_cpu, 1
instance = comp, \sxt_ext|out[8]~18 , sxt_ext|out[8]~18, xm23_cpu, 1
instance = comp, \reg_file~854 , reg_file~854, xm23_cpu, 1
instance = comp, \reg_file~856 , reg_file~856, xm23_cpu, 1
instance = comp, \Mux119~0 , Mux119~0, xm23_cpu, 1
instance = comp, \Mux119~1 , Mux119~1, xm23_cpu, 1
instance = comp, \Mux119~7 , Mux119~7, xm23_cpu, 1
instance = comp, \Mux119~8 , Mux119~8, xm23_cpu, 1
instance = comp, \Mux119~4 , Mux119~4, xm23_cpu, 1
instance = comp, \Mux119~5 , Mux119~5, xm23_cpu, 1
instance = comp, \Mux119~2 , Mux119~2, xm23_cpu, 1
instance = comp, \Mux119~3 , Mux119~3, xm23_cpu, 1
instance = comp, \Mux119~6 , Mux119~6, xm23_cpu, 1
instance = comp, \Mux119~9 , Mux119~9, xm23_cpu, 1
instance = comp, \Mux119~10 , Mux119~10, xm23_cpu, 1
instance = comp, \Mux119~11 , Mux119~11, xm23_cpu, 1
instance = comp, \Mux119~17 , Mux119~17, xm23_cpu, 1
instance = comp, \Mux119~18 , Mux119~18, xm23_cpu, 1
instance = comp, \Mux119~12 , Mux119~12, xm23_cpu, 1
instance = comp, \Mux119~13 , Mux119~13, xm23_cpu, 1
instance = comp, \Mux119~14 , Mux119~14, xm23_cpu, 1
instance = comp, \Mux119~15 , Mux119~15, xm23_cpu, 1
instance = comp, \Mux119~16 , Mux119~16, xm23_cpu, 1
instance = comp, \Mux119~19 , Mux119~19, xm23_cpu, 1
instance = comp, \reg_file~857 , reg_file~857, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux8~1 , byte_manipulator|Mux8~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux8~2 , byte_manipulator|Mux8~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[8] , byte_manipulator|dst_out[8], xm23_cpu, 1
instance = comp, \reg_file~855 , reg_file~855, xm23_cpu, 1
instance = comp, \reg_file~858 , reg_file~858, xm23_cpu, 1
instance = comp, \reg_file~1155 , reg_file~1155, xm23_cpu, 1
instance = comp, \reg_file[5][8] , reg_file[5][8], xm23_cpu, 1
instance = comp, \sxt_in[8]~35 , sxt_in[8]~35, xm23_cpu, 1
instance = comp, \sxt_in[8]~36 , sxt_in[8]~36, xm23_cpu, 1
instance = comp, \sxt_in[8]~37 , sxt_in[8]~37, xm23_cpu, 1
instance = comp, \sxt_in[8]~38 , sxt_in[8]~38, xm23_cpu, 1
instance = comp, \sxt_in[8]~39 , sxt_in[8]~39, xm23_cpu, 1
instance = comp, \sxt_in[8]~40 , sxt_in[8]~40, xm23_cpu, 1
instance = comp, \sxt_in[9]~46 , sxt_in[9]~46, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~2 , sxt_ext|Mux0~2, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~3 , sxt_ext|Mux0~3, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~4 , sxt_ext|Mux0~4, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~5 , sxt_ext|Mux0~5, xm23_cpu, 1
instance = comp, \sxt_ext|Mux0~6 , sxt_ext|Mux0~6, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~6 , sxt_ext|out[2]~6, xm23_cpu, 1
instance = comp, \sxt_ext|out[2]~7 , sxt_ext|out[2]~7, xm23_cpu, 1
instance = comp, \reg_file~760 , reg_file~760, xm23_cpu, 1
instance = comp, \reg_file~759 , reg_file~759, xm23_cpu, 1
instance = comp, \reg_file~761 , reg_file~761, xm23_cpu, 1
instance = comp, \reg_file[7][2]~2 , reg_file[7][2]~2, xm23_cpu, 1
instance = comp, \reg_file[7][2] , reg_file[7][2], xm23_cpu, 1
instance = comp, \Mux29~7 , Mux29~7, xm23_cpu, 1
instance = comp, \Mux29~8 , Mux29~8, xm23_cpu, 1
instance = comp, \Mux29~4 , Mux29~4, xm23_cpu, 1
instance = comp, \Mux29~5 , Mux29~5, xm23_cpu, 1
instance = comp, \Mux29~2 , Mux29~2, xm23_cpu, 1
instance = comp, \Mux29~3 , Mux29~3, xm23_cpu, 1
instance = comp, \Mux29~6 , Mux29~6, xm23_cpu, 1
instance = comp, \Mux29~0 , Mux29~0, xm23_cpu, 1
instance = comp, \Mux29~1 , Mux29~1, xm23_cpu, 1
instance = comp, \Mux29~9 , Mux29~9, xm23_cpu, 1
instance = comp, \Mux29~10 , Mux29~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~4 , arithmetic_logic_unit|Mux19~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~2 , arithmetic_logic_unit|Mux18~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~5 , arithmetic_logic_unit|Mux19~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~6 , arithmetic_logic_unit|Mux19~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~2 , arithmetic_logic_unit|Mux19~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~3 , arithmetic_logic_unit|Mux19~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~7 , arithmetic_logic_unit|Mux19~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~8 , arithmetic_logic_unit|Mux19~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~9 , arithmetic_logic_unit|Mux19~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~0 , arithmetic_logic_unit|Mux18~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~10 , arithmetic_logic_unit|Mux19~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~0 , arithmetic_logic_unit|Mux19~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~1 , arithmetic_logic_unit|Mux19~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux19~11 , arithmetic_logic_unit|Mux19~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[1] , arithmetic_logic_unit|result[1], xm23_cpu, 1
instance = comp, \reg_file~693 , reg_file~693, xm23_cpu, 1
instance = comp, \reg_file~697 , reg_file~697, xm23_cpu, 1
instance = comp, \reg_file[7][1]~1 , reg_file[7][1]~1, xm23_cpu, 1
instance = comp, \reg_file[7][1] , reg_file[7][1], xm23_cpu, 1
instance = comp, \sxt_in[1]~0 , sxt_in[1]~0, xm23_cpu, 1
instance = comp, \sxt_in[1]~1 , sxt_in[1]~1, xm23_cpu, 1
instance = comp, \sxt_in[1]~2 , sxt_in[1]~2, xm23_cpu, 1
instance = comp, \sxt_in[1]~3 , sxt_in[1]~3, xm23_cpu, 1
instance = comp, \sxt_in[1]~4 , sxt_in[1]~4, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[1]~4 , sxt_ext|intermediate[1]~4, xm23_cpu, 1
instance = comp, \reg_file~695 , reg_file~695, xm23_cpu, 1
instance = comp, \reg_file~696 , reg_file~696, xm23_cpu, 1
instance = comp, \reg_file~1032 , reg_file~1032, xm23_cpu, 1
instance = comp, \reg_file~1033 , reg_file~1033, xm23_cpu, 1
instance = comp, \reg_file[3][1]~35 , reg_file[3][1]~35, xm23_cpu, 1
instance = comp, \reg_file[3][1] , reg_file[3][1], xm23_cpu, 1
instance = comp, \Mux46~2 , Mux46~2, xm23_cpu, 1
instance = comp, \Mux46~3 , Mux46~3, xm23_cpu, 1
instance = comp, \Mux46~0 , Mux46~0, xm23_cpu, 1
instance = comp, \Mux46~1 , Mux46~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux9~0 , byte_manipulator|Mux9~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux9~1 , byte_manipulator|Mux9~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux9~2 , byte_manipulator|Mux9~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[9] , byte_manipulator|dst_out[9], xm23_cpu, 1
instance = comp, \reg_file~844 , reg_file~844, xm23_cpu, 1
instance = comp, \reg_file~850 , reg_file~850, xm23_cpu, 1
instance = comp, \reg_file[7][9] , reg_file[7][9], xm23_cpu, 1
instance = comp, \sxt_in[9]~41 , sxt_in[9]~41, xm23_cpu, 1
instance = comp, \sxt_in[9]~42 , sxt_in[9]~42, xm23_cpu, 1
instance = comp, \sxt_in[9]~43 , sxt_in[9]~43, xm23_cpu, 1
instance = comp, \sxt_in[9]~44 , sxt_in[9]~44, xm23_cpu, 1
instance = comp, \sxt_in[9]~45 , sxt_in[9]~45, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[9]~8 , sxt_ext|intermediate[9]~8, xm23_cpu, 1
instance = comp, \reg_file~849 , reg_file~849, xm23_cpu, 1
instance = comp, \reg_file~1112 , reg_file~1112, xm23_cpu, 1
instance = comp, \reg_file[6][9] , reg_file[6][9], xm23_cpu, 1
instance = comp, \Mux22~0 , Mux22~0, xm23_cpu, 1
instance = comp, \Mux22~1 , Mux22~1, xm23_cpu, 1
instance = comp, \Mux22~7 , Mux22~7, xm23_cpu, 1
instance = comp, \Mux22~8 , Mux22~8, xm23_cpu, 1
instance = comp, \Mux22~2 , Mux22~2, xm23_cpu, 1
instance = comp, \Mux22~3 , Mux22~3, xm23_cpu, 1
instance = comp, \Mux22~4 , Mux22~4, xm23_cpu, 1
instance = comp, \Mux22~5 , Mux22~5, xm23_cpu, 1
instance = comp, \Mux22~6 , Mux22~6, xm23_cpu, 1
instance = comp, \Mux22~9 , Mux22~9, xm23_cpu, 1
instance = comp, \Mux22~10 , Mux22~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~71 , arithmetic_logic_unit|result~71, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~4 , arithmetic_logic_unit|Mux11~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~5 , arithmetic_logic_unit|Mux11~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~5 , arithmetic_logic_unit|Mux9~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan0~1 , arithmetic_logic_unit|LessThan0~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~2 , arithmetic_logic_unit|Mux11~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~3 , arithmetic_logic_unit|Mux11~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~6 , arithmetic_logic_unit|Mux11~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~4 , arithmetic_logic_unit|Mux9~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~7 , arithmetic_logic_unit|Mux11~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~0 , arithmetic_logic_unit|Mux11~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~1 , arithmetic_logic_unit|Mux11~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~72 , arithmetic_logic_unit|result~72, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~8 , arithmetic_logic_unit|Mux11~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux11~9 , arithmetic_logic_unit|Mux11~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[9] , arithmetic_logic_unit|result[9], xm23_cpu, 1
instance = comp, \mdr~32 , mdr~32, xm23_cpu, 1
instance = comp, \psw_in[9]~2 , psw_in[9]~2, xm23_cpu, 1
instance = comp, \psw_in[9] , psw_in[9], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[9]~feeder , ctrl_unit|psw[9]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[9] , ctrl_unit|psw[9], xm23_cpu, 1
instance = comp, \mdr~33 , mdr~33, xm23_cpu, 1
instance = comp, \mdr~34 , mdr~34, xm23_cpu, 1
instance = comp, \mdr[9] , mdr[9], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a57 , ram|memory_rtl_0|auto_generated|ram_block1a57, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a49 , ram|memory_rtl_0|auto_generated|ram_block1a49, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~16 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a33 , ram|memory_rtl_0|auto_generated|ram_block1a33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a41 , ram|memory_rtl_0|auto_generated|ram_block1a41, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~15 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a1 , ram|memory_rtl_0|auto_generated|ram_block1a1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a9 , ram|memory_rtl_0|auto_generated|ram_block1a9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~12 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a17 , ram|memory_rtl_0|auto_generated|ram_block1a17, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a25 , ram|memory_rtl_0|auto_generated|ram_block1a25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~13 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~14 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[1]~17 , ram|memory_rtl_0|auto_generated|mux5|result_node[1]~17, xm23_cpu, 1
instance = comp, \reg_file~684 , reg_file~684, xm23_cpu, 1
instance = comp, \reg_file~1036 , reg_file~1036, xm23_cpu, 1
instance = comp, \reg_file~1037 , reg_file~1037, xm23_cpu, 1
instance = comp, \reg_file[5][1]~36 , reg_file[5][1]~36, xm23_cpu, 1
instance = comp, \reg_file[5][1] , reg_file[5][1], xm23_cpu, 1
instance = comp, \mar~10 , mar~10, xm23_cpu, 1
instance = comp, \mar~11 , mar~11, xm23_cpu, 1
instance = comp, \mar~9 , mar~9, xm23_cpu, 1
instance = comp, \mar~12 , mar~12, xm23_cpu, 1
instance = comp, \mar~113 , mar~113, xm23_cpu, 1
instance = comp, \mar~114 , mar~114, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|PSW_ENT[1] , ctrl_unit|iv_ent|PSW_ENT[1], xm23_cpu, 1
instance = comp, \mar~13 , mar~13, xm23_cpu, 1
instance = comp, \mar~15 , mar~15, xm23_cpu, 1
instance = comp, \Mux128~0 , Mux128~0, xm23_cpu, 1
instance = comp, \dev_mem~27 , dev_mem~27, xm23_cpu, 1
instance = comp, \dev_mem[0][2] , dev_mem[0][2], xm23_cpu, 1
instance = comp, \TMR|count[0]~32 , TMR|count[0]~32, xm23_cpu, 1
instance = comp, \TMR|count[0] , TMR|count[0], xm23_cpu, 1
instance = comp, \TMR|count[1]~34 , TMR|count[1]~34, xm23_cpu, 1
instance = comp, \TMR|count[1] , TMR|count[1], xm23_cpu, 1
instance = comp, \TMR|count[2]~36 , TMR|count[2]~36, xm23_cpu, 1
instance = comp, \TMR|count[2] , TMR|count[2], xm23_cpu, 1
instance = comp, \TMR|count[3]~38 , TMR|count[3]~38, xm23_cpu, 1
instance = comp, \TMR|count[3] , TMR|count[3], xm23_cpu, 1
instance = comp, \TMR|count[4]~40 , TMR|count[4]~40, xm23_cpu, 1
instance = comp, \TMR|count[4] , TMR|count[4], xm23_cpu, 1
instance = comp, \TMR|count[5]~42 , TMR|count[5]~42, xm23_cpu, 1
instance = comp, \TMR|count[5] , TMR|count[5], xm23_cpu, 1
instance = comp, \TMR|count[6]~44 , TMR|count[6]~44, xm23_cpu, 1
instance = comp, \TMR|count[6] , TMR|count[6], xm23_cpu, 1
instance = comp, \TMR|count[7]~46 , TMR|count[7]~46, xm23_cpu, 1
instance = comp, \TMR|count[7] , TMR|count[7], xm23_cpu, 1
instance = comp, \TMR|count[8]~48 , TMR|count[8]~48, xm23_cpu, 1
instance = comp, \TMR|count[8] , TMR|count[8], xm23_cpu, 1
instance = comp, \TMR|count[9]~50 , TMR|count[9]~50, xm23_cpu, 1
instance = comp, \TMR|count[9] , TMR|count[9], xm23_cpu, 1
instance = comp, \TMR|count[10]~52 , TMR|count[10]~52, xm23_cpu, 1
instance = comp, \TMR|count[10] , TMR|count[10], xm23_cpu, 1
instance = comp, \TMR|count[11]~54 , TMR|count[11]~54, xm23_cpu, 1
instance = comp, \TMR|count[11] , TMR|count[11], xm23_cpu, 1
instance = comp, \TMR|count[12]~56 , TMR|count[12]~56, xm23_cpu, 1
instance = comp, \TMR|count[12] , TMR|count[12], xm23_cpu, 1
instance = comp, \dev_mem~56 , dev_mem~56, xm23_cpu, 1
instance = comp, \dev_mem[1][2] , dev_mem[1][2], xm23_cpu, 1
instance = comp, \dev_mem~47 , dev_mem~47, xm23_cpu, 1
instance = comp, \dev_mem[1][3] , dev_mem[1][3], xm23_cpu, 1
instance = comp, \TMR|clock_table~18 , TMR|clock_table~18, xm23_cpu, 1
instance = comp, \TMR|clock_table~19 , TMR|clock_table~19, xm23_cpu, 1
instance = comp, \TMR|clock_table~20 , TMR|clock_table~20, xm23_cpu, 1
instance = comp, \TMR|clock_table~21 , TMR|clock_table~21, xm23_cpu, 1
instance = comp, \TMR|clock_table~17 , TMR|clock_table~17, xm23_cpu, 1
instance = comp, \TMR|clock_table~9 , TMR|clock_table~9, xm23_cpu, 1
instance = comp, \TMR|clock_table~10 , TMR|clock_table~10, xm23_cpu, 1
instance = comp, \TMR|clock_table~14 , TMR|clock_table~14, xm23_cpu, 1
instance = comp, \TMR|clock_table~15 , TMR|clock_table~15, xm23_cpu, 1
instance = comp, \TMR|clock_table~12 , TMR|clock_table~12, xm23_cpu, 1
instance = comp, \TMR|clock_table~11 , TMR|clock_table~11, xm23_cpu, 1
instance = comp, \TMR|clock_table~13 , TMR|clock_table~13, xm23_cpu, 1
instance = comp, \TMR|clock_table~16 , TMR|clock_table~16, xm23_cpu, 1
instance = comp, \TMR|clock_table~22 , TMR|clock_table~22, xm23_cpu, 1
instance = comp, \TMR|clock_table~3 , TMR|clock_table~3, xm23_cpu, 1
instance = comp, \TMR|clock_table~4 , TMR|clock_table~4, xm23_cpu, 1
instance = comp, \TMR|clock_table~5 , TMR|clock_table~5, xm23_cpu, 1
instance = comp, \TMR|clock_table~2 , TMR|clock_table~2, xm23_cpu, 1
instance = comp, \TMR|clock_table~6 , TMR|clock_table~6, xm23_cpu, 1
instance = comp, \TMR|clock_table~7 , TMR|clock_table~7, xm23_cpu, 1
instance = comp, \TMR|clock_table~0 , TMR|clock_table~0, xm23_cpu, 1
instance = comp, \TMR|clock_table~1 , TMR|clock_table~1, xm23_cpu, 1
instance = comp, \TMR|clock_table~8 , TMR|clock_table~8, xm23_cpu, 1
instance = comp, \TMR|Equal0~0 , TMR|Equal0~0, xm23_cpu, 1
instance = comp, \TMR|clock_table~73 , TMR|clock_table~73, xm23_cpu, 1
instance = comp, \TMR|count[13]~58 , TMR|count[13]~58, xm23_cpu, 1
instance = comp, \TMR|count[13] , TMR|count[13], xm23_cpu, 1
instance = comp, \TMR|count[14]~60 , TMR|count[14]~60, xm23_cpu, 1
instance = comp, \TMR|count[14] , TMR|count[14], xm23_cpu, 1
instance = comp, \TMR|count[15]~62 , TMR|count[15]~62, xm23_cpu, 1
instance = comp, \TMR|count[15] , TMR|count[15], xm23_cpu, 1
instance = comp, \TMR|count[16]~64 , TMR|count[16]~64, xm23_cpu, 1
instance = comp, \TMR|count[16] , TMR|count[16], xm23_cpu, 1
instance = comp, \TMR|clock_table~42 , TMR|clock_table~42, xm23_cpu, 1
instance = comp, \TMR|clock_table~43 , TMR|clock_table~43, xm23_cpu, 1
instance = comp, \TMR|clock_table~44 , TMR|clock_table~44, xm23_cpu, 1
instance = comp, \TMR|clock_table~45 , TMR|clock_table~45, xm23_cpu, 1
instance = comp, \TMR|clock_table~41 , TMR|clock_table~41, xm23_cpu, 1
instance = comp, \TMR|clock_table~46 , TMR|clock_table~46, xm23_cpu, 1
instance = comp, \TMR|clock_table~23 , TMR|clock_table~23, xm23_cpu, 1
instance = comp, \TMR|clock_table~24 , TMR|clock_table~24, xm23_cpu, 1
instance = comp, \TMR|clock_table~26 , TMR|clock_table~26, xm23_cpu, 1
instance = comp, \TMR|clock_table~25 , TMR|clock_table~25, xm23_cpu, 1
instance = comp, \TMR|clock_table~27 , TMR|clock_table~27, xm23_cpu, 1
instance = comp, \TMR|clock_table~30 , TMR|clock_table~30, xm23_cpu, 1
instance = comp, \TMR|clock_table~29 , TMR|clock_table~29, xm23_cpu, 1
instance = comp, \TMR|clock_table~31 , TMR|clock_table~31, xm23_cpu, 1
instance = comp, \TMR|clock_table~32 , TMR|clock_table~32, xm23_cpu, 1
instance = comp, \TMR|clock_table~28 , TMR|clock_table~28, xm23_cpu, 1
instance = comp, \TMR|clock_table~33 , TMR|clock_table~33, xm23_cpu, 1
instance = comp, \TMR|clock_table~35 , TMR|clock_table~35, xm23_cpu, 1
instance = comp, \TMR|clock_table~36 , TMR|clock_table~36, xm23_cpu, 1
instance = comp, \TMR|clock_table~37 , TMR|clock_table~37, xm23_cpu, 1
instance = comp, \TMR|clock_table~38 , TMR|clock_table~38, xm23_cpu, 1
instance = comp, \TMR|clock_table~34 , TMR|clock_table~34, xm23_cpu, 1
instance = comp, \TMR|clock_table~39 , TMR|clock_table~39, xm23_cpu, 1
instance = comp, \TMR|clock_table~40 , TMR|clock_table~40, xm23_cpu, 1
instance = comp, \TMR|clock_table~47 , TMR|clock_table~47, xm23_cpu, 1
instance = comp, \TMR|clock_table~48 , TMR|clock_table~48, xm23_cpu, 1
instance = comp, \TMR|clock_table~49 , TMR|clock_table~49, xm23_cpu, 1
instance = comp, \TMR|clock_table~50 , TMR|clock_table~50, xm23_cpu, 1
instance = comp, \TMR|clock_table~51 , TMR|clock_table~51, xm23_cpu, 1
instance = comp, \TMR|clock_table~52 , TMR|clock_table~52, xm23_cpu, 1
instance = comp, \TMR|clock_table~59 , TMR|clock_table~59, xm23_cpu, 1
instance = comp, \TMR|clock_table~63 , TMR|clock_table~63, xm23_cpu, 1
instance = comp, \TMR|clock_table~61 , TMR|clock_table~61, xm23_cpu, 1
instance = comp, \TMR|clock_table~60 , TMR|clock_table~60, xm23_cpu, 1
instance = comp, \TMR|clock_table~62 , TMR|clock_table~62, xm23_cpu, 1
instance = comp, \TMR|clock_table~64 , TMR|clock_table~64, xm23_cpu, 1
instance = comp, \TMR|clock_table~53 , TMR|clock_table~53, xm23_cpu, 1
instance = comp, \TMR|clock_table~54 , TMR|clock_table~54, xm23_cpu, 1
instance = comp, \TMR|clock_table~55 , TMR|clock_table~55, xm23_cpu, 1
instance = comp, \TMR|clock_table~56 , TMR|clock_table~56, xm23_cpu, 1
instance = comp, \TMR|clock_table~57 , TMR|clock_table~57, xm23_cpu, 1
instance = comp, \TMR|clock_table~58 , TMR|clock_table~58, xm23_cpu, 1
instance = comp, \TMR|clock_table~65 , TMR|clock_table~65, xm23_cpu, 1
instance = comp, \TMR|clock_table~67 , TMR|clock_table~67, xm23_cpu, 1
instance = comp, \TMR|clock_table~66 , TMR|clock_table~66, xm23_cpu, 1
instance = comp, \TMR|clock_table~69 , TMR|clock_table~69, xm23_cpu, 1
instance = comp, \TMR|clock_table~68 , TMR|clock_table~68, xm23_cpu, 1
instance = comp, \TMR|clock_table~70 , TMR|clock_table~70, xm23_cpu, 1
instance = comp, \TMR|clock_table~71 , TMR|clock_table~71, xm23_cpu, 1
instance = comp, \TMR|Equal0~1 , TMR|Equal0~1, xm23_cpu, 1
instance = comp, \TMR|clock_table~72 , TMR|clock_table~72, xm23_cpu, 1
instance = comp, \TMR|Equal0~2 , TMR|Equal0~2, xm23_cpu, 1
instance = comp, \TMR|clock_table~291 , TMR|clock_table~291, xm23_cpu, 1
instance = comp, \TMR|clock_table~288 , TMR|clock_table~288, xm23_cpu, 1
instance = comp, \TMR|clock_table~289 , TMR|clock_table~289, xm23_cpu, 1
instance = comp, \TMR|clock_table~290 , TMR|clock_table~290, xm23_cpu, 1
instance = comp, \TMR|clock_table~292 , TMR|clock_table~292, xm23_cpu, 1
instance = comp, \TMR|Equal0~17 , TMR|Equal0~17, xm23_cpu, 1
instance = comp, \TMR|clock_table~122 , TMR|clock_table~122, xm23_cpu, 1
instance = comp, \TMR|clock_table~286 , TMR|clock_table~286, xm23_cpu, 1
instance = comp, \TMR|clock_table~285 , TMR|clock_table~285, xm23_cpu, 1
instance = comp, \TMR|clock_table~287 , TMR|clock_table~287, xm23_cpu, 1
instance = comp, \TMR|count[17]~66 , TMR|count[17]~66, xm23_cpu, 1
instance = comp, \TMR|count[17] , TMR|count[17], xm23_cpu, 1
instance = comp, \TMR|count[18]~68 , TMR|count[18]~68, xm23_cpu, 1
instance = comp, \TMR|count[18] , TMR|count[18], xm23_cpu, 1
instance = comp, \TMR|count[19]~70 , TMR|count[19]~70, xm23_cpu, 1
instance = comp, \TMR|count[19] , TMR|count[19], xm23_cpu, 1
instance = comp, \TMR|count[20]~72 , TMR|count[20]~72, xm23_cpu, 1
instance = comp, \TMR|count[20] , TMR|count[20], xm23_cpu, 1
instance = comp, \TMR|count[21]~74 , TMR|count[21]~74, xm23_cpu, 1
instance = comp, \TMR|count[21] , TMR|count[21], xm23_cpu, 1
instance = comp, \TMR|count[22]~76 , TMR|count[22]~76, xm23_cpu, 1
instance = comp, \TMR|count[22] , TMR|count[22], xm23_cpu, 1
instance = comp, \TMR|count[23]~78 , TMR|count[23]~78, xm23_cpu, 1
instance = comp, \TMR|count[23] , TMR|count[23], xm23_cpu, 1
instance = comp, \TMR|count[24]~80 , TMR|count[24]~80, xm23_cpu, 1
instance = comp, \TMR|count[24] , TMR|count[24], xm23_cpu, 1
instance = comp, \TMR|Equal0~12 , TMR|Equal0~12, xm23_cpu, 1
instance = comp, \TMR|count[25]~82 , TMR|count[25]~82, xm23_cpu, 1
instance = comp, \TMR|count[25] , TMR|count[25], xm23_cpu, 1
instance = comp, \TMR|count[26]~84 , TMR|count[26]~84, xm23_cpu, 1
instance = comp, \TMR|count[26] , TMR|count[26], xm23_cpu, 1
instance = comp, \TMR|count[27]~86 , TMR|count[27]~86, xm23_cpu, 1
instance = comp, \TMR|count[27] , TMR|count[27], xm23_cpu, 1
instance = comp, \TMR|count[28]~88 , TMR|count[28]~88, xm23_cpu, 1
instance = comp, \TMR|count[28] , TMR|count[28], xm23_cpu, 1
instance = comp, \TMR|Equal0~13 , TMR|Equal0~13, xm23_cpu, 1
instance = comp, \TMR|count[29]~90 , TMR|count[29]~90, xm23_cpu, 1
instance = comp, \TMR|count[29] , TMR|count[29], xm23_cpu, 1
instance = comp, \TMR|count[30]~92 , TMR|count[30]~92, xm23_cpu, 1
instance = comp, \TMR|count[30] , TMR|count[30], xm23_cpu, 1
instance = comp, \TMR|count[31]~94 , TMR|count[31]~94, xm23_cpu, 1
instance = comp, \TMR|count[31] , TMR|count[31], xm23_cpu, 1
instance = comp, \TMR|Equal0~14 , TMR|Equal0~14, xm23_cpu, 1
instance = comp, \TMR|clock_table~268 , TMR|clock_table~268, xm23_cpu, 1
instance = comp, \TMR|clock_table~269 , TMR|clock_table~269, xm23_cpu, 1
instance = comp, \TMR|clock_table~250 , TMR|clock_table~250, xm23_cpu, 1
instance = comp, \TMR|clock_table~246 , TMR|clock_table~246, xm23_cpu, 1
instance = comp, \TMR|clock_table~247 , TMR|clock_table~247, xm23_cpu, 1
instance = comp, \TMR|clock_table~248 , TMR|clock_table~248, xm23_cpu, 1
instance = comp, \TMR|clock_table~249 , TMR|clock_table~249, xm23_cpu, 1
instance = comp, \TMR|clock_table~251 , TMR|clock_table~251, xm23_cpu, 1
instance = comp, \TMR|clock_table~228 , TMR|clock_table~228, xm23_cpu, 1
instance = comp, \TMR|clock_table~229 , TMR|clock_table~229, xm23_cpu, 1
instance = comp, \TMR|clock_table~230 , TMR|clock_table~230, xm23_cpu, 1
instance = comp, \TMR|clock_table~231 , TMR|clock_table~231, xm23_cpu, 1
instance = comp, \TMR|clock_table~232 , TMR|clock_table~232, xm23_cpu, 1
instance = comp, \TMR|clock_table~233 , TMR|clock_table~233, xm23_cpu, 1
instance = comp, \TMR|clock_table~235 , TMR|clock_table~235, xm23_cpu, 1
instance = comp, \TMR|clock_table~234 , TMR|clock_table~234, xm23_cpu, 1
instance = comp, \TMR|clock_table~237 , TMR|clock_table~237, xm23_cpu, 1
instance = comp, \TMR|clock_table~236 , TMR|clock_table~236, xm23_cpu, 1
instance = comp, \TMR|clock_table~238 , TMR|clock_table~238, xm23_cpu, 1
instance = comp, \TMR|clock_table~243 , TMR|clock_table~243, xm23_cpu, 1
instance = comp, \TMR|clock_table~241 , TMR|clock_table~241, xm23_cpu, 1
instance = comp, \TMR|clock_table~240 , TMR|clock_table~240, xm23_cpu, 1
instance = comp, \TMR|clock_table~242 , TMR|clock_table~242, xm23_cpu, 1
instance = comp, \TMR|clock_table~239 , TMR|clock_table~239, xm23_cpu, 1
instance = comp, \TMR|clock_table~244 , TMR|clock_table~244, xm23_cpu, 1
instance = comp, \TMR|clock_table~245 , TMR|clock_table~245, xm23_cpu, 1
instance = comp, \TMR|clock_table~252 , TMR|clock_table~252, xm23_cpu, 1
instance = comp, \TMR|clock_table~254 , TMR|clock_table~254, xm23_cpu, 1
instance = comp, \TMR|clock_table~253 , TMR|clock_table~253, xm23_cpu, 1
instance = comp, \TMR|clock_table~255 , TMR|clock_table~255, xm23_cpu, 1
instance = comp, \TMR|clock_table~257 , TMR|clock_table~257, xm23_cpu, 1
instance = comp, \TMR|clock_table~256 , TMR|clock_table~256, xm23_cpu, 1
instance = comp, \TMR|clock_table~258 , TMR|clock_table~258, xm23_cpu, 1
instance = comp, \TMR|clock_table~123 , TMR|clock_table~123, xm23_cpu, 1
instance = comp, \TMR|clock_table~259 , TMR|clock_table~259, xm23_cpu, 1
instance = comp, \TMR|clock_table~261 , TMR|clock_table~261, xm23_cpu, 1
instance = comp, \TMR|clock_table~260 , TMR|clock_table~260, xm23_cpu, 1
instance = comp, \TMR|clock_table~293 , TMR|clock_table~293, xm23_cpu, 1
instance = comp, \TMR|clock_table~294 , TMR|clock_table~294, xm23_cpu, 1
instance = comp, \TMR|clock_table~262 , TMR|clock_table~262, xm23_cpu, 1
instance = comp, \TMR|clock_table~263 , TMR|clock_table~263, xm23_cpu, 1
instance = comp, \TMR|clock_table~264 , TMR|clock_table~264, xm23_cpu, 1
instance = comp, \TMR|clock_table~265 , TMR|clock_table~265, xm23_cpu, 1
instance = comp, \TMR|clock_table~266 , TMR|clock_table~266, xm23_cpu, 1
instance = comp, \TMR|clock_table~267 , TMR|clock_table~267, xm23_cpu, 1
instance = comp, \TMR|Equal0~9 , TMR|Equal0~9, xm23_cpu, 1
instance = comp, \TMR|clock_table~221 , TMR|clock_table~221, xm23_cpu, 1
instance = comp, \TMR|clock_table~225 , TMR|clock_table~225, xm23_cpu, 1
instance = comp, \TMR|clock_table~223 , TMR|clock_table~223, xm23_cpu, 1
instance = comp, \TMR|clock_table~222 , TMR|clock_table~222, xm23_cpu, 1
instance = comp, \TMR|clock_table~224 , TMR|clock_table~224, xm23_cpu, 1
instance = comp, \TMR|clock_table~226 , TMR|clock_table~226, xm23_cpu, 1
instance = comp, \TMR|clock_table~216 , TMR|clock_table~216, xm23_cpu, 1
instance = comp, \TMR|clock_table~215 , TMR|clock_table~215, xm23_cpu, 1
instance = comp, \TMR|clock_table~217 , TMR|clock_table~217, xm23_cpu, 1
instance = comp, \TMR|clock_table~218 , TMR|clock_table~218, xm23_cpu, 1
instance = comp, \TMR|clock_table~214 , TMR|clock_table~214, xm23_cpu, 1
instance = comp, \TMR|clock_table~219 , TMR|clock_table~219, xm23_cpu, 1
instance = comp, \TMR|clock_table~209 , TMR|clock_table~209, xm23_cpu, 1
instance = comp, \TMR|clock_table~210 , TMR|clock_table~210, xm23_cpu, 1
instance = comp, \TMR|clock_table~211 , TMR|clock_table~211, xm23_cpu, 1
instance = comp, \TMR|clock_table~212 , TMR|clock_table~212, xm23_cpu, 1
instance = comp, \TMR|clock_table~208 , TMR|clock_table~208, xm23_cpu, 1
instance = comp, \TMR|clock_table~213 , TMR|clock_table~213, xm23_cpu, 1
instance = comp, \TMR|clock_table~220 , TMR|clock_table~220, xm23_cpu, 1
instance = comp, \TMR|clock_table~206 , TMR|clock_table~206, xm23_cpu, 1
instance = comp, \TMR|clock_table~204 , TMR|clock_table~204, xm23_cpu, 1
instance = comp, \TMR|clock_table~203 , TMR|clock_table~203, xm23_cpu, 1
instance = comp, \TMR|clock_table~205 , TMR|clock_table~205, xm23_cpu, 1
instance = comp, \TMR|clock_table~202 , TMR|clock_table~202, xm23_cpu, 1
instance = comp, \TMR|clock_table~207 , TMR|clock_table~207, xm23_cpu, 1
instance = comp, \TMR|clock_table~227 , TMR|clock_table~227, xm23_cpu, 1
instance = comp, \TMR|clock_table~199 , TMR|clock_table~199, xm23_cpu, 1
instance = comp, \TMR|clock_table~196 , TMR|clock_table~196, xm23_cpu, 1
instance = comp, \TMR|clock_table~197 , TMR|clock_table~197, xm23_cpu, 1
instance = comp, \TMR|clock_table~198 , TMR|clock_table~198, xm23_cpu, 1
instance = comp, \TMR|clock_table~195 , TMR|clock_table~195, xm23_cpu, 1
instance = comp, \TMR|clock_table~200 , TMR|clock_table~200, xm23_cpu, 1
instance = comp, \TMR|clock_table~182 , TMR|clock_table~182, xm23_cpu, 1
instance = comp, \TMR|clock_table~186 , TMR|clock_table~186, xm23_cpu, 1
instance = comp, \TMR|clock_table~183 , TMR|clock_table~183, xm23_cpu, 1
instance = comp, \TMR|clock_table~184 , TMR|clock_table~184, xm23_cpu, 1
instance = comp, \TMR|clock_table~185 , TMR|clock_table~185, xm23_cpu, 1
instance = comp, \TMR|clock_table~187 , TMR|clock_table~187, xm23_cpu, 1
instance = comp, \TMR|clock_table~192 , TMR|clock_table~192, xm23_cpu, 1
instance = comp, \TMR|clock_table~188 , TMR|clock_table~188, xm23_cpu, 1
instance = comp, \TMR|clock_table~189 , TMR|clock_table~189, xm23_cpu, 1
instance = comp, \TMR|clock_table~190 , TMR|clock_table~190, xm23_cpu, 1
instance = comp, \TMR|clock_table~191 , TMR|clock_table~191, xm23_cpu, 1
instance = comp, \TMR|clock_table~193 , TMR|clock_table~193, xm23_cpu, 1
instance = comp, \TMR|clock_table~194 , TMR|clock_table~194, xm23_cpu, 1
instance = comp, \TMR|clock_table~178 , TMR|clock_table~178, xm23_cpu, 1
instance = comp, \TMR|clock_table~177 , TMR|clock_table~177, xm23_cpu, 1
instance = comp, \TMR|clock_table~179 , TMR|clock_table~179, xm23_cpu, 1
instance = comp, \TMR|clock_table~176 , TMR|clock_table~176, xm23_cpu, 1
instance = comp, \TMR|clock_table~180 , TMR|clock_table~180, xm23_cpu, 1
instance = comp, \TMR|clock_table~181 , TMR|clock_table~181, xm23_cpu, 1
instance = comp, \TMR|clock_table~201 , TMR|clock_table~201, xm23_cpu, 1
instance = comp, \TMR|Equal0~8 , TMR|Equal0~8, xm23_cpu, 1
instance = comp, \TMR|Equal0~10 , TMR|Equal0~10, xm23_cpu, 1
instance = comp, \TMR|clock_table~270 , TMR|clock_table~270, xm23_cpu, 1
instance = comp, \TMR|clock_table~271 , TMR|clock_table~271, xm23_cpu, 1
instance = comp, \TMR|clock_table~277 , TMR|clock_table~277, xm23_cpu, 1
instance = comp, \TMR|clock_table~278 , TMR|clock_table~278, xm23_cpu, 1
instance = comp, \TMR|clock_table~279 , TMR|clock_table~279, xm23_cpu, 1
instance = comp, \TMR|clock_table~272 , TMR|clock_table~272, xm23_cpu, 1
instance = comp, \TMR|clock_table~273 , TMR|clock_table~273, xm23_cpu, 1
instance = comp, \TMR|clock_table~274 , TMR|clock_table~274, xm23_cpu, 1
instance = comp, \TMR|clock_table~275 , TMR|clock_table~275, xm23_cpu, 1
instance = comp, \TMR|clock_table~276 , TMR|clock_table~276, xm23_cpu, 1
instance = comp, \TMR|clock_table~280 , TMR|clock_table~280, xm23_cpu, 1
instance = comp, \TMR|clock_table~175 , TMR|clock_table~175, xm23_cpu, 1
instance = comp, \TMR|clock_table~282 , TMR|clock_table~282, xm23_cpu, 1
instance = comp, \TMR|clock_table~281 , TMR|clock_table~281, xm23_cpu, 1
instance = comp, \TMR|clock_table~283 , TMR|clock_table~283, xm23_cpu, 1
instance = comp, \TMR|clock_table~284 , TMR|clock_table~284, xm23_cpu, 1
instance = comp, \TMR|Equal0~11 , TMR|Equal0~11, xm23_cpu, 1
instance = comp, \TMR|Equal0~15 , TMR|Equal0~15, xm23_cpu, 1
instance = comp, \TMR|Equal0~6 , TMR|Equal0~6, xm23_cpu, 1
instance = comp, \TMR|clock_table~155 , TMR|clock_table~155, xm23_cpu, 1
instance = comp, \TMR|clock_table~159 , TMR|clock_table~159, xm23_cpu, 1
instance = comp, \TMR|clock_table~156 , TMR|clock_table~156, xm23_cpu, 1
instance = comp, \TMR|clock_table~157 , TMR|clock_table~157, xm23_cpu, 1
instance = comp, \TMR|clock_table~158 , TMR|clock_table~158, xm23_cpu, 1
instance = comp, \TMR|clock_table~160 , TMR|clock_table~160, xm23_cpu, 1
instance = comp, \TMR|clock_table~165 , TMR|clock_table~165, xm23_cpu, 1
instance = comp, \TMR|clock_table~162 , TMR|clock_table~162, xm23_cpu, 1
instance = comp, \TMR|clock_table~163 , TMR|clock_table~163, xm23_cpu, 1
instance = comp, \TMR|clock_table~164 , TMR|clock_table~164, xm23_cpu, 1
instance = comp, \TMR|clock_table~161 , TMR|clock_table~161, xm23_cpu, 1
instance = comp, \TMR|clock_table~166 , TMR|clock_table~166, xm23_cpu, 1
instance = comp, \TMR|clock_table~167 , TMR|clock_table~167, xm23_cpu, 1
instance = comp, \TMR|clock_table~172 , TMR|clock_table~172, xm23_cpu, 1
instance = comp, \TMR|clock_table~170 , TMR|clock_table~170, xm23_cpu, 1
instance = comp, \TMR|clock_table~169 , TMR|clock_table~169, xm23_cpu, 1
instance = comp, \TMR|clock_table~171 , TMR|clock_table~171, xm23_cpu, 1
instance = comp, \TMR|clock_table~168 , TMR|clock_table~168, xm23_cpu, 1
instance = comp, \TMR|clock_table~173 , TMR|clock_table~173, xm23_cpu, 1
instance = comp, \TMR|clock_table~150 , TMR|clock_table~150, xm23_cpu, 1
instance = comp, \TMR|clock_table~151 , TMR|clock_table~151, xm23_cpu, 1
instance = comp, \TMR|clock_table~152 , TMR|clock_table~152, xm23_cpu, 1
instance = comp, \TMR|clock_table~149 , TMR|clock_table~149, xm23_cpu, 1
instance = comp, \TMR|clock_table~153 , TMR|clock_table~153, xm23_cpu, 1
instance = comp, \TMR|clock_table~154 , TMR|clock_table~154, xm23_cpu, 1
instance = comp, \TMR|clock_table~174 , TMR|clock_table~174, xm23_cpu, 1
instance = comp, \TMR|clock_table~128 , TMR|clock_table~128, xm23_cpu, 1
instance = comp, \TMR|clock_table~124 , TMR|clock_table~124, xm23_cpu, 1
instance = comp, \TMR|clock_table~126 , TMR|clock_table~126, xm23_cpu, 1
instance = comp, \TMR|clock_table~125 , TMR|clock_table~125, xm23_cpu, 1
instance = comp, \TMR|clock_table~127 , TMR|clock_table~127, xm23_cpu, 1
instance = comp, \TMR|clock_table~129 , TMR|clock_table~129, xm23_cpu, 1
instance = comp, \TMR|clock_table~130 , TMR|clock_table~130, xm23_cpu, 1
instance = comp, \TMR|clock_table~131 , TMR|clock_table~131, xm23_cpu, 1
instance = comp, \TMR|clock_table~132 , TMR|clock_table~132, xm23_cpu, 1
instance = comp, \TMR|clock_table~133 , TMR|clock_table~133, xm23_cpu, 1
instance = comp, \TMR|clock_table~134 , TMR|clock_table~134, xm23_cpu, 1
instance = comp, \TMR|clock_table~135 , TMR|clock_table~135, xm23_cpu, 1
instance = comp, \TMR|clock_table~138 , TMR|clock_table~138, xm23_cpu, 1
instance = comp, \TMR|clock_table~137 , TMR|clock_table~137, xm23_cpu, 1
instance = comp, \TMR|clock_table~139 , TMR|clock_table~139, xm23_cpu, 1
instance = comp, \TMR|clock_table~136 , TMR|clock_table~136, xm23_cpu, 1
instance = comp, \TMR|clock_table~140 , TMR|clock_table~140, xm23_cpu, 1
instance = comp, \TMR|clock_table~141 , TMR|clock_table~141, xm23_cpu, 1
instance = comp, \TMR|clock_table~142 , TMR|clock_table~142, xm23_cpu, 1
instance = comp, \TMR|clock_table~144 , TMR|clock_table~144, xm23_cpu, 1
instance = comp, \TMR|clock_table~143 , TMR|clock_table~143, xm23_cpu, 1
instance = comp, \TMR|clock_table~145 , TMR|clock_table~145, xm23_cpu, 1
instance = comp, \TMR|clock_table~146 , TMR|clock_table~146, xm23_cpu, 1
instance = comp, \TMR|clock_table~147 , TMR|clock_table~147, xm23_cpu, 1
instance = comp, \TMR|clock_table~148 , TMR|clock_table~148, xm23_cpu, 1
instance = comp, \TMR|Equal0~5 , TMR|Equal0~5, xm23_cpu, 1
instance = comp, \TMR|clock_table~109 , TMR|clock_table~109, xm23_cpu, 1
instance = comp, \TMR|clock_table~110 , TMR|clock_table~110, xm23_cpu, 1
instance = comp, \TMR|clock_table~111 , TMR|clock_table~111, xm23_cpu, 1
instance = comp, \TMR|clock_table~112 , TMR|clock_table~112, xm23_cpu, 1
instance = comp, \TMR|clock_table~108 , TMR|clock_table~108, xm23_cpu, 1
instance = comp, \TMR|clock_table~113 , TMR|clock_table~113, xm23_cpu, 1
instance = comp, \TMR|clock_table~106 , TMR|clock_table~106, xm23_cpu, 1
instance = comp, \TMR|clock_table~103 , TMR|clock_table~103, xm23_cpu, 1
instance = comp, \TMR|clock_table~104 , TMR|clock_table~104, xm23_cpu, 1
instance = comp, \TMR|clock_table~105 , TMR|clock_table~105, xm23_cpu, 1
instance = comp, \TMR|clock_table~102 , TMR|clock_table~102, xm23_cpu, 1
instance = comp, \TMR|clock_table~107 , TMR|clock_table~107, xm23_cpu, 1
instance = comp, \TMR|clock_table~114 , TMR|clock_table~114, xm23_cpu, 1
instance = comp, \TMR|clock_table~117 , TMR|clock_table~117, xm23_cpu, 1
instance = comp, \TMR|clock_table~116 , TMR|clock_table~116, xm23_cpu, 1
instance = comp, \TMR|clock_table~118 , TMR|clock_table~118, xm23_cpu, 1
instance = comp, \TMR|clock_table~119 , TMR|clock_table~119, xm23_cpu, 1
instance = comp, \TMR|clock_table~115 , TMR|clock_table~115, xm23_cpu, 1
instance = comp, \TMR|clock_table~120 , TMR|clock_table~120, xm23_cpu, 1
instance = comp, \TMR|clock_table~98 , TMR|clock_table~98, xm23_cpu, 1
instance = comp, \TMR|clock_table~97 , TMR|clock_table~97, xm23_cpu, 1
instance = comp, \TMR|clock_table~99 , TMR|clock_table~99, xm23_cpu, 1
instance = comp, \TMR|clock_table~96 , TMR|clock_table~96, xm23_cpu, 1
instance = comp, \TMR|clock_table~100 , TMR|clock_table~100, xm23_cpu, 1
instance = comp, \TMR|clock_table~101 , TMR|clock_table~101, xm23_cpu, 1
instance = comp, \TMR|clock_table~121 , TMR|clock_table~121, xm23_cpu, 1
instance = comp, \TMR|clock_table~84 , TMR|clock_table~84, xm23_cpu, 1
instance = comp, \TMR|clock_table~83 , TMR|clock_table~83, xm23_cpu, 1
instance = comp, \TMR|clock_table~85 , TMR|clock_table~85, xm23_cpu, 1
instance = comp, \TMR|clock_table~82 , TMR|clock_table~82, xm23_cpu, 1
instance = comp, \TMR|clock_table~86 , TMR|clock_table~86, xm23_cpu, 1
instance = comp, \TMR|clock_table~87 , TMR|clock_table~87, xm23_cpu, 1
instance = comp, \TMR|clock_table~80 , TMR|clock_table~80, xm23_cpu, 1
instance = comp, \TMR|clock_table~76 , TMR|clock_table~76, xm23_cpu, 1
instance = comp, \TMR|clock_table~77 , TMR|clock_table~77, xm23_cpu, 1
instance = comp, \TMR|clock_table~78 , TMR|clock_table~78, xm23_cpu, 1
instance = comp, \TMR|clock_table~79 , TMR|clock_table~79, xm23_cpu, 1
instance = comp, \TMR|clock_table~81 , TMR|clock_table~81, xm23_cpu, 1
instance = comp, \TMR|clock_table~88 , TMR|clock_table~88, xm23_cpu, 1
instance = comp, \TMR|clock_table~93 , TMR|clock_table~93, xm23_cpu, 1
instance = comp, \TMR|clock_table~89 , TMR|clock_table~89, xm23_cpu, 1
instance = comp, \TMR|clock_table~90 , TMR|clock_table~90, xm23_cpu, 1
instance = comp, \TMR|clock_table~91 , TMR|clock_table~91, xm23_cpu, 1
instance = comp, \TMR|clock_table~92 , TMR|clock_table~92, xm23_cpu, 1
instance = comp, \TMR|clock_table~94 , TMR|clock_table~94, xm23_cpu, 1
instance = comp, \TMR|clock_table~74 , TMR|clock_table~74, xm23_cpu, 1
instance = comp, \TMR|clock_table~75 , TMR|clock_table~75, xm23_cpu, 1
instance = comp, \TMR|clock_table~295 , TMR|clock_table~295, xm23_cpu, 1
instance = comp, \TMR|clock_table~296 , TMR|clock_table~296, xm23_cpu, 1
instance = comp, \TMR|clock_table~95 , TMR|clock_table~95, xm23_cpu, 1
instance = comp, \TMR|Equal0~3 , TMR|Equal0~3, xm23_cpu, 1
instance = comp, \TMR|Equal0~4 , TMR|Equal0~4, xm23_cpu, 1
instance = comp, \TMR|Equal0~7 , TMR|Equal0~7, xm23_cpu, 1
instance = comp, \TMR|Equal0~16 , TMR|Equal0~16, xm23_cpu, 1
instance = comp, \TMR|Equal0~18 , TMR|Equal0~18, xm23_cpu, 1
instance = comp, \TMR|CSR~0 , TMR|CSR~0, xm23_cpu, 1
instance = comp, \TMR|CSR[2] , TMR|CSR[2], xm23_cpu, 1
instance = comp, \dev_mem~25 , dev_mem~25, xm23_cpu, 1
instance = comp, \dev_mem~26 , dev_mem~26, xm23_cpu, 1
instance = comp, \kb_scr|kb_of_o~1 , kb_scr|kb_of_o~1, xm23_cpu, 1
instance = comp, \kb_scr|data_read , kb_scr|data_read, xm23_cpu, 1
instance = comp, \dev_mem~102 , dev_mem~102, xm23_cpu, 1
instance = comp, \dev_mem[2][2] , dev_mem[2][2], xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o~0 , kb_scr|CSR_kb_o~0, xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[2] , kb_scr|CSR_kb_o[2], xm23_cpu, 1
instance = comp, \dev_mem~57 , dev_mem~57, xm23_cpu, 1
instance = comp, \dev_mem~58 , dev_mem~58, xm23_cpu, 1
instance = comp, \dev_mem[7][2] , dev_mem[7][2], xm23_cpu, 1
instance = comp, \dev_mem~19 , dev_mem~19, xm23_cpu, 1
instance = comp, \dev_mem[6][2] , dev_mem[6][2], xm23_cpu, 1
instance = comp, \dev_mem~106 , dev_mem~106, xm23_cpu, 1
instance = comp, \dev_mem[4][2] , dev_mem[4][2], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[2] , kb_scr|CSR_scr_o[2], xm23_cpu, 1
instance = comp, \dev_mem~51 , dev_mem~51, xm23_cpu, 1
instance = comp, \dev_mem~60 , dev_mem~60, xm23_cpu, 1
instance = comp, \dev_mem[5][2] , dev_mem[5][2], xm23_cpu, 1
instance = comp, \dev_mem~59 , dev_mem~59, xm23_cpu, 1
instance = comp, \Mux133~0 , Mux133~0, xm23_cpu, 1
instance = comp, \Mux133~1 , Mux133~1, xm23_cpu, 1
instance = comp, \Mux133~2 , Mux133~2, xm23_cpu, 1
instance = comp, \Mux133~3 , Mux133~3, xm23_cpu, 1
instance = comp, \dev_mem[8][2] , dev_mem[8][2], xm23_cpu, 1
instance = comp, \push_button~input , push_button~input, xm23_cpu, 1
instance = comp, \PB|CSR_out[2]~0 , PB|CSR_out[2]~0, xm23_cpu, 1
instance = comp, \dev_mem~55 , dev_mem~55, xm23_cpu, 1
instance = comp, \Mux133~4 , Mux133~4, xm23_cpu, 1
instance = comp, \reg_file~1278 , reg_file~1278, xm23_cpu, 1
instance = comp, \reg_file~745 , reg_file~745, xm23_cpu, 1
instance = comp, \reg_file~1279 , reg_file~1279, xm23_cpu, 1
instance = comp, \reg_file~1280 , reg_file~1280, xm23_cpu, 1
instance = comp, \reg_file~1281 , reg_file~1281, xm23_cpu, 1
instance = comp, \reg_file[15][2] , reg_file[15][2], xm23_cpu, 1
instance = comp, \reg_file~1519 , reg_file~1519, xm23_cpu, 1
instance = comp, \reg_file~1517 , reg_file~1517, xm23_cpu, 1
instance = comp, \Mux125~7 , Mux125~7, xm23_cpu, 1
instance = comp, \Mux125~8 , Mux125~8, xm23_cpu, 1
instance = comp, \Mux125~0 , Mux125~0, xm23_cpu, 1
instance = comp, \Mux125~1 , Mux125~1, xm23_cpu, 1
instance = comp, \Mux125~2 , Mux125~2, xm23_cpu, 1
instance = comp, \Mux125~3 , Mux125~3, xm23_cpu, 1
instance = comp, \Mux125~4 , Mux125~4, xm23_cpu, 1
instance = comp, \Mux125~5 , Mux125~5, xm23_cpu, 1
instance = comp, \Mux125~6 , Mux125~6, xm23_cpu, 1
instance = comp, \Mux125~9 , Mux125~9, xm23_cpu, 1
instance = comp, \reg_file~1520 , reg_file~1520, xm23_cpu, 1
instance = comp, \Mux125~17 , Mux125~17, xm23_cpu, 1
instance = comp, \Mux125~18 , Mux125~18, xm23_cpu, 1
instance = comp, \Mux125~10 , Mux125~10, xm23_cpu, 1
instance = comp, \Mux125~11 , Mux125~11, xm23_cpu, 1
instance = comp, \reg_file~1524 , reg_file~1524, xm23_cpu, 1
instance = comp, \Mux125~12 , Mux125~12, xm23_cpu, 1
instance = comp, \Mux125~13 , Mux125~13, xm23_cpu, 1
instance = comp, \Mux125~14 , Mux125~14, xm23_cpu, 1
instance = comp, \Mux125~15 , Mux125~15, xm23_cpu, 1
instance = comp, \Mux125~16 , Mux125~16, xm23_cpu, 1
instance = comp, \Mux125~19 , Mux125~19, xm23_cpu, 1
instance = comp, \Mux125~20 , Mux125~20, xm23_cpu, 1
instance = comp, \Mux125~21 , Mux125~21, xm23_cpu, 1
instance = comp, \reg_file~1048 , reg_file~1048, xm23_cpu, 1
instance = comp, \reg_file~1049 , reg_file~1049, xm23_cpu, 1
instance = comp, \reg_file[0][2]~41 , reg_file[0][2]~41, xm23_cpu, 1
instance = comp, \reg_file[0][2] , reg_file[0][2], xm23_cpu, 1
instance = comp, \sxt_in[2]~56 , sxt_in[2]~56, xm23_cpu, 1
instance = comp, \sxt_in[2]~57 , sxt_in[2]~57, xm23_cpu, 1
instance = comp, \sxt_in[2]~54 , sxt_in[2]~54, xm23_cpu, 1
instance = comp, \sxt_in[2]~55 , sxt_in[2]~55, xm23_cpu, 1
instance = comp, \sxt_in[2]~58 , sxt_in[2]~58, xm23_cpu, 1
instance = comp, \sxt_in[2]~59 , sxt_in[2]~59, xm23_cpu, 1
instance = comp, \sxt_ext|out[3]~4 , sxt_ext|out[3]~4, xm23_cpu, 1
instance = comp, \reg_file~739 , reg_file~739, xm23_cpu, 1
instance = comp, \reg_file~740 , reg_file~740, xm23_cpu, 1
instance = comp, \reg_file~1290 , reg_file~1290, xm23_cpu, 1
instance = comp, \reg_file~1291 , reg_file~1291, xm23_cpu, 1
instance = comp, \reg_file[14][3]~98 , reg_file[14][3]~98, xm23_cpu, 1
instance = comp, \reg_file[14][3] , reg_file[14][3], xm23_cpu, 1
instance = comp, \reg_file~1498 , reg_file~1498, xm23_cpu, 1
instance = comp, \reg_file~1496 , reg_file~1496, xm23_cpu, 1
instance = comp, \Mux124~0 , Mux124~0, xm23_cpu, 1
instance = comp, \Mux124~1 , Mux124~1, xm23_cpu, 1
instance = comp, \Mux124~4 , Mux124~4, xm23_cpu, 1
instance = comp, \Mux124~5 , Mux124~5, xm23_cpu, 1
instance = comp, \reg_file~724 , reg_file~724, xm23_cpu, 1
instance = comp, \Mux124~2 , Mux124~2, xm23_cpu, 1
instance = comp, \Mux124~3 , Mux124~3, xm23_cpu, 1
instance = comp, \Mux124~6 , Mux124~6, xm23_cpu, 1
instance = comp, \reg_file~1502 , reg_file~1502, xm23_cpu, 1
instance = comp, \Mux124~7 , Mux124~7, xm23_cpu, 1
instance = comp, \Mux124~8 , Mux124~8, xm23_cpu, 1
instance = comp, \Mux124~9 , Mux124~9, xm23_cpu, 1
instance = comp, \reg_file~1503 , reg_file~1503, xm23_cpu, 1
instance = comp, \Mux124~17 , Mux124~17, xm23_cpu, 1
instance = comp, \Mux124~18 , Mux124~18, xm23_cpu, 1
instance = comp, \reg_file~1505 , reg_file~1505, xm23_cpu, 1
instance = comp, \Mux124~10 , Mux124~10, xm23_cpu, 1
instance = comp, \Mux124~11 , Mux124~11, xm23_cpu, 1
instance = comp, \Mux124~14 , Mux124~14, xm23_cpu, 1
instance = comp, \Mux124~15 , Mux124~15, xm23_cpu, 1
instance = comp, \Mux124~12 , Mux124~12, xm23_cpu, 1
instance = comp, \Mux124~13 , Mux124~13, xm23_cpu, 1
instance = comp, \Mux124~16 , Mux124~16, xm23_cpu, 1
instance = comp, \Mux124~19 , Mux124~19, xm23_cpu, 1
instance = comp, \Mux124~20 , Mux124~20, xm23_cpu, 1
instance = comp, \Mux124~21 , Mux124~21, xm23_cpu, 1
instance = comp, \reg_file~1064 , reg_file~1064, xm23_cpu, 1
instance = comp, \reg_file~1065 , reg_file~1065, xm23_cpu, 1
instance = comp, \reg_file[3][3]~49 , reg_file[3][3]~49, xm23_cpu, 1
instance = comp, \reg_file[3][3] , reg_file[3][3], xm23_cpu, 1
instance = comp, \sxt_in[3]~62 , sxt_in[3]~62, xm23_cpu, 1
instance = comp, \sxt_in[3]~63 , sxt_in[3]~63, xm23_cpu, 1
instance = comp, \sxt_in[3]~60 , sxt_in[3]~60, xm23_cpu, 1
instance = comp, \sxt_in[3]~61 , sxt_in[3]~61, xm23_cpu, 1
instance = comp, \sxt_in[3]~64 , sxt_in[3]~64, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[4]~7 , sxt_ext|intermediate[4]~7, xm23_cpu, 1
instance = comp, \reg_file~801 , reg_file~801, xm23_cpu, 1
instance = comp, \reg_file~802 , reg_file~802, xm23_cpu, 1
instance = comp, \reg_file~800 , reg_file~800, xm23_cpu, 1
instance = comp, \reg_file~803 , reg_file~803, xm23_cpu, 1
instance = comp, \reg_file[7][4]~4 , reg_file[7][4]~4, xm23_cpu, 1
instance = comp, \reg_file[7][4] , reg_file[7][4], xm23_cpu, 1
instance = comp, \Mux43~0 , Mux43~0, xm23_cpu, 1
instance = comp, \Mux43~1 , Mux43~1, xm23_cpu, 1
instance = comp, \Mux43~2 , Mux43~2, xm23_cpu, 1
instance = comp, \Mux43~3 , Mux43~3, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux12~0 , byte_manipulator|Mux12~0, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux12~2 , byte_manipulator|Mux12~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[12] , byte_manipulator|dst_out[12], xm23_cpu, 1
instance = comp, \Mux115~7 , Mux115~7, xm23_cpu, 1
instance = comp, \Mux115~8 , Mux115~8, xm23_cpu, 1
instance = comp, \Mux115~0 , Mux115~0, xm23_cpu, 1
instance = comp, \Mux115~1 , Mux115~1, xm23_cpu, 1
instance = comp, \Mux115~4 , Mux115~4, xm23_cpu, 1
instance = comp, \Mux115~5 , Mux115~5, xm23_cpu, 1
instance = comp, \Mux115~2 , Mux115~2, xm23_cpu, 1
instance = comp, \Mux115~3 , Mux115~3, xm23_cpu, 1
instance = comp, \Mux115~6 , Mux115~6, xm23_cpu, 1
instance = comp, \Mux115~9 , Mux115~9, xm23_cpu, 1
instance = comp, \reg_file~1698 , reg_file~1698, xm23_cpu, 1
instance = comp, \Mux115~17 , Mux115~17, xm23_cpu, 1
instance = comp, \Mux115~18 , Mux115~18, xm23_cpu, 1
instance = comp, \Mux115~10 , Mux115~10, xm23_cpu, 1
instance = comp, \Mux115~11 , Mux115~11, xm23_cpu, 1
instance = comp, \Mux115~12 , Mux115~12, xm23_cpu, 1
instance = comp, \Mux115~13 , Mux115~13, xm23_cpu, 1
instance = comp, \Mux115~14 , Mux115~14, xm23_cpu, 1
instance = comp, \Mux115~15 , Mux115~15, xm23_cpu, 1
instance = comp, \Mux115~16 , Mux115~16, xm23_cpu, 1
instance = comp, \Mux115~19 , Mux115~19, xm23_cpu, 1
instance = comp, \Mux115~20 , Mux115~20, xm23_cpu, 1
instance = comp, \Mux115~21 , Mux115~21, xm23_cpu, 1
instance = comp, \reg_file~1116 , reg_file~1116, xm23_cpu, 1
instance = comp, \reg_file~1117 , reg_file~1117, xm23_cpu, 1
instance = comp, \reg_file~1122 , reg_file~1122, xm23_cpu, 1
instance = comp, \reg_file[5][12] , reg_file[5][12], xm23_cpu, 1
instance = comp, \Mux19~0 , Mux19~0, xm23_cpu, 1
instance = comp, \Mux19~1 , Mux19~1, xm23_cpu, 1
instance = comp, \Mux19~2 , Mux19~2, xm23_cpu, 1
instance = comp, \Mux19~3 , Mux19~3, xm23_cpu, 1
instance = comp, \Mux19~4 , Mux19~4, xm23_cpu, 1
instance = comp, \Mux19~5 , Mux19~5, xm23_cpu, 1
instance = comp, \Mux19~6 , Mux19~6, xm23_cpu, 1
instance = comp, \Mux19~7 , Mux19~7, xm23_cpu, 1
instance = comp, \Mux19~8 , Mux19~8, xm23_cpu, 1
instance = comp, \Mux19~9 , Mux19~9, xm23_cpu, 1
instance = comp, \Mux19~10 , Mux19~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~6 , arithmetic_logic_unit|Mux4~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~7 , arithmetic_logic_unit|Mux4~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~2 , arithmetic_logic_unit|Mux4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~3 , arithmetic_logic_unit|Mux4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~5 , arithmetic_logic_unit|Mux4~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~8 , arithmetic_logic_unit|Mux4~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~11 , arithmetic_logic_unit|Mux4~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~12 , arithmetic_logic_unit|Mux4~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux4~13 , arithmetic_logic_unit|Mux4~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[12] , arithmetic_logic_unit|result[12], xm23_cpu, 1
instance = comp, \psw_in[12]~5 , psw_in[12]~5, xm23_cpu, 1
instance = comp, \psw_in[12] , psw_in[12], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[12]~feeder , ctrl_unit|psw[12]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[12] , ctrl_unit|psw[12], xm23_cpu, 1
instance = comp, \mdr~41 , mdr~41, xm23_cpu, 1
instance = comp, \mdr~42 , mdr~42, xm23_cpu, 1
instance = comp, \mdr~43 , mdr~43, xm23_cpu, 1
instance = comp, \mdr[12] , mdr[12], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a44 , ram|memory_rtl_0|auto_generated|ram_block1a44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a36 , ram|memory_rtl_0|auto_generated|ram_block1a36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~9 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a60 , ram|memory_rtl_0|auto_generated|ram_block1a60, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a52 , ram|memory_rtl_0|auto_generated|ram_block1a52, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~10 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a20 , ram|memory_rtl_0|auto_generated|ram_block1a20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a28 , ram|memory_rtl_0|auto_generated|ram_block1a28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~7 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a12 , ram|memory_rtl_0|auto_generated|ram_block1a12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a4 , ram|memory_rtl_0|auto_generated|ram_block1a4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~6 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~8 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[4]~11 , ram|memory_rtl_0|auto_generated|mux5|result_node[4]~11, xm23_cpu, 1
instance = comp, \reg_file~799 , reg_file~799, xm23_cpu, 1
instance = comp, \reg_file~1231 , reg_file~1231, xm23_cpu, 1
instance = comp, \reg_file~1232 , reg_file~1232, xm23_cpu, 1
instance = comp, \reg_file[16][4]~24 , reg_file[16][4]~24, xm23_cpu, 1
instance = comp, \reg_file[16][4] , reg_file[16][4], xm23_cpu, 1
instance = comp, \Mux91~2 , Mux91~2, xm23_cpu, 1
instance = comp, \Mux91~3 , Mux91~3, xm23_cpu, 1
instance = comp, \Mux91~4 , Mux91~4, xm23_cpu, 1
instance = comp, \Mux91~5 , Mux91~5, xm23_cpu, 1
instance = comp, \Mux91~6 , Mux91~6, xm23_cpu, 1
instance = comp, \Mux91~0 , Mux91~0, xm23_cpu, 1
instance = comp, \Mux91~1 , Mux91~1, xm23_cpu, 1
instance = comp, \Mux91~7 , Mux91~7, xm23_cpu, 1
instance = comp, \Mux91~8 , Mux91~8, xm23_cpu, 1
instance = comp, \Mux91~9 , Mux91~9, xm23_cpu, 1
instance = comp, \instr_reg[4]~10 , instr_reg[4]~10, xm23_cpu, 1
instance = comp, \instr_reg[4]~feeder , instr_reg[4]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[4] , instr_reg[4], xm23_cpu, 1
instance = comp, \ID|SRCCON[1]~feeder , ID|SRCCON[1]~feeder, xm23_cpu, 1
instance = comp, \ID|SRCCON[1] , ID|SRCCON[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector119~0 , ctrl_unit|Selector119~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[1]~3 , ctrl_unit|iv_ent|data_dst_iv[1]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_dst_iv[1] , ctrl_unit|iv_ent|data_dst_iv[1], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~65 , ctrl_unit|dbus_rnum_dst~65, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector119~1 , ctrl_unit|Selector119~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector119 , ctrl_unit|Selector119, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_rnum_dst[1] , ctrl_unit|alu_rnum_dst[1], xm23_cpu, 1
instance = comp, \Mux21~7 , Mux21~7, xm23_cpu, 1
instance = comp, \Mux21~8 , Mux21~8, xm23_cpu, 1
instance = comp, \Mux21~0 , Mux21~0, xm23_cpu, 1
instance = comp, \Mux21~1 , Mux21~1, xm23_cpu, 1
instance = comp, \Mux21~2 , Mux21~2, xm23_cpu, 1
instance = comp, \Mux21~3 , Mux21~3, xm23_cpu, 1
instance = comp, \Mux21~4 , Mux21~4, xm23_cpu, 1
instance = comp, \Mux21~5 , Mux21~5, xm23_cpu, 1
instance = comp, \Mux21~6 , Mux21~6, xm23_cpu, 1
instance = comp, \Mux21~9 , Mux21~9, xm23_cpu, 1
instance = comp, \Mux21~10 , Mux21~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~2 , arithmetic_logic_unit|Mux10~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~3 , arithmetic_logic_unit|Mux10~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~6 , arithmetic_logic_unit|Mux10~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~7 , arithmetic_logic_unit|Mux10~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~12 , arithmetic_logic_unit|Mux10~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~4 , arithmetic_logic_unit|Mux10~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~5 , arithmetic_logic_unit|Mux10~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~8 , arithmetic_logic_unit|Mux10~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~80 , arithmetic_logic_unit|result~80, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~9 , arithmetic_logic_unit|Mux10~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~81 , arithmetic_logic_unit|result~81, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~10 , arithmetic_logic_unit|Mux10~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux10~11 , arithmetic_logic_unit|Mux10~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[10] , arithmetic_logic_unit|result[10], xm23_cpu, 1
instance = comp, \psw_in[10]~3 , psw_in[10]~3, xm23_cpu, 1
instance = comp, \psw_in[10] , psw_in[10], xm23_cpu, 1
instance = comp, \ctrl_unit|psw[10] , ctrl_unit|psw[10], xm23_cpu, 1
instance = comp, \mdr~35 , mdr~35, xm23_cpu, 1
instance = comp, \mdr~36 , mdr~36, xm23_cpu, 1
instance = comp, \mdr~37 , mdr~37, xm23_cpu, 1
instance = comp, \mdr[10] , mdr[10], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~21 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~21, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~22 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~19 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~18 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~18, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~20 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~20, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[2]~23 , ram|memory_rtl_0|auto_generated|mux5|result_node[2]~23, xm23_cpu, 1
instance = comp, \reg_file~752 , reg_file~752, xm23_cpu, 1
instance = comp, \reg_file~1050 , reg_file~1050, xm23_cpu, 1
instance = comp, \reg_file~1051 , reg_file~1051, xm23_cpu, 1
instance = comp, \reg_file[3][2]~42 , reg_file[3][2]~42, xm23_cpu, 1
instance = comp, \reg_file[3][2] , reg_file[3][2], xm23_cpu, 1
instance = comp, \mar~16 , mar~16, xm23_cpu, 1
instance = comp, \mar~17 , mar~17, xm23_cpu, 1
instance = comp, \mar~18 , mar~18, xm23_cpu, 1
instance = comp, \mar~19 , mar~19, xm23_cpu, 1
instance = comp, \mar~20 , mar~20, xm23_cpu, 1
instance = comp, \mar~21 , mar~21, xm23_cpu, 1
instance = comp, \mar~22 , mar~22, xm23_cpu, 1
instance = comp, \mar[2] , mar[2], xm23_cpu, 1
instance = comp, \Equal20~0 , Equal20~0, xm23_cpu, 1
instance = comp, \dev_mem~31 , dev_mem~31, xm23_cpu, 1
instance = comp, \dev_mem[8][3] , dev_mem[8][3], xm23_cpu, 1
instance = comp, \dev_mem~46 , dev_mem~46, xm23_cpu, 1
instance = comp, \dev_mem~30 , dev_mem~30, xm23_cpu, 1
instance = comp, \dev_mem[0][3] , dev_mem[0][3], xm23_cpu, 1
instance = comp, \TMR|CSR~1 , TMR|CSR~1, xm23_cpu, 1
instance = comp, \TMR|CSR[3] , TMR|CSR[3], xm23_cpu, 1
instance = comp, \dev_mem~28 , dev_mem~28, xm23_cpu, 1
instance = comp, \dev_mem~29 , dev_mem~29, xm23_cpu, 1
instance = comp, \dev_mem~101 , dev_mem~101, xm23_cpu, 1
instance = comp, \dev_mem[2][3] , dev_mem[2][3], xm23_cpu, 1
instance = comp, \kb_scr|kb_of_o~0 , kb_scr|kb_of_o~0, xm23_cpu, 1
instance = comp, \kb_scr|CSR_kb_o[3] , kb_scr|CSR_kb_o[3], xm23_cpu, 1
instance = comp, \dev_mem~48 , dev_mem~48, xm23_cpu, 1
instance = comp, \dev_mem~49 , dev_mem~49, xm23_cpu, 1
instance = comp, \dev_mem[7][3] , dev_mem[7][3], xm23_cpu, 1
instance = comp, \dev_mem~20 , dev_mem~20, xm23_cpu, 1
instance = comp, \dev_mem[5][3] , dev_mem[5][3], xm23_cpu, 1
instance = comp, \dev_mem~50 , dev_mem~50, xm23_cpu, 1
instance = comp, \dev_mem[6][3] , dev_mem[6][3], xm23_cpu, 1
instance = comp, \dev_mem~107 , dev_mem~107, xm23_cpu, 1
instance = comp, \dev_mem[4][3] , dev_mem[4][3], xm23_cpu, 1
instance = comp, \kb_scr|CSR_scr_o[3] , kb_scr|CSR_scr_o[3], xm23_cpu, 1
instance = comp, \dev_mem~53 , dev_mem~53, xm23_cpu, 1
instance = comp, \dev_mem~52 , dev_mem~52, xm23_cpu, 1
instance = comp, \dev_mem~54 , dev_mem~54, xm23_cpu, 1
instance = comp, \Mux132~0 , Mux132~0, xm23_cpu, 1
instance = comp, \Mux132~1 , Mux132~1, xm23_cpu, 1
instance = comp, \Mux132~2 , Mux132~2, xm23_cpu, 1
instance = comp, \Mux132~3 , Mux132~3, xm23_cpu, 1
instance = comp, \Mux132~4 , Mux132~4, xm23_cpu, 1
instance = comp, \reg_file~1304 , reg_file~1304, xm23_cpu, 1
instance = comp, \reg_file~1305 , reg_file~1305, xm23_cpu, 1
instance = comp, \reg_file~1306 , reg_file~1306, xm23_cpu, 1
instance = comp, \reg_file~1307 , reg_file~1307, xm23_cpu, 1
instance = comp, \reg_file[15][3] , reg_file[15][3], xm23_cpu, 1
instance = comp, \Mux28~7 , Mux28~7, xm23_cpu, 1
instance = comp, \Mux28~8 , Mux28~8, xm23_cpu, 1
instance = comp, \Mux28~2 , Mux28~2, xm23_cpu, 1
instance = comp, \Mux28~3 , Mux28~3, xm23_cpu, 1
instance = comp, \Mux28~4 , Mux28~4, xm23_cpu, 1
instance = comp, \Mux28~5 , Mux28~5, xm23_cpu, 1
instance = comp, \Mux28~6 , Mux28~6, xm23_cpu, 1
instance = comp, \Mux28~0 , Mux28~0, xm23_cpu, 1
instance = comp, \Mux28~1 , Mux28~1, xm23_cpu, 1
instance = comp, \Mux28~9 , Mux28~9, xm23_cpu, 1
instance = comp, \Mux28~10 , Mux28~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~4 , arithmetic_logic_unit|Mux17~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~5 , arithmetic_logic_unit|Mux17~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~6 , arithmetic_logic_unit|Mux17~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~7 , arithmetic_logic_unit|Mux17~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~2 , arithmetic_logic_unit|Mux17~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~3 , arithmetic_logic_unit|Mux17~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~8 , arithmetic_logic_unit|Mux17~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~9 , arithmetic_logic_unit|Mux17~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~10 , arithmetic_logic_unit|Mux17~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~11 , arithmetic_logic_unit|Mux17~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~0 , arithmetic_logic_unit|Mux17~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~1 , arithmetic_logic_unit|Mux17~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux17~12 , arithmetic_logic_unit|Mux17~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[3] , arithmetic_logic_unit|result[3], xm23_cpu, 1
instance = comp, \reg_file~1060 , reg_file~1060, xm23_cpu, 1
instance = comp, \reg_file~1061 , reg_file~1061, xm23_cpu, 1
instance = comp, \reg_file[1][3]~47 , reg_file[1][3]~47, xm23_cpu, 1
instance = comp, \reg_file[1][3] , reg_file[1][3], xm23_cpu, 1
instance = comp, \mar~31 , mar~31, xm23_cpu, 1
instance = comp, \mar~32 , mar~32, xm23_cpu, 1
instance = comp, \mar~34 , mar~34, xm23_cpu, 1
instance = comp, \mar~35 , mar~35, xm23_cpu, 1
instance = comp, \ID|SA[1]~feeder , ID|SA[1]~feeder, xm23_cpu, 1
instance = comp, \ID|SA[1] , ID|SA[1], xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num~13 , ctrl_unit|vect_num~13, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[1] , ctrl_unit|vect_num[1], xm23_cpu, 1
instance = comp, \mar~33 , mar~33, xm23_cpu, 1
instance = comp, \mar~36 , mar~36, xm23_cpu, 1
instance = comp, \mar~37 , mar~37, xm23_cpu, 1
instance = comp, \LessThan0~0 , LessThan0~0, xm23_cpu, 1
instance = comp, \reg_file[7][15]~851 , reg_file[7][15]~851, xm23_cpu, 1
instance = comp, \reg_file[2][8]~1101 , reg_file[2][8]~1101, xm23_cpu, 1
instance = comp, \reg_file[2][14] , reg_file[2][14], xm23_cpu, 1
instance = comp, \sxt_in[14]~85 , sxt_in[14]~85, xm23_cpu, 1
instance = comp, \sxt_in[14]~86 , sxt_in[14]~86, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~28 , sxt_ext|out[14]~28, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~29 , sxt_ext|out[14]~29, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~30 , sxt_ext|out[14]~30, xm23_cpu, 1
instance = comp, \sxt_ext|out[11]~24 , sxt_ext|out[11]~24, xm23_cpu, 1
instance = comp, \sxt_ext|out[14]~31 , sxt_ext|out[14]~31, xm23_cpu, 1
instance = comp, \Mux113~7 , Mux113~7, xm23_cpu, 1
instance = comp, \Mux113~8 , Mux113~8, xm23_cpu, 1
instance = comp, \Mux113~0 , Mux113~0, xm23_cpu, 1
instance = comp, \Mux113~1 , Mux113~1, xm23_cpu, 1
instance = comp, \Mux113~4 , Mux113~4, xm23_cpu, 1
instance = comp, \Mux113~5 , Mux113~5, xm23_cpu, 1
instance = comp, \Mux113~2 , Mux113~2, xm23_cpu, 1
instance = comp, \Mux113~3 , Mux113~3, xm23_cpu, 1
instance = comp, \Mux113~6 , Mux113~6, xm23_cpu, 1
instance = comp, \Mux113~9 , Mux113~9, xm23_cpu, 1
instance = comp, \Mux113~17 , Mux113~17, xm23_cpu, 1
instance = comp, \Mux113~18 , Mux113~18, xm23_cpu, 1
instance = comp, \Mux113~10 , Mux113~10, xm23_cpu, 1
instance = comp, \Mux113~11 , Mux113~11, xm23_cpu, 1
instance = comp, \reg_file~1729 , reg_file~1729, xm23_cpu, 1
instance = comp, \Mux113~12 , Mux113~12, xm23_cpu, 1
instance = comp, \Mux113~13 , Mux113~13, xm23_cpu, 1
instance = comp, \Mux113~14 , Mux113~14, xm23_cpu, 1
instance = comp, \Mux113~15 , Mux113~15, xm23_cpu, 1
instance = comp, \Mux113~16 , Mux113~16, xm23_cpu, 1
instance = comp, \Mux113~19 , Mux113~19, xm23_cpu, 1
instance = comp, \Mux113~20 , Mux113~20, xm23_cpu, 1
instance = comp, \Mux113~21 , Mux113~21, xm23_cpu, 1
instance = comp, \reg_file~892 , reg_file~892, xm23_cpu, 1
instance = comp, \reg_file~893 , reg_file~893, xm23_cpu, 1
instance = comp, \reg_file~894 , reg_file~894, xm23_cpu, 1
instance = comp, \reg_file[7][14] , reg_file[7][14], xm23_cpu, 1
instance = comp, \sxt_in[14]~83 , sxt_in[14]~83, xm23_cpu, 1
instance = comp, \sxt_in[14]~84 , sxt_in[14]~84, xm23_cpu, 1
instance = comp, \sxt_ext|intermediate[15]~11 , sxt_ext|intermediate[15]~11, xm23_cpu, 1
instance = comp, \reg_file~895 , reg_file~895, xm23_cpu, 1
instance = comp, \s_bus[15]~140 , s_bus[15]~140, xm23_cpu, 1
instance = comp, \s_bus[15]~141 , s_bus[15]~141, xm23_cpu, 1
instance = comp, \s_bus[15]~133 , s_bus[15]~133, xm23_cpu, 1
instance = comp, \s_bus[15]~134 , s_bus[15]~134, xm23_cpu, 1
instance = comp, \s_bus[15]~137 , s_bus[15]~137, xm23_cpu, 1
instance = comp, \s_bus[15]~138 , s_bus[15]~138, xm23_cpu, 1
instance = comp, \s_bus[15]~135 , s_bus[15]~135, xm23_cpu, 1
instance = comp, \s_bus[15]~136 , s_bus[15]~136, xm23_cpu, 1
instance = comp, \s_bus[15]~139 , s_bus[15]~139, xm23_cpu, 1
instance = comp, \s_bus[15]~142 , s_bus[15]~142, xm23_cpu, 1
instance = comp, \s_bus[15]~143 , s_bus[15]~143, xm23_cpu, 1
instance = comp, \s_bus[15]~144 , s_bus[15]~144, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~2 , arithmetic_logic_unit|LessThan4~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~1 , arithmetic_logic_unit|LessThan4~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~0 , arithmetic_logic_unit|LessThan4~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|LessThan4~3 , arithmetic_logic_unit|LessThan4~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~8 , arithmetic_logic_unit|Mux9~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~9 , arithmetic_logic_unit|Mux9~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~10 , arithmetic_logic_unit|Mux9~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~13 , arithmetic_logic_unit|Mux9~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~14 , arithmetic_logic_unit|Mux9~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~15 , arithmetic_logic_unit|Mux9~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~16 , arithmetic_logic_unit|Mux9~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~17 , arithmetic_logic_unit|Mux9~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~18 , arithmetic_logic_unit|Mux9~18, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~19 , arithmetic_logic_unit|Mux9~19, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~20 , arithmetic_logic_unit|Mux9~20, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~21 , arithmetic_logic_unit|Mux9~21, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~77 , arithmetic_logic_unit|result~77, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~22 , arithmetic_logic_unit|Mux9~22, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result~78 , arithmetic_logic_unit|result~78, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~11 , arithmetic_logic_unit|Mux9~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~12 , arithmetic_logic_unit|Mux9~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~23 , arithmetic_logic_unit|Mux9~23, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux9~24 , arithmetic_logic_unit|Mux9~24, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[11] , arithmetic_logic_unit|result[11], xm23_cpu, 1
instance = comp, \mdr~38 , mdr~38, xm23_cpu, 1
instance = comp, \mdr~39 , mdr~39, xm23_cpu, 1
instance = comp, \mdr~40 , mdr~40, xm23_cpu, 1
instance = comp, \mdr[11] , mdr[11], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a51 , ram|memory_rtl_0|auto_generated|ram_block1a51, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a59 , ram|memory_rtl_0|auto_generated|ram_block1a59, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~28 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~28, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a35 , ram|memory_rtl_0|auto_generated|ram_block1a35, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a43 , ram|memory_rtl_0|auto_generated|ram_block1a43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~27 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a19 , ram|memory_rtl_0|auto_generated|ram_block1a19, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a27 , ram|memory_rtl_0|auto_generated|ram_block1a27, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~25 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~25, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a11 , ram|memory_rtl_0|auto_generated|ram_block1a11, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a3 , ram|memory_rtl_0|auto_generated|ram_block1a3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~24 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~26 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~26, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[3]~29 , ram|memory_rtl_0|auto_generated|mux5|result_node[3]~29, xm23_cpu, 1
instance = comp, \reg_file~737 , reg_file~737, xm23_cpu, 1
instance = comp, \reg_file~1308 , reg_file~1308, xm23_cpu, 1
instance = comp, \reg_file~1309 , reg_file~1309, xm23_cpu, 1
instance = comp, \reg_file[16][3]~101 , reg_file[16][3]~101, xm23_cpu, 1
instance = comp, \reg_file[16][3] , reg_file[16][3], xm23_cpu, 1
instance = comp, \Mux92~0 , Mux92~0, xm23_cpu, 1
instance = comp, \Mux92~1 , Mux92~1, xm23_cpu, 1
instance = comp, \Mux92~7 , Mux92~7, xm23_cpu, 1
instance = comp, \Mux92~8 , Mux92~8, xm23_cpu, 1
instance = comp, \Mux92~2 , Mux92~2, xm23_cpu, 1
instance = comp, \Mux92~3 , Mux92~3, xm23_cpu, 1
instance = comp, \Mux92~4 , Mux92~4, xm23_cpu, 1
instance = comp, \Mux92~5 , Mux92~5, xm23_cpu, 1
instance = comp, \Mux92~6 , Mux92~6, xm23_cpu, 1
instance = comp, \Mux92~9 , Mux92~9, xm23_cpu, 1
instance = comp, \instr_reg[3]~0 , instr_reg[3]~0, xm23_cpu, 1
instance = comp, \instr_reg[3] , instr_reg[3], xm23_cpu, 1
instance = comp, \ID|SRCCON[0]~feeder , ID|SRCCON[0]~feeder, xm23_cpu, 1
instance = comp, \ID|SRCCON[0] , ID|SRCCON[0], xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst~11 , ctrl_unit|dbus_rnum_dst~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector115~0 , ctrl_unit|Selector115~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector115~1 , ctrl_unit|Selector115~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector115~2 , ctrl_unit|Selector115~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[0] , ctrl_unit|dbus_rnum_dst[0], xm23_cpu, 1
instance = comp, \Decoder0~5 , Decoder0~5, xm23_cpu, 1
instance = comp, \Decoder0~22 , Decoder0~22, xm23_cpu, 1
instance = comp, \reg_file[0][0]~985 , reg_file[0][0]~985, xm23_cpu, 1
instance = comp, \reg_file~982 , reg_file~982, xm23_cpu, 1
instance = comp, \reg_file~984 , reg_file~984, xm23_cpu, 1
instance = comp, \reg_file[0][0]~27 , reg_file[0][0]~27, xm23_cpu, 1
instance = comp, \reg_file[0][0] , reg_file[0][0], xm23_cpu, 1
instance = comp, \mar~23 , mar~23, xm23_cpu, 1
instance = comp, \mar~24 , mar~24, xm23_cpu, 1
instance = comp, \mar~25 , mar~25, xm23_cpu, 1
instance = comp, \mar~26 , mar~26, xm23_cpu, 1
instance = comp, \mar~29 , mar~29, xm23_cpu, 1
instance = comp, \mar~30 , mar~30, xm23_cpu, 1
instance = comp, \mar[0] , mar[0], xm23_cpu, 1
instance = comp, \Add0~13 , Add0~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a56 , ram|memory_rtl_0|auto_generated|ram_block1a56, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a48 , ram|memory_rtl_0|auto_generated|ram_block1a48, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a32 , ram|memory_rtl_0|auto_generated|ram_block1a32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a40 , ram|memory_rtl_0|auto_generated|ram_block1a40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a0 , ram|memory_rtl_0|auto_generated|ram_block1a0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a8 , ram|memory_rtl_0|auto_generated|ram_block1a8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a24 , ram|memory_rtl_0|auto_generated|ram_block1a24, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a16 , ram|memory_rtl_0|auto_generated|ram_block1a16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5 , ram|memory_rtl_0|auto_generated|mux5|result_node[0]~5, xm23_cpu, 1
instance = comp, \reg_file~717 , reg_file~717, xm23_cpu, 1
instance = comp, \reg_file~1024 , reg_file~1024, xm23_cpu, 1
instance = comp, \reg_file~1026 , reg_file~1026, xm23_cpu, 1
instance = comp, \reg_file[16][0]~80 , reg_file[16][0]~80, xm23_cpu, 1
instance = comp, \reg_file[16][0] , reg_file[16][0], xm23_cpu, 1
instance = comp, \Mux95~7 , Mux95~7, xm23_cpu, 1
instance = comp, \Mux95~8 , Mux95~8, xm23_cpu, 1
instance = comp, \Mux95~4 , Mux95~4, xm23_cpu, 1
instance = comp, \Mux95~5 , Mux95~5, xm23_cpu, 1
instance = comp, \Mux95~2 , Mux95~2, xm23_cpu, 1
instance = comp, \Mux95~3 , Mux95~3, xm23_cpu, 1
instance = comp, \Mux95~6 , Mux95~6, xm23_cpu, 1
instance = comp, \Mux95~0 , Mux95~0, xm23_cpu, 1
instance = comp, \Mux95~1 , Mux95~1, xm23_cpu, 1
instance = comp, \Mux95~9 , Mux95~9, xm23_cpu, 1
instance = comp, \instr_reg[0]~15 , instr_reg[0]~15, xm23_cpu, 1
instance = comp, \instr_reg[0] , instr_reg[0], xm23_cpu, 1
instance = comp, \ID|Mux43~0 , ID|Mux43~0, xm23_cpu, 1
instance = comp, \ID|OFF[0] , ID|OFF[0], xm23_cpu, 1
instance = comp, \sxt_in[0]~7 , sxt_in[0]~7, xm23_cpu, 1
instance = comp, \sxt_in[0]~8 , sxt_in[0]~8, xm23_cpu, 1
instance = comp, \sxt_in[0]~5 , sxt_in[0]~5, xm23_cpu, 1
instance = comp, \sxt_in[0]~6 , sxt_in[0]~6, xm23_cpu, 1
instance = comp, \sxt_in[0]~9 , sxt_in[0]~9, xm23_cpu, 1
instance = comp, \sxt_in[0]~10 , sxt_in[0]~10, xm23_cpu, 1
instance = comp, \s_bus[0]~192 , s_bus[0]~192, xm23_cpu, 1
instance = comp, \s_bus[0]~193 , s_bus[0]~193, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~7 , arithmetic_logic_unit|Mux2~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~3 , arithmetic_logic_unit|Mux2~3, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~4 , arithmetic_logic_unit|Mux2~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~0 , arithmetic_logic_unit|Mux2~0, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~1 , arithmetic_logic_unit|Mux2~1, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~2 , arithmetic_logic_unit|Mux2~2, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~5 , arithmetic_logic_unit|Mux2~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~6 , arithmetic_logic_unit|Mux2~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux2~8 , arithmetic_logic_unit|Mux2~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[14] , arithmetic_logic_unit|result[14], xm23_cpu, 1
instance = comp, \mdr~48 , mdr~48, xm23_cpu, 1
instance = comp, \mdr~49 , mdr~49, xm23_cpu, 1
instance = comp, \mdr[14] , mdr[14], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a54 , ram|memory_rtl_0|auto_generated|ram_block1a54, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a62 , ram|memory_rtl_0|auto_generated|ram_block1a62, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~40, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a38 , ram|memory_rtl_0|auto_generated|ram_block1a38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a46 , ram|memory_rtl_0|auto_generated|ram_block1a46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~39, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a6 , ram|memory_rtl_0|auto_generated|ram_block1a6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a14 , ram|memory_rtl_0|auto_generated|ram_block1a14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~36, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a22 , ram|memory_rtl_0|auto_generated|ram_block1a22, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|ram_block1a30 , ram|memory_rtl_0|auto_generated|ram_block1a30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~37, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~38, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41 , ram|memory_rtl_0|auto_generated|mux5|result_node[6]~41, xm23_cpu, 1
instance = comp, \reg_file~840 , reg_file~840, xm23_cpu, 1
instance = comp, \reg_file~1447 , reg_file~1447, xm23_cpu, 1
instance = comp, \reg_file~1448 , reg_file~1448, xm23_cpu, 1
instance = comp, \reg_file[16][6]~9 , reg_file[16][6]~9, xm23_cpu, 1
instance = comp, \reg_file[16][6] , reg_file[16][6], xm23_cpu, 1
instance = comp, \Mux89~0 , Mux89~0, xm23_cpu, 1
instance = comp, \Mux89~1 , Mux89~1, xm23_cpu, 1
instance = comp, \Mux89~7 , Mux89~7, xm23_cpu, 1
instance = comp, \Mux89~8 , Mux89~8, xm23_cpu, 1
instance = comp, \Mux89~4 , Mux89~4, xm23_cpu, 1
instance = comp, \Mux89~5 , Mux89~5, xm23_cpu, 1
instance = comp, \Mux89~2 , Mux89~2, xm23_cpu, 1
instance = comp, \Mux89~3 , Mux89~3, xm23_cpu, 1
instance = comp, \Mux89~6 , Mux89~6, xm23_cpu, 1
instance = comp, \Mux89~9 , Mux89~9, xm23_cpu, 1
instance = comp, \instr_reg[6]~11 , instr_reg[6]~11, xm23_cpu, 1
instance = comp, \psw_in~82 , psw_in~82, xm23_cpu, 1
instance = comp, \psw_in~83 , psw_in~83, xm23_cpu, 1
instance = comp, \psw_in[6] , psw_in[6], xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan4~0 , ctrl_unit|LessThan4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan4~1 , ctrl_unit|LessThan4~1, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~0 , ctrl_unit|DBL_FLT~0, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~14 , ctrl_unit|psw~14, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~2 , ctrl_unit|iv_enter~2, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~15 , ctrl_unit|psw~15, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~16 , ctrl_unit|psw~16, xm23_cpu, 1
instance = comp, \ctrl_unit|psw~17 , ctrl_unit|psw~17, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[8] , ctrl_unit|psw[8], xm23_cpu, 1
instance = comp, \mdr~29 , mdr~29, xm23_cpu, 1
instance = comp, \mdr~30 , mdr~30, xm23_cpu, 1
instance = comp, \mdr~31 , mdr~31, xm23_cpu, 1
instance = comp, \mdr[8] , mdr[8], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~9 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~9, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~6 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~6, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~7 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~7, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~8 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~8, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~10 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~10, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[0]~11 , ram|memory_rtl_0|auto_generated|mux4|result_node[0]~11, xm23_cpu, 1
instance = comp, \reg_file~1623 , reg_file~1623, xm23_cpu, 1
instance = comp, \reg_file~1454 , reg_file~1454, xm23_cpu, 1
instance = comp, \reg_file[16][8] , reg_file[16][8], xm23_cpu, 1
instance = comp, \Mux87~7 , Mux87~7, xm23_cpu, 1
instance = comp, \Mux87~8 , Mux87~8, xm23_cpu, 1
instance = comp, \Mux87~4 , Mux87~4, xm23_cpu, 1
instance = comp, \Mux87~5 , Mux87~5, xm23_cpu, 1
instance = comp, \Mux87~2 , Mux87~2, xm23_cpu, 1
instance = comp, \Mux87~3 , Mux87~3, xm23_cpu, 1
instance = comp, \Mux87~6 , Mux87~6, xm23_cpu, 1
instance = comp, \Mux87~0 , Mux87~0, xm23_cpu, 1
instance = comp, \Mux87~1 , Mux87~1, xm23_cpu, 1
instance = comp, \Mux87~9 , Mux87~9, xm23_cpu, 1
instance = comp, \instr_reg[8]~2 , instr_reg[8]~2, xm23_cpu, 1
instance = comp, \instr_reg[8] , instr_reg[8], xm23_cpu, 1
instance = comp, \ID|Mux15~9 , ID|Mux15~9, xm23_cpu, 1
instance = comp, \ID|Mux15~5 , ID|Mux15~5, xm23_cpu, 1
instance = comp, \ID|Mux15~6 , ID|Mux15~6, xm23_cpu, 1
instance = comp, \ID|Mux15~7 , ID|Mux15~7, xm23_cpu, 1
instance = comp, \ID|Mux15~8 , ID|Mux15~8, xm23_cpu, 1
instance = comp, \ID|FLTo~0 , ID|FLTo~0, xm23_cpu, 1
instance = comp, \ID|Equal1~1 , ID|Equal1~1, xm23_cpu, 1
instance = comp, \ID|Equal1~0 , ID|Equal1~0, xm23_cpu, 1
instance = comp, \ID|Equal1~2 , ID|Equal1~2, xm23_cpu, 1
instance = comp, \ID|Mux15~4 , ID|Mux15~4, xm23_cpu, 1
instance = comp, \ID|Mux27~2 , ID|Mux27~2, xm23_cpu, 1
instance = comp, \ID|Mux27~3 , ID|Mux27~3, xm23_cpu, 1
instance = comp, \ID|OP[3] , ID|OP[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector2~1 , ctrl_unit|Selector2~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~1 , ctrl_unit|Selector0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector0~2 , ctrl_unit|Selector0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|code[3]~2 , ctrl_unit|code[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~feeder , ctrl_unit|code[0]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0] , ctrl_unit|code[0], xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~16 , ctrl_unit|code[0]~16, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~10 , ctrl_unit|code[0]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|code[0]~1 , ctrl_unit|code[0]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1]~feeder , ctrl_unit|code[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1] , ctrl_unit|code[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector2~0 , ctrl_unit|Selector2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector2~2 , ctrl_unit|Selector2~2, xm23_cpu, 1
instance = comp, \ctrl_unit|code[1]~0 , ctrl_unit|code[1]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~4 , ctrl_unit|Mux0~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~0 , ctrl_unit|Mux0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~feeder , ctrl_unit|code[2]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2] , ctrl_unit|code[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector1~0 , ctrl_unit|Selector1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|code[2]~3 , ctrl_unit|code[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~1 , ctrl_unit|Mux0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~2 , ctrl_unit|Mux0~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~3 , ctrl_unit|Mux0~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Mux0~5 , ctrl_unit|Mux0~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~17 , ctrl_unit|Selector46~17, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~1 , ctrl_unit|Selector44~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~27 , ctrl_unit|Selector46~27, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~18 , ctrl_unit|Selector46~18, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~19 , ctrl_unit|Selector46~19, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~14 , ctrl_unit|Selector46~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~20 , ctrl_unit|Selector46~20, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~2 , ctrl_unit|Selector44~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~22 , ctrl_unit|Selector46~22, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~23 , ctrl_unit|Selector46~23, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~21 , ctrl_unit|Selector46~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~25 , ctrl_unit|Selector46~25, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~24 , ctrl_unit|Selector46~24, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~3 , ctrl_unit|Selector44~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector44~4 , ctrl_unit|Selector44~4, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~26 , ctrl_unit|data_bus_ctrl~26, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~27 , ctrl_unit|data_bus_ctrl~27, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[6] , ctrl_unit|data_bus_ctrl[6], xm23_cpu, 1
instance = comp, \reg_file~673 , reg_file~673, xm23_cpu, 1
instance = comp, \reg_file~778 , reg_file~778, xm23_cpu, 1
instance = comp, \reg_file~1445 , reg_file~1445, xm23_cpu, 1
instance = comp, \reg_file~1446 , reg_file~1446, xm23_cpu, 1
instance = comp, \reg_file[16][5]~10 , reg_file[16][5]~10, xm23_cpu, 1
instance = comp, \reg_file[16][5] , reg_file[16][5], xm23_cpu, 1
instance = comp, \Mux90~4 , Mux90~4, xm23_cpu, 1
instance = comp, \Mux90~5 , Mux90~5, xm23_cpu, 1
instance = comp, \Mux90~2 , Mux90~2, xm23_cpu, 1
instance = comp, \Mux90~3 , Mux90~3, xm23_cpu, 1
instance = comp, \Mux90~6 , Mux90~6, xm23_cpu, 1
instance = comp, \Mux90~7 , Mux90~7, xm23_cpu, 1
instance = comp, \Mux90~8 , Mux90~8, xm23_cpu, 1
instance = comp, \Mux90~0 , Mux90~0, xm23_cpu, 1
instance = comp, \Mux90~1 , Mux90~1, xm23_cpu, 1
instance = comp, \Mux90~9 , Mux90~9, xm23_cpu, 1
instance = comp, \instr_reg[5]~12 , instr_reg[5]~12, xm23_cpu, 1
instance = comp, \instr_reg[5] , instr_reg[5], xm23_cpu, 1
instance = comp, \ID|PR[2]~0 , ID|PR[2]~0, xm23_cpu, 1
instance = comp, \ID|PR[2] , ID|PR[2], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~13 , ctrl_unit|psw~13, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[7] , ctrl_unit|psw[7], xm23_cpu, 1
instance = comp, \ctrl_unit|svc_inst~0 , ctrl_unit|svc_inst~0, xm23_cpu, 1
instance = comp, \ctrl_unit|svc_inst , ctrl_unit|svc_inst, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|svc_in_prog~0 , ctrl_unit|iv_ent|svc_in_prog~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|svc_in_prog , ctrl_unit|iv_ent|svc_in_prog, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|always0~0 , ctrl_unit|iv_ent|always0~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|always0~1 , ctrl_unit|iv_ent|always0~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~2 , ctrl_unit|iv_ent|data_src_iv[4]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~3 , ctrl_unit|iv_ent|data_src_iv[4]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr15~0 , ctrl_unit|iv_ent|WideOr15~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~7 , ctrl_unit|iv_ent|data_src_iv[4]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4]~7clkctrl , ctrl_unit|iv_ent|data_src_iv[4]~7clkctrl, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[4] , ctrl_unit|iv_ent|data_src_iv[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector161~0 , ctrl_unit|Selector161~0, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_src[4] , ctrl_unit|dbus_rnum_src[4], xm23_cpu, 1
instance = comp, \Mux94~0 , Mux94~0, xm23_cpu, 1
instance = comp, \Mux94~1 , Mux94~1, xm23_cpu, 1
instance = comp, \Mux94~7 , Mux94~7, xm23_cpu, 1
instance = comp, \Mux94~8 , Mux94~8, xm23_cpu, 1
instance = comp, \Mux94~2 , Mux94~2, xm23_cpu, 1
instance = comp, \Mux94~3 , Mux94~3, xm23_cpu, 1
instance = comp, \Mux94~4 , Mux94~4, xm23_cpu, 1
instance = comp, \Mux94~5 , Mux94~5, xm23_cpu, 1
instance = comp, \Mux94~6 , Mux94~6, xm23_cpu, 1
instance = comp, \Mux94~9 , Mux94~9, xm23_cpu, 1
instance = comp, \instr_reg[1]~14 , instr_reg[1]~14, xm23_cpu, 1
instance = comp, \instr_reg[1] , instr_reg[1], xm23_cpu, 1
instance = comp, \ID|DST[1]~feeder , ID|DST[1]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[1] , ID|DST[1], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector136~0 , ctrl_unit|Selector136~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[1]~feeder , ctrl_unit|addr_rnum_src[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_rnum_src[1] , ctrl_unit|addr_rnum_src[1], xm23_cpu, 1
instance = comp, \mar~100 , mar~100, xm23_cpu, 1
instance = comp, \mar~101 , mar~101, xm23_cpu, 1
instance = comp, \mar~102 , mar~102, xm23_cpu, 1
instance = comp, \mar~103 , mar~103, xm23_cpu, 1
instance = comp, \mar~104 , mar~104, xm23_cpu, 1
instance = comp, \mar~105 , mar~105, xm23_cpu, 1
instance = comp, \LessThan0~3 , LessThan0~3, xm23_cpu, 1
instance = comp, \LessThan0~2 , LessThan0~2, xm23_cpu, 1
instance = comp, \LessThan0~1 , LessThan0~1, xm23_cpu, 1
instance = comp, \LessThan0~4 , LessThan0~4, xm23_cpu, 1
instance = comp, \LessThan0~6 , LessThan0~6, xm23_cpu, 1
instance = comp, \reg_file[16][0]~1027 , reg_file[16][0]~1027, xm23_cpu, 1
instance = comp, \reg_file~1449 , reg_file~1449, xm23_cpu, 1
instance = comp, \reg_file~1450 , reg_file~1450, xm23_cpu, 1
instance = comp, \reg_file~1451 , reg_file~1451, xm23_cpu, 1
instance = comp, \reg_file[16][7]~8 , reg_file[16][7]~8, xm23_cpu, 1
instance = comp, \reg_file[16][7] , reg_file[16][7], xm23_cpu, 1
instance = comp, \Mux88~4 , Mux88~4, xm23_cpu, 1
instance = comp, \Mux88~5 , Mux88~5, xm23_cpu, 1
instance = comp, \Mux88~2 , Mux88~2, xm23_cpu, 1
instance = comp, \Mux88~3 , Mux88~3, xm23_cpu, 1
instance = comp, \Mux88~6 , Mux88~6, xm23_cpu, 1
instance = comp, \Mux88~7 , Mux88~7, xm23_cpu, 1
instance = comp, \Mux88~8 , Mux88~8, xm23_cpu, 1
instance = comp, \Mux88~0 , Mux88~0, xm23_cpu, 1
instance = comp, \Mux88~1 , Mux88~1, xm23_cpu, 1
instance = comp, \Mux88~9 , Mux88~9, xm23_cpu, 1
instance = comp, \instr_reg[7]~3 , instr_reg[7]~3, xm23_cpu, 1
instance = comp, \instr_reg[7]~feeder , instr_reg[7]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[7] , instr_reg[7], xm23_cpu, 1
instance = comp, \ID|Mux44~0 , ID|Mux44~0, xm23_cpu, 1
instance = comp, \ID|Mux44~1 , ID|Mux44~1, xm23_cpu, 1
instance = comp, \ID|WB~0 , ID|WB~0, xm23_cpu, 1
instance = comp, \ID|WB , ID|WB, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~3 , ctrl_unit|ctrl_reg_bus~3, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus~5 , ctrl_unit|ctrl_reg_bus~5, xm23_cpu, 1
instance = comp, \ctrl_unit|ctrl_reg_bus[1] , ctrl_unit|ctrl_reg_bus[1], xm23_cpu, 1
instance = comp, \ctrl_reg[1]~feeder , ctrl_reg[1]~feeder, xm23_cpu, 1
instance = comp, \ctrl_reg[1] , ctrl_reg[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0 , ram|memory_rtl_0|auto_generated|decode2|w_anode884w[3]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~3 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~3, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~4 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~4, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~1 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~1, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~0 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~2 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~2, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[1]~5 , ram|memory_rtl_0|auto_generated|mux4|result_node[1]~5, xm23_cpu, 1
instance = comp, \reg_file~1606 , reg_file~1606, xm23_cpu, 1
instance = comp, \reg_file~1452 , reg_file~1452, xm23_cpu, 1
instance = comp, \reg_file[16][9] , reg_file[16][9], xm23_cpu, 1
instance = comp, \Mux86~0 , Mux86~0, xm23_cpu, 1
instance = comp, \Mux86~1 , Mux86~1, xm23_cpu, 1
instance = comp, \Mux86~7 , Mux86~7, xm23_cpu, 1
instance = comp, \Mux86~8 , Mux86~8, xm23_cpu, 1
instance = comp, \Mux86~4 , Mux86~4, xm23_cpu, 1
instance = comp, \Mux86~5 , Mux86~5, xm23_cpu, 1
instance = comp, \Mux86~2 , Mux86~2, xm23_cpu, 1
instance = comp, \Mux86~3 , Mux86~3, xm23_cpu, 1
instance = comp, \Mux86~6 , Mux86~6, xm23_cpu, 1
instance = comp, \Mux86~9 , Mux86~9, xm23_cpu, 1
instance = comp, \instr_reg[9]~1 , instr_reg[9]~1, xm23_cpu, 1
instance = comp, \instr_reg[9]~feeder , instr_reg[9]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[9] , instr_reg[9], xm23_cpu, 1
instance = comp, \ID|PRPO , ID|PRPO, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_PRPO~0 , ctrl_unit|cpu_PRPO~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_PRPO , ctrl_unit|cpu_PRPO, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~5 , ctrl_unit|always1~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Decoder2~3 , ctrl_unit|Decoder2~3, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~8 , ctrl_unit|alu_op[5]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~6 , ctrl_unit|alu_op[5]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~5 , ctrl_unit|alu_op[5]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~7 , ctrl_unit|alu_op[5]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~9 , ctrl_unit|alu_op[5]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~10 , ctrl_unit|alu_op[3]~10, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~11 , ctrl_unit|alu_op[5]~11, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~12 , ctrl_unit|alu_op[5]~12, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~13 , ctrl_unit|alu_op[5]~13, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[5]~14 , ctrl_unit|alu_op[5]~14, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3]~15 , ctrl_unit|alu_op[3]~15, xm23_cpu, 1
instance = comp, \ctrl_unit|alu_op[3] , ctrl_unit|alu_op[3], xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~4 , arithmetic_logic_unit|Mux18~4, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~5 , arithmetic_logic_unit|Mux18~5, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~6 , arithmetic_logic_unit|Mux18~6, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~7 , arithmetic_logic_unit|Mux18~7, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~8 , arithmetic_logic_unit|Mux18~8, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~9 , arithmetic_logic_unit|Mux18~9, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~10 , arithmetic_logic_unit|Mux18~10, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~11 , arithmetic_logic_unit|Mux18~11, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~14 , arithmetic_logic_unit|Mux18~14, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~15 , arithmetic_logic_unit|Mux18~15, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~12 , arithmetic_logic_unit|Mux18~12, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~13 , arithmetic_logic_unit|Mux18~13, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~16 , arithmetic_logic_unit|Mux18~16, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|Mux18~17 , arithmetic_logic_unit|Mux18~17, xm23_cpu, 1
instance = comp, \arithmetic_logic_unit|result[2] , arithmetic_logic_unit|result[2], xm23_cpu, 1
instance = comp, \reg_file~1282 , reg_file~1282, xm23_cpu, 1
instance = comp, \reg_file~1283 , reg_file~1283, xm23_cpu, 1
instance = comp, \reg_file[16][2]~94 , reg_file[16][2]~94, xm23_cpu, 1
instance = comp, \reg_file[16][2] , reg_file[16][2], xm23_cpu, 1
instance = comp, \Mux93~7 , Mux93~7, xm23_cpu, 1
instance = comp, \Mux93~8 , Mux93~8, xm23_cpu, 1
instance = comp, \Mux93~0 , Mux93~0, xm23_cpu, 1
instance = comp, \Mux93~1 , Mux93~1, xm23_cpu, 1
instance = comp, \Mux93~4 , Mux93~4, xm23_cpu, 1
instance = comp, \Mux93~5 , Mux93~5, xm23_cpu, 1
instance = comp, \Mux93~2 , Mux93~2, xm23_cpu, 1
instance = comp, \Mux93~3 , Mux93~3, xm23_cpu, 1
instance = comp, \Mux93~6 , Mux93~6, xm23_cpu, 1
instance = comp, \Mux93~9 , Mux93~9, xm23_cpu, 1
instance = comp, \instr_reg[2]~13 , instr_reg[2]~13, xm23_cpu, 1
instance = comp, \instr_reg[2]~feeder , instr_reg[2]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[2] , instr_reg[2], xm23_cpu, 1
instance = comp, \ID|DST[2]~feeder , ID|DST[2]~feeder, xm23_cpu, 1
instance = comp, \ID|DST[2] , ID|DST[2], xm23_cpu, 1
instance = comp, \ctrl_unit|bm_rnum[2] , ctrl_unit|bm_rnum[2], xm23_cpu, 1
instance = comp, \Mux33~2 , Mux33~2, xm23_cpu, 1
instance = comp, \Mux33~3 , Mux33~3, xm23_cpu, 1
instance = comp, \Mux33~0 , Mux33~0, xm23_cpu, 1
instance = comp, \Mux33~1 , Mux33~1, xm23_cpu, 1
instance = comp, \Mux33~4 , Mux33~4, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux14~1 , byte_manipulator|Mux14~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux14~2 , byte_manipulator|Mux14~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[14] , byte_manipulator|dst_out[14], xm23_cpu, 1
instance = comp, \reg_file~1194 , reg_file~1194, xm23_cpu, 1
instance = comp, \reg_file~1198 , reg_file~1198, xm23_cpu, 1
instance = comp, \reg_file[3][14] , reg_file[3][14], xm23_cpu, 1
instance = comp, \mar~106 , mar~106, xm23_cpu, 1
instance = comp, \mar~107 , mar~107, xm23_cpu, 1
instance = comp, \mar~108 , mar~108, xm23_cpu, 1
instance = comp, \mar~109 , mar~109, xm23_cpu, 1
instance = comp, \mar~110 , mar~110, xm23_cpu, 1
instance = comp, \mar~111 , mar~111, xm23_cpu, 1
instance = comp, \mar[14] , mar[14], xm23_cpu, 1
instance = comp, \Add0~42 , Add0~42, xm23_cpu, 1
instance = comp, \Add0~40 , Add0~40, xm23_cpu, 1
instance = comp, \Add0~43 , Add0~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[1] , ram|memory_rtl_0|auto_generated|address_reg_a[1], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~34 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~34, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~30 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~30, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~31 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~31, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~32 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~32, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~33 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~33, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[4]~35 , ram|memory_rtl_0|auto_generated|mux4|result_node[4]~35, xm23_cpu, 1
instance = comp, \reg_file~1690 , reg_file~1690, xm23_cpu, 1
instance = comp, \reg_file~1458 , reg_file~1458, xm23_cpu, 1
instance = comp, \reg_file[16][12] , reg_file[16][12], xm23_cpu, 1
instance = comp, \Mux83~4 , Mux83~4, xm23_cpu, 1
instance = comp, \Mux83~5 , Mux83~5, xm23_cpu, 1
instance = comp, \Mux83~2 , Mux83~2, xm23_cpu, 1
instance = comp, \Mux83~3 , Mux83~3, xm23_cpu, 1
instance = comp, \Mux83~6 , Mux83~6, xm23_cpu, 1
instance = comp, \Mux83~7 , Mux83~7, xm23_cpu, 1
instance = comp, \Mux83~8 , Mux83~8, xm23_cpu, 1
instance = comp, \Mux83~0 , Mux83~0, xm23_cpu, 1
instance = comp, \Mux83~1 , Mux83~1, xm23_cpu, 1
instance = comp, \Mux83~9 , Mux83~9, xm23_cpu, 1
instance = comp, \instr_reg[12]~4 , instr_reg[12]~4, xm23_cpu, 1
instance = comp, \instr_reg[12]~feeder , instr_reg[12]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[12] , instr_reg[12], xm23_cpu, 1
instance = comp, \ID|Mux30~2 , ID|Mux30~2, xm23_cpu, 1
instance = comp, \ID|Mux17~1 , ID|Mux17~1, xm23_cpu, 1
instance = comp, \ID|Mux17~2 , ID|Mux17~2, xm23_cpu, 1
instance = comp, \ID|Mux17~3 , ID|Mux17~3, xm23_cpu, 1
instance = comp, \ID|Mux17~4 , ID|Mux17~4, xm23_cpu, 1
instance = comp, \ID|Mux17~5 , ID|Mux17~5, xm23_cpu, 1
instance = comp, \ID|Mux17~6 , ID|Mux17~6, xm23_cpu, 1
instance = comp, \ID|Mux30~15 , ID|Mux30~15, xm23_cpu, 1
instance = comp, \ID|OP[1]~feeder , ID|OP[1]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[14]~_wirecell , instr_reg[14]~_wirecell, xm23_cpu, 1
instance = comp, \ID|OP[1] , ID|OP[1], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[1]~6 , ctrl_unit|iv_ent|inst_type[1]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[1]~7 , ctrl_unit|iv_ent|inst_type[1]~7, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[1] , ctrl_unit|iv_ent|inst_type[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~4 , ctrl_unit|cpu_OP~4, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~5 , ctrl_unit|cpu_OP~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector29~0 , ctrl_unit|Selector29~0, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~10 , ctrl_unit|addr_bus_ctrl~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector143~2 , ctrl_unit|Selector143~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector143~3 , ctrl_unit|Selector143~3, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl~11 , ctrl_unit|addr_bus_ctrl~11, xm23_cpu, 1
instance = comp, \ctrl_unit|addr_bus_ctrl[0] , ctrl_unit|addr_bus_ctrl[0], xm23_cpu, 1
instance = comp, \mar~27 , mar~27, xm23_cpu, 1
instance = comp, \mar~66 , mar~66, xm23_cpu, 1
instance = comp, \mar~67 , mar~67, xm23_cpu, 1
instance = comp, \mar~68 , mar~68, xm23_cpu, 1
instance = comp, \mar~64 , mar~64, xm23_cpu, 1
instance = comp, \mar~65 , mar~65, xm23_cpu, 1
instance = comp, \mar~69 , mar~69, xm23_cpu, 1
instance = comp, \mar[15] , mar[15], xm23_cpu, 1
instance = comp, \SW[15]~input , SW[15]~input, xm23_cpu, 1
instance = comp, \Add0~45 , Add0~45, xm23_cpu, 1
instance = comp, \Add0~46 , Add0~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[2] , ram|memory_rtl_0|auto_generated|address_reg_a[2], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~42 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~42, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~43 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~43, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~44 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~44, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~45 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~45, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~46 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~46, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[6]~47 , ram|memory_rtl_0|auto_generated|mux4|result_node[6]~47, xm23_cpu, 1
instance = comp, \reg_file~1725 , reg_file~1725, xm23_cpu, 1
instance = comp, \reg_file~1460 , reg_file~1460, xm23_cpu, 1
instance = comp, \reg_file[16][14] , reg_file[16][14], xm23_cpu, 1
instance = comp, \Mux81~0 , Mux81~0, xm23_cpu, 1
instance = comp, \Mux81~1 , Mux81~1, xm23_cpu, 1
instance = comp, \Mux81~7 , Mux81~7, xm23_cpu, 1
instance = comp, \Mux81~8 , Mux81~8, xm23_cpu, 1
instance = comp, \Mux81~2 , Mux81~2, xm23_cpu, 1
instance = comp, \Mux81~3 , Mux81~3, xm23_cpu, 1
instance = comp, \Mux81~4 , Mux81~4, xm23_cpu, 1
instance = comp, \Mux81~5 , Mux81~5, xm23_cpu, 1
instance = comp, \Mux81~6 , Mux81~6, xm23_cpu, 1
instance = comp, \Mux81~9 , Mux81~9, xm23_cpu, 1
instance = comp, \instr_reg[14]~8 , instr_reg[14]~8, xm23_cpu, 1
instance = comp, \instr_reg[14] , instr_reg[14], xm23_cpu, 1
instance = comp, \ID|Mux33~0 , ID|Mux33~0, xm23_cpu, 1
instance = comp, \ID|OFF[10] , ID|OFF[10], xm23_cpu, 1
instance = comp, \sxt_in[10]~49 , sxt_in[10]~49, xm23_cpu, 1
instance = comp, \sxt_in[10]~50 , sxt_in[10]~50, xm23_cpu, 1
instance = comp, \sxt_in[10]~47 , sxt_in[10]~47, xm23_cpu, 1
instance = comp, \sxt_in[10]~48 , sxt_in[10]~48, xm23_cpu, 1
instance = comp, \sxt_in[10]~51 , sxt_in[10]~51, xm23_cpu, 1
instance = comp, \sxt_in[10]~52 , sxt_in[10]~52, xm23_cpu, 1
instance = comp, \sxt_ext|out[10]~21 , sxt_ext|out[10]~21, xm23_cpu, 1
instance = comp, \sxt_ext|out[10]~22 , sxt_ext|out[10]~22, xm23_cpu, 1
instance = comp, \reg_file~864 , reg_file~864, xm23_cpu, 1
instance = comp, \Mux117~7 , Mux117~7, xm23_cpu, 1
instance = comp, \Mux117~8 , Mux117~8, xm23_cpu, 1
instance = comp, \Mux117~0 , Mux117~0, xm23_cpu, 1
instance = comp, \Mux117~1 , Mux117~1, xm23_cpu, 1
instance = comp, \Mux117~2 , Mux117~2, xm23_cpu, 1
instance = comp, \Mux117~3 , Mux117~3, xm23_cpu, 1
instance = comp, \Mux117~4 , Mux117~4, xm23_cpu, 1
instance = comp, \Mux117~5 , Mux117~5, xm23_cpu, 1
instance = comp, \Mux117~6 , Mux117~6, xm23_cpu, 1
instance = comp, \Mux117~9 , Mux117~9, xm23_cpu, 1
instance = comp, \reg_file~865 , reg_file~865, xm23_cpu, 1
instance = comp, \reg_file~1657 , reg_file~1657, xm23_cpu, 1
instance = comp, \Mux117~17 , Mux117~17, xm23_cpu, 1
instance = comp, \Mux117~18 , Mux117~18, xm23_cpu, 1
instance = comp, \Mux117~12 , Mux117~12, xm23_cpu, 1
instance = comp, \Mux117~13 , Mux117~13, xm23_cpu, 1
instance = comp, \Mux117~14 , Mux117~14, xm23_cpu, 1
instance = comp, \Mux117~15 , Mux117~15, xm23_cpu, 1
instance = comp, \Mux117~16 , Mux117~16, xm23_cpu, 1
instance = comp, \Mux117~10 , Mux117~10, xm23_cpu, 1
instance = comp, \Mux117~11 , Mux117~11, xm23_cpu, 1
instance = comp, \Mux117~19 , Mux117~19, xm23_cpu, 1
instance = comp, \reg_file~866 , reg_file~866, xm23_cpu, 1
instance = comp, \reg_file~867 , reg_file~867, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux10~1 , byte_manipulator|Mux10~1, xm23_cpu, 1
instance = comp, \byte_manipulator|Mux10~2 , byte_manipulator|Mux10~2, xm23_cpu, 1
instance = comp, \byte_manipulator|dst_out[10] , byte_manipulator|dst_out[10], xm23_cpu, 1
instance = comp, \reg_file~869 , reg_file~869, xm23_cpu, 1
instance = comp, \reg_file~1456 , reg_file~1456, xm23_cpu, 1
instance = comp, \reg_file[16][10] , reg_file[16][10], xm23_cpu, 1
instance = comp, \Mux85~7 , Mux85~7, xm23_cpu, 1
instance = comp, \Mux85~8 , Mux85~8, xm23_cpu, 1
instance = comp, \Mux85~2 , Mux85~2, xm23_cpu, 1
instance = comp, \Mux85~3 , Mux85~3, xm23_cpu, 1
instance = comp, \Mux85~4 , Mux85~4, xm23_cpu, 1
instance = comp, \Mux85~5 , Mux85~5, xm23_cpu, 1
instance = comp, \Mux85~6 , Mux85~6, xm23_cpu, 1
instance = comp, \Mux85~0 , Mux85~0, xm23_cpu, 1
instance = comp, \Mux85~1 , Mux85~1, xm23_cpu, 1
instance = comp, \Mux85~9 , Mux85~9, xm23_cpu, 1
instance = comp, \instr_reg[10]~6 , instr_reg[10]~6, xm23_cpu, 1
instance = comp, \instr_reg[10]~feeder , instr_reg[10]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[10] , instr_reg[10], xm23_cpu, 1
instance = comp, \ID|Mux30~6 , ID|Mux30~6, xm23_cpu, 1
instance = comp, \ID|Decoder4~1 , ID|Decoder4~1, xm23_cpu, 1
instance = comp, \ID|Mux30~12 , ID|Mux30~12, xm23_cpu, 1
instance = comp, \ID|Mux30~13 , ID|Mux30~13, xm23_cpu, 1
instance = comp, \ID|Mux30~10 , ID|Mux30~10, xm23_cpu, 1
instance = comp, \ID|Mux30~7 , ID|Mux30~7, xm23_cpu, 1
instance = comp, \ID|Mux30~8 , ID|Mux30~8, xm23_cpu, 1
instance = comp, \ID|Mux30~9 , ID|Mux30~9, xm23_cpu, 1
instance = comp, \ID|Mux30~11 , ID|Mux30~11, xm23_cpu, 1
instance = comp, \ID|Mux30~14 , ID|Mux30~14, xm23_cpu, 1
instance = comp, \ID|OP[0]~feeder , ID|OP[0]~feeder, xm23_cpu, 1
instance = comp, \ID|OP[0] , ID|OP[0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[0]~8 , ctrl_unit|iv_ent|inst_type[0]~8, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[0]~9 , ctrl_unit|iv_ent|inst_type[0]~9, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[0] , ctrl_unit|iv_ent|inst_type[0], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~10 , ctrl_unit|cpu_OP~10, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr6~3 , ctrl_unit|WideOr6~3, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr6~4 , ctrl_unit|WideOr6~4, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[2]~67 , ctrl_unit|dbus_rnum_dst[2]~67, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[1] , ctrl_unit|sxt_bit_num[1], xm23_cpu, 1
instance = comp, \sxt_ext|out[12]~26 , sxt_ext|out[12]~26, xm23_cpu, 1
instance = comp, \sxt_ext|out[12]~27 , sxt_ext|out[12]~27, xm23_cpu, 1
instance = comp, \reg_file~875 , reg_file~875, xm23_cpu, 1
instance = comp, \reg_file~876 , reg_file~876, xm23_cpu, 1
instance = comp, \reg_file~877 , reg_file~877, xm23_cpu, 1
instance = comp, \reg_file~878 , reg_file~878, xm23_cpu, 1
instance = comp, \reg_file~879 , reg_file~879, xm23_cpu, 1
instance = comp, \reg_file~880 , reg_file~880, xm23_cpu, 1
instance = comp, \reg_file~881 , reg_file~881, xm23_cpu, 1
instance = comp, \reg_file~882 , reg_file~882, xm23_cpu, 1
instance = comp, \reg_file[7][12] , reg_file[7][12], xm23_cpu, 1
instance = comp, \SW[13]~input , SW[13]~input, xm23_cpu, 1
instance = comp, \SW[17]~input , SW[17]~input, xm23_cpu, 1
instance = comp, \bkpnt[13] , bkpnt[13], xm23_cpu, 1
instance = comp, \bkpnt[12] , bkpnt[12], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~8 , ctrl_unit|Equal0~8, xm23_cpu, 1
instance = comp, \bkpnt[11] , bkpnt[11], xm23_cpu, 1
instance = comp, \bkpnt[8] , bkpnt[8], xm23_cpu, 1
instance = comp, \bkpnt[9] , bkpnt[9], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~5 , ctrl_unit|Equal0~5, xm23_cpu, 1
instance = comp, \bkpnt[10] , bkpnt[10], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~6 , ctrl_unit|Equal0~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~7 , ctrl_unit|Equal0~7, xm23_cpu, 1
instance = comp, \bkpnt[15] , bkpnt[15], xm23_cpu, 1
instance = comp, \bkpnt[14] , bkpnt[14], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~9 , ctrl_unit|Equal0~9, xm23_cpu, 1
instance = comp, \bkpnt[1] , bkpnt[1], xm23_cpu, 1
instance = comp, \bkpnt[0] , bkpnt[0], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~0 , ctrl_unit|Equal0~0, xm23_cpu, 1
instance = comp, \bkpnt[2] , bkpnt[2], xm23_cpu, 1
instance = comp, \bkpnt[3] , bkpnt[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~1 , ctrl_unit|Equal0~1, xm23_cpu, 1
instance = comp, \bkpnt[5] , bkpnt[5], xm23_cpu, 1
instance = comp, \bkpnt[4] , bkpnt[4], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~2 , ctrl_unit|Equal0~2, xm23_cpu, 1
instance = comp, \bkpnt[7] , bkpnt[7], xm23_cpu, 1
instance = comp, \bkpnt[6] , bkpnt[6], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~3 , ctrl_unit|Equal0~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~4 , ctrl_unit|Equal0~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal0~10 , ctrl_unit|Equal0~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector140~0 , ctrl_unit|Selector140~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~2 , ctrl_unit|Selector38~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~3 , ctrl_unit|Selector38~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~4 , ctrl_unit|Selector38~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~5 , ctrl_unit|Selector38~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~6 , ctrl_unit|Selector38~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~7 , ctrl_unit|Selector38~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~13 , ctrl_unit|Selector38~13, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~14 , ctrl_unit|Selector38~14, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~8 , ctrl_unit|Selector38~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~9 , ctrl_unit|Selector38~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~10 , ctrl_unit|Selector38~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector38~11 , ctrl_unit|Selector38~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~3 , ctrl_unit|Selector114~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~4 , ctrl_unit|Selector114~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~3 , ctrl_unit|Selector99~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~2 , ctrl_unit|Selector99~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~1 , ctrl_unit|Selector114~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~4 , ctrl_unit|Selector99~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~5 , ctrl_unit|Selector99~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~8 , ctrl_unit|Selector99~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~9 , ctrl_unit|Selector99~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~6 , ctrl_unit|Selector99~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector99~7 , ctrl_unit|Selector99~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~2 , ctrl_unit|Selector114~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector114~5 , ctrl_unit|Selector114~5, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[1] , ctrl_unit|dbus_rnum_dst[1], xm23_cpu, 1
instance = comp, \Decoder0~16 , Decoder0~16, xm23_cpu, 1
instance = comp, \reg_file~1707 , reg_file~1707, xm23_cpu, 1
instance = comp, \reg_file~1459 , reg_file~1459, xm23_cpu, 1
instance = comp, \reg_file[16][15] , reg_file[16][15], xm23_cpu, 1
instance = comp, \Mux80~0 , Mux80~0, xm23_cpu, 1
instance = comp, \Mux80~1 , Mux80~1, xm23_cpu, 1
instance = comp, \Mux80~2 , Mux80~2, xm23_cpu, 1
instance = comp, \Mux80~3 , Mux80~3, xm23_cpu, 1
instance = comp, \Mux80~4 , Mux80~4, xm23_cpu, 1
instance = comp, \Mux80~5 , Mux80~5, xm23_cpu, 1
instance = comp, \Mux80~6 , Mux80~6, xm23_cpu, 1
instance = comp, \Mux80~7 , Mux80~7, xm23_cpu, 1
instance = comp, \Mux80~8 , Mux80~8, xm23_cpu, 1
instance = comp, \Mux80~9 , Mux80~9, xm23_cpu, 1
instance = comp, \instr_reg[15]~7 , instr_reg[15]~7, xm23_cpu, 1
instance = comp, \instr_reg[15] , instr_reg[15], xm23_cpu, 1
instance = comp, \ID|Mux26~1 , ID|Mux26~1, xm23_cpu, 1
instance = comp, \ID|Mux26~0 , ID|Mux26~0, xm23_cpu, 1
instance = comp, \ID|Mux26~2 , ID|Mux26~2, xm23_cpu, 1
instance = comp, \ID|Mux26~3 , ID|Mux26~3, xm23_cpu, 1
instance = comp, \ID|Mux26~4 , ID|Mux26~4, xm23_cpu, 1
instance = comp, \ID|OP[5] , ID|OP[5], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[5] , ctrl_unit|iv_ent|inst_type[5], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~2 , ctrl_unit|cpu_OP~2, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~3 , ctrl_unit|cpu_OP~3, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~1 , ctrl_unit|sxt_bit_num[3]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~2 , ctrl_unit|sxt_bit_num[3]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~0 , ctrl_unit|sxt_bit_num[3]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~4 , ctrl_unit|sxt_bit_num[3]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~5 , ctrl_unit|sxt_bit_num[3]~5, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bit_num[3]~6 , ctrl_unit|sxt_bit_num[3]~6, xm23_cpu, 1
instance = comp, \ctrl_unit|sxt_bus_ctrl , ctrl_unit|sxt_bus_ctrl, xm23_cpu, 1
instance = comp, \ID|Mux31~0 , ID|Mux31~0, xm23_cpu, 1
instance = comp, \ID|OFF[12] , ID|OFF[12], xm23_cpu, 1
instance = comp, \sxt_in[12]~73 , sxt_in[12]~73, xm23_cpu, 1
instance = comp, \sxt_in[12]~74 , sxt_in[12]~74, xm23_cpu, 1
instance = comp, \sxt_in[12]~71 , sxt_in[12]~71, xm23_cpu, 1
instance = comp, \sxt_in[12]~72 , sxt_in[12]~72, xm23_cpu, 1
instance = comp, \sxt_in[12]~75 , sxt_in[12]~75, xm23_cpu, 1
instance = comp, \sxt_in[12]~76 , sxt_in[12]~76, xm23_cpu, 1
instance = comp, \sxt_ext|out[13]~23 , sxt_ext|out[13]~23, xm23_cpu, 1
instance = comp, \sxt_ext|out[13]~25 , sxt_ext|out[13]~25, xm23_cpu, 1
instance = comp, \Mux114~7 , Mux114~7, xm23_cpu, 1
instance = comp, \Mux114~8 , Mux114~8, xm23_cpu, 1
instance = comp, \Mux114~2 , Mux114~2, xm23_cpu, 1
instance = comp, \Mux114~3 , Mux114~3, xm23_cpu, 1
instance = comp, \Mux114~4 , Mux114~4, xm23_cpu, 1
instance = comp, \Mux114~5 , Mux114~5, xm23_cpu, 1
instance = comp, \Mux114~6 , Mux114~6, xm23_cpu, 1
instance = comp, \Mux114~0 , Mux114~0, xm23_cpu, 1
instance = comp, \Mux114~1 , Mux114~1, xm23_cpu, 1
instance = comp, \Mux114~9 , Mux114~9, xm23_cpu, 1
instance = comp, \reg_file~1674 , reg_file~1674, xm23_cpu, 1
instance = comp, \Mux114~17 , Mux114~17, xm23_cpu, 1
instance = comp, \Mux114~18 , Mux114~18, xm23_cpu, 1
instance = comp, \reg_file~1675 , reg_file~1675, xm23_cpu, 1
instance = comp, \Mux114~10 , Mux114~10, xm23_cpu, 1
instance = comp, \Mux114~11 , Mux114~11, xm23_cpu, 1
instance = comp, \Mux114~14 , Mux114~14, xm23_cpu, 1
instance = comp, \Mux114~15 , Mux114~15, xm23_cpu, 1
instance = comp, \Mux114~12 , Mux114~12, xm23_cpu, 1
instance = comp, \Mux114~13 , Mux114~13, xm23_cpu, 1
instance = comp, \Mux114~16 , Mux114~16, xm23_cpu, 1
instance = comp, \Mux114~19 , Mux114~19, xm23_cpu, 1
instance = comp, \Mux114~20 , Mux114~20, xm23_cpu, 1
instance = comp, \Mux114~21 , Mux114~21, xm23_cpu, 1
instance = comp, \reg_file~872 , reg_file~872, xm23_cpu, 1
instance = comp, \reg_file~873 , reg_file~873, xm23_cpu, 1
instance = comp, \reg_file~1457 , reg_file~1457, xm23_cpu, 1
instance = comp, \reg_file[16][13] , reg_file[16][13], xm23_cpu, 1
instance = comp, \Mux82~4 , Mux82~4, xm23_cpu, 1
instance = comp, \Mux82~5 , Mux82~5, xm23_cpu, 1
instance = comp, \Mux82~2 , Mux82~2, xm23_cpu, 1
instance = comp, \Mux82~3 , Mux82~3, xm23_cpu, 1
instance = comp, \Mux82~6 , Mux82~6, xm23_cpu, 1
instance = comp, \Mux82~7 , Mux82~7, xm23_cpu, 1
instance = comp, \Mux82~8 , Mux82~8, xm23_cpu, 1
instance = comp, \Mux82~0 , Mux82~0, xm23_cpu, 1
instance = comp, \Mux82~1 , Mux82~1, xm23_cpu, 1
instance = comp, \Mux82~9 , Mux82~9, xm23_cpu, 1
instance = comp, \instr_reg[13]~9 , instr_reg[13]~9, xm23_cpu, 1
instance = comp, \instr_reg[13]~feeder , instr_reg[13]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[13] , instr_reg[13], xm23_cpu, 1
instance = comp, \ID|Mux30~3 , ID|Mux30~3, xm23_cpu, 1
instance = comp, \ID|Mux30~4 , ID|Mux30~4, xm23_cpu, 1
instance = comp, \ID|Mux16~0 , ID|Mux16~0, xm23_cpu, 1
instance = comp, \ID|Mux16~1 , ID|Mux16~1, xm23_cpu, 1
instance = comp, \ID|Mux16~2 , ID|Mux16~2, xm23_cpu, 1
instance = comp, \ID|Mux16~3 , ID|Mux16~3, xm23_cpu, 1
instance = comp, \ID|Mux16~4 , ID|Mux16~4, xm23_cpu, 1
instance = comp, \ID|Mux16~5 , ID|Mux16~5, xm23_cpu, 1
instance = comp, \ID|Mux30~5 , ID|Mux30~5, xm23_cpu, 1
instance = comp, \ID|OP[2]~feeder , ID|OP[2]~feeder, xm23_cpu, 1
instance = comp, \ID|OP[2] , ID|OP[2], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~6 , ctrl_unit|cpu_OP~6, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~7 , ctrl_unit|cpu_OP~7, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[2] , ctrl_unit|cpu_OP[2], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~4 , ctrl_unit|Selector78~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~5 , ctrl_unit|Selector78~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~6 , ctrl_unit|Selector78~6, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~0 , ctrl_unit|iv_ent|data_bus_ctrl_iv[5]~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~7 , ctrl_unit|Selector49~7, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~11 , ctrl_unit|data_bus_ctrl~11, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~29 , ctrl_unit|data_bus_ctrl~29, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~12 , ctrl_unit|data_bus_ctrl~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~8 , ctrl_unit|Selector49~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~9 , ctrl_unit|Selector49~9, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~21 , ctrl_unit|Selector49~21, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~26 , ctrl_unit|Selector46~26, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~10 , ctrl_unit|Selector49~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector49~11 , ctrl_unit|Selector49~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector45~0 , ctrl_unit|Selector45~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector45~1 , ctrl_unit|Selector45~1, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~14 , ctrl_unit|data_bus_ctrl~14, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[5] , ctrl_unit|data_bus_ctrl[5], xm23_cpu, 1
instance = comp, \reg_file[7][9]~845 , reg_file[7][9]~845, xm23_cpu, 1
instance = comp, \reg_file~1172 , reg_file~1172, xm23_cpu, 1
instance = comp, \reg_file[2][13] , reg_file[2][13], xm23_cpu, 1
instance = comp, \mar~94 , mar~94, xm23_cpu, 1
instance = comp, \mar~95 , mar~95, xm23_cpu, 1
instance = comp, \mar~96 , mar~96, xm23_cpu, 1
instance = comp, \mar~97 , mar~97, xm23_cpu, 1
instance = comp, \mar~98 , mar~98, xm23_cpu, 1
instance = comp, \mar~99 , mar~99, xm23_cpu, 1
instance = comp, \mar[13] , mar[13], xm23_cpu, 1
instance = comp, \Add0~0 , Add0~0, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|address_reg_a[0] , ram|memory_rtl_0|auto_generated|address_reg_a[0], xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~15 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~15, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~12 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~12, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~13 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~13, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~14 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~14, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~16 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~16, xm23_cpu, 1
instance = comp, \ram|memory_rtl_0|auto_generated|mux4|result_node[3]~17 , ram|memory_rtl_0|auto_generated|mux4|result_node[3]~17, xm23_cpu, 1
instance = comp, \reg_file~1643 , reg_file~1643, xm23_cpu, 1
instance = comp, \reg_file~1143 , reg_file~1143, xm23_cpu, 1
instance = comp, \reg_file[4][11] , reg_file[4][11], xm23_cpu, 1
instance = comp, \Mux84~2 , Mux84~2, xm23_cpu, 1
instance = comp, \Mux84~3 , Mux84~3, xm23_cpu, 1
instance = comp, \Mux84~4 , Mux84~4, xm23_cpu, 1
instance = comp, \Mux84~5 , Mux84~5, xm23_cpu, 1
instance = comp, \Mux84~6 , Mux84~6, xm23_cpu, 1
instance = comp, \Mux84~0 , Mux84~0, xm23_cpu, 1
instance = comp, \Mux84~1 , Mux84~1, xm23_cpu, 1
instance = comp, \Mux84~7 , Mux84~7, xm23_cpu, 1
instance = comp, \Mux84~8 , Mux84~8, xm23_cpu, 1
instance = comp, \Mux84~9 , Mux84~9, xm23_cpu, 1
instance = comp, \instr_reg[11]~5 , instr_reg[11]~5, xm23_cpu, 1
instance = comp, \instr_reg[11]~feeder , instr_reg[11]~feeder, xm23_cpu, 1
instance = comp, \instr_reg[11] , instr_reg[11], xm23_cpu, 1
instance = comp, \ID|OP~0 , ID|OP~0, xm23_cpu, 1
instance = comp, \ID|OP~1 , ID|OP~1, xm23_cpu, 1
instance = comp, \ID|OP~3 , ID|OP~3, xm23_cpu, 1
instance = comp, \ID|OP~2 , ID|OP~2, xm23_cpu, 1
instance = comp, \ID|OP~4 , ID|OP~4, xm23_cpu, 1
instance = comp, \ID|OP[4] , ID|OP[4], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~2 , ctrl_unit|iv_ent|inst_type[4]~2, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~3 , ctrl_unit|iv_ent|inst_type[4]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4]~4 , ctrl_unit|iv_ent|inst_type[4]~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|inst_type[4] , ctrl_unit|iv_ent|inst_type[4], xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~0 , ctrl_unit|cpu_OP~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~1 , ctrl_unit|cpu_OP~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|WideOr4~0 , ctrl_unit|iv_ent|WideOr4~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_bus_ctrl_iv[3]~1 , ctrl_unit|iv_ent|data_bus_ctrl_iv[3]~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~1 , ctrl_unit|Selector47~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector47~2 , ctrl_unit|Selector47~2, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~15 , ctrl_unit|data_bus_ctrl~15, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~17 , ctrl_unit|data_bus_ctrl~17, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~19 , ctrl_unit|data_bus_ctrl~19, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[3] , ctrl_unit|data_bus_ctrl[3], xm23_cpu, 1
instance = comp, \mdr~4 , mdr~4, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan2~1 , ctrl_unit|LessThan2~1, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~27 , ctrl_unit|cex_state~27, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~28 , ctrl_unit|cex_state~28, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~29 , ctrl_unit|cex_state~29, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~30 , ctrl_unit|cex_state~30, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~31 , ctrl_unit|cex_state~31, xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state[7] , ctrl_unit|cex_state[7], xm23_cpu, 1
instance = comp, \mdr~24 , mdr~24, xm23_cpu, 1
instance = comp, \mdr~25 , mdr~25, xm23_cpu, 1
instance = comp, \mdr~26 , mdr~26, xm23_cpu, 1
instance = comp, \mdr[7]~feeder , mdr[7]~feeder, xm23_cpu, 1
instance = comp, \mdr[7] , mdr[7], xm23_cpu, 1
instance = comp, \ctrl_unit|cex_state~26 , ctrl_unit|cex_state~26, xm23_cpu, 1
instance = comp, \ctrl_unit|LessThan2~0 , ctrl_unit|LessThan2~0, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~6 , ctrl_unit|always1~6, xm23_cpu, 1
instance = comp, \ctrl_unit|ID_en~0 , ctrl_unit|ID_en~0, xm23_cpu, 1
instance = comp, \ctrl_unit|ID_en , ctrl_unit|ID_en, xm23_cpu, 1
instance = comp, \ctrl_unit|ID_en~clkctrl , ctrl_unit|ID_en~clkctrl, xm23_cpu, 1
instance = comp, \ID|FLTo~1 , ID|FLTo~1, xm23_cpu, 1
instance = comp, \ID|FLTo , ID|FLTo, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~3 , ctrl_unit|always1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~8 , ctrl_unit|cpu_OP~8, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~9 , ctrl_unit|cpu_OP~9, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP[3] , ctrl_unit|cpu_OP[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector78~0 , ctrl_unit|Selector78~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~8 , ctrl_unit|data_bus_ctrl~8, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~9 , ctrl_unit|data_bus_ctrl~9, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~5 , ctrl_unit|data_bus_ctrl~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~5 , ctrl_unit|Selector46~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~4 , ctrl_unit|Selector46~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~6 , ctrl_unit|Selector46~6, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~11 , ctrl_unit|Selector46~11, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~7 , ctrl_unit|Selector46~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~8 , ctrl_unit|Selector46~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~10 , ctrl_unit|Selector46~10, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector46~12 , ctrl_unit|Selector46~12, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector149~0 , ctrl_unit|Selector149~0, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~28 , ctrl_unit|data_bus_ctrl~28, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~6 , ctrl_unit|data_bus_ctrl~6, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl~10 , ctrl_unit|data_bus_ctrl~10, xm23_cpu, 1
instance = comp, \ctrl_unit|data_bus_ctrl[4] , ctrl_unit|data_bus_ctrl[4], xm23_cpu, 1
instance = comp, \Equal14~3 , Equal14~3, xm23_cpu, 1
instance = comp, \reg_file[7][6]~698 , reg_file[7][6]~698, xm23_cpu, 1
instance = comp, \reg_file~718 , reg_file~718, xm23_cpu, 1
instance = comp, \reg_file~720 , reg_file~720, xm23_cpu, 1
instance = comp, \reg_file[7][0]~0 , reg_file[7][0]~0, xm23_cpu, 1
instance = comp, \reg_file[7][0] , reg_file[7][0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_return~0 , ctrl_unit|iv_return~0, xm23_cpu, 1
instance = comp, \ctrl_unit|brkpnt_set~0 , ctrl_unit|brkpnt_set~0, xm23_cpu, 1
instance = comp, \ctrl_unit|brkpnt_set , ctrl_unit|brkpnt_set, xm23_cpu, 1
instance = comp, \ctrl_unit|step~2 , ctrl_unit|step~2, xm23_cpu, 1
instance = comp, \ctrl_unit|step[1] , ctrl_unit|step[1], xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~21 , ctrl_unit|cpucycle~21, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~22 , ctrl_unit|cpucycle~22, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle~23 , ctrl_unit|cpucycle~23, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0100 , ctrl_unit|cpucycle.0100, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr51~0 , ctrl_unit|WideOr51~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~0 , ctrl_unit|Selector101~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~1 , ctrl_unit|Selector101~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~3 , ctrl_unit|Selector101~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~4 , ctrl_unit|Selector101~4, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~6 , ctrl_unit|Selector101~6, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr6~2 , ctrl_unit|WideOr6~2, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr6~1 , ctrl_unit|WideOr6~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~5 , ctrl_unit|Selector101~5, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~7 , ctrl_unit|Selector101~7, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~8 , ctrl_unit|Selector101~8, xm23_cpu, 1
instance = comp, \ctrl_unit|Selector101~9 , ctrl_unit|Selector101~9, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst~0 , ctrl_unit|cpucycle_rst~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle_rst , ctrl_unit|cpucycle_rst, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~1 , ctrl_unit|iv_cnt~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[0] , ctrl_unit|iv_cnt[0], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt~0 , ctrl_unit|iv_cnt~0, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_cnt[1] , ctrl_unit|iv_cnt[1], xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|clear_cex~1 , ctrl_unit|iv_ent|clear_cex~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|data_src_iv[3] , ctrl_unit|iv_ent|data_src_iv[3], xm23_cpu, 1
instance = comp, \ctrl_unit|Selector112~2 , ctrl_unit|Selector112~2, xm23_cpu, 1
instance = comp, \ctrl_unit|dbus_rnum_dst[3] , ctrl_unit|dbus_rnum_dst[3], xm23_cpu, 1
instance = comp, \reg_file~1699 , reg_file~1699, xm23_cpu, 1
instance = comp, \reg_file~890 , reg_file~890, xm23_cpu, 1
instance = comp, \reg_file[7][15] , reg_file[7][15], xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~1 , ctrl_unit|Equal1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~3 , ctrl_unit|Equal1~3, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~2 , ctrl_unit|Equal1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~0 , ctrl_unit|Equal1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|Equal1~4 , ctrl_unit|Equal1~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_return~1 , ctrl_unit|iv_return~1, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_return , ctrl_unit|iv_return, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~0 , ctrl_unit|always1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|step~0 , ctrl_unit|step~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0001~0 , ctrl_unit|cpucycle.0001~0, xm23_cpu, 1
instance = comp, \ctrl_unit|cpucycle.0001 , ctrl_unit|cpucycle.0001, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~3 , ctrl_unit|iv_enter~3, xm23_cpu, 1
instance = comp, \ctrl_unit|vect_num[2]~3 , ctrl_unit|vect_num[2]~3, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~4 , ctrl_unit|iv_enter~4, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~5 , ctrl_unit|iv_enter~5, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter~6 , ctrl_unit|iv_enter~6, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_enter , ctrl_unit|iv_enter, xm23_cpu, 1
instance = comp, \ctrl_unit|iv_ent|call_pri_flt~0 , ctrl_unit|iv_ent|call_pri_flt~0, xm23_cpu, 1
instance = comp, \ctrl_unit|pri_flt_called~0 , ctrl_unit|pri_flt_called~0, xm23_cpu, 1
instance = comp, \ctrl_unit|pri_flt_called , ctrl_unit|pri_flt_called, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~2 , ctrl_unit|DBL_FLT~2, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~3 , ctrl_unit|DBL_FLT~3, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~4 , ctrl_unit|DBL_FLT~4, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~1 , ctrl_unit|DBL_FLT~1, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT~5 , ctrl_unit|DBL_FLT~5, xm23_cpu, 1
instance = comp, \ctrl_unit|DBL_FLT , ctrl_unit|DBL_FLT, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~1 , ctrl_unit|always1~1, xm23_cpu, 1
instance = comp, \ctrl_unit|always1~2 , ctrl_unit|always1~2, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~3 , ctrl_unit|in_fault~3, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~1 , ctrl_unit|in_fault~1, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~2 , ctrl_unit|in_fault~2, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault~4 , ctrl_unit|in_fault~4, xm23_cpu, 1
instance = comp, \ctrl_unit|in_fault , ctrl_unit|in_fault, xm23_cpu, 1
instance = comp, \ctrl_unit|cpu_OP~11 , ctrl_unit|cpu_OP~11, xm23_cpu, 1
instance = comp, \ID|PSWb[2]~feeder , ID|PSWb[2]~feeder, xm23_cpu, 1
instance = comp, \ID|PSWb[2] , ID|PSWb[2], xm23_cpu, 1
instance = comp, \ctrl_unit|psw~10 , ctrl_unit|psw~10, xm23_cpu, 1
instance = comp, \ctrl_unit|psw[2] , ctrl_unit|psw[2], xm23_cpu, 1
instance = comp, \data_viewer|data[2]~32 , data_viewer|data[2]~32, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~33 , data_viewer|data[2]~33, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~25 , data_viewer|data[2]~25, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~26 , data_viewer|data[2]~26, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~27 , data_viewer|data[2]~27, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~28 , data_viewer|data[2]~28, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~29 , data_viewer|data[2]~29, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~30 , data_viewer|data[2]~30, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~31 , data_viewer|data[2]~31, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~34 , data_viewer|data[2]~34, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~35 , data_viewer|data[2]~35, xm23_cpu, 1
instance = comp, \data_viewer|data[2]~36 , data_viewer|data[2]~36, xm23_cpu, 1
instance = comp, \data_viewer|view_mode[1] , data_viewer|view_mode[1], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~12 , data_viewer|data[0]~12, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~12clkctrl , data_viewer|data[0]~12clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|data[2] , data_viewer|data[2], xm23_cpu, 1
instance = comp, \data_viewer|data[1]~17 , data_viewer|data[1]~17, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~18 , data_viewer|data[1]~18, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~15 , data_viewer|data[1]~15, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~16 , data_viewer|data[1]~16, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~19 , data_viewer|data[1]~19, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~13 , data_viewer|data[1]~13, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~14 , data_viewer|data[1]~14, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~20 , data_viewer|data[1]~20, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~21 , data_viewer|data[1]~21, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~22 , data_viewer|data[1]~22, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~23 , data_viewer|data[1]~23, xm23_cpu, 1
instance = comp, \data_viewer|data[1]~24 , data_viewer|data[1]~24, xm23_cpu, 1
instance = comp, \data_viewer|data[1] , data_viewer|data[1], xm23_cpu, 1
instance = comp, \data_viewer|data[3]~39 , data_viewer|data[3]~39, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~40 , data_viewer|data[3]~40, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~37 , data_viewer|data[3]~37, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~38 , data_viewer|data[3]~38, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~43 , data_viewer|data[3]~43, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~44 , data_viewer|data[3]~44, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~41 , data_viewer|data[3]~41, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~42 , data_viewer|data[3]~42, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~45 , data_viewer|data[3]~45, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~46 , data_viewer|data[3]~46, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~47 , data_viewer|data[3]~47, xm23_cpu, 1
instance = comp, \data_viewer|data[3]~48 , data_viewer|data[3]~48, xm23_cpu, 1
instance = comp, \data_viewer|data[3] , data_viewer|data[3], xm23_cpu, 1
instance = comp, \data_viewer|data[0]~7 , data_viewer|data[0]~7, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~8 , data_viewer|data[0]~8, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~2 , data_viewer|data[0]~2, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~3 , data_viewer|data[0]~3, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~4 , data_viewer|data[0]~4, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~5 , data_viewer|data[0]~5, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~6 , data_viewer|data[0]~6, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~0 , data_viewer|data[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~1 , data_viewer|data[0]~1, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~9 , data_viewer|data[0]~9, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~10 , data_viewer|data[0]~10, xm23_cpu, 1
instance = comp, \data_viewer|data[0]~11 , data_viewer|data[0]~11, xm23_cpu, 1
instance = comp, \data_viewer|data[0] , data_viewer|data[0], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr6~0 , data_viewer|decode1|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[0] , data_viewer|decode1|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr5~0 , data_viewer|decode1|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[1] , data_viewer|decode1|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr4~0 , data_viewer|decode1|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[2] , data_viewer|decode1|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr3~0 , data_viewer|decode1|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[3] , data_viewer|decode1|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr2~0 , data_viewer|decode1|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[4] , data_viewer|decode1|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr1~0 , data_viewer|decode1|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[5] , data_viewer|decode1|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode1|WideOr0~0 , data_viewer|decode1|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode1|HEX0[6] , data_viewer|decode1|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[4]~56 , data_viewer|data[4]~56, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~57 , data_viewer|data[4]~57, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~51 , data_viewer|data[4]~51, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~52 , data_viewer|data[4]~52, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~53 , data_viewer|data[4]~53, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~54 , data_viewer|data[4]~54, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~55 , data_viewer|data[4]~55, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~49 , data_viewer|data[4]~49, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~50 , data_viewer|data[4]~50, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~58 , data_viewer|data[4]~58, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~59 , data_viewer|data[4]~59, xm23_cpu, 1
instance = comp, \data_viewer|data[4]~60 , data_viewer|data[4]~60, xm23_cpu, 1
instance = comp, \data_viewer|data[4] , data_viewer|data[4], xm23_cpu, 1
instance = comp, \data_viewer|data[5]~68 , data_viewer|data[5]~68, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~69 , data_viewer|data[5]~69, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~63 , data_viewer|data[5]~63, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~64 , data_viewer|data[5]~64, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~65 , data_viewer|data[5]~65, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~66 , data_viewer|data[5]~66, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~67 , data_viewer|data[5]~67, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~61 , data_viewer|data[5]~61, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~62 , data_viewer|data[5]~62, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~70 , data_viewer|data[5]~70, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~71 , data_viewer|data[5]~71, xm23_cpu, 1
instance = comp, \data_viewer|data[5]~72 , data_viewer|data[5]~72, xm23_cpu, 1
instance = comp, \data_viewer|data[5] , data_viewer|data[5], xm23_cpu, 1
instance = comp, \data_viewer|data[6]~73 , data_viewer|data[6]~73, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~74 , data_viewer|data[6]~74, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~80 , data_viewer|data[6]~80, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~81 , data_viewer|data[6]~81, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~77 , data_viewer|data[6]~77, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~78 , data_viewer|data[6]~78, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~75 , data_viewer|data[6]~75, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~76 , data_viewer|data[6]~76, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~79 , data_viewer|data[6]~79, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~82 , data_viewer|data[6]~82, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~83 , data_viewer|data[6]~83, xm23_cpu, 1
instance = comp, \data_viewer|data[6]~84 , data_viewer|data[6]~84, xm23_cpu, 1
instance = comp, \data_viewer|data[6] , data_viewer|data[6], xm23_cpu, 1
instance = comp, \data_viewer|data[7]~85 , data_viewer|data[7]~85, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~86 , data_viewer|data[7]~86, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~92 , data_viewer|data[7]~92, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~93 , data_viewer|data[7]~93, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~87 , data_viewer|data[7]~87, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~88 , data_viewer|data[7]~88, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~89 , data_viewer|data[7]~89, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~90 , data_viewer|data[7]~90, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~91 , data_viewer|data[7]~91, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~94 , data_viewer|data[7]~94, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~95 , data_viewer|data[7]~95, xm23_cpu, 1
instance = comp, \data_viewer|data[7]~96 , data_viewer|data[7]~96, xm23_cpu, 1
instance = comp, \data_viewer|data[7] , data_viewer|data[7], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr6~0 , data_viewer|decode2|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[0] , data_viewer|decode2|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr5~0 , data_viewer|decode2|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[1] , data_viewer|decode2|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr4~0 , data_viewer|decode2|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[2] , data_viewer|decode2|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr3~0 , data_viewer|decode2|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[3] , data_viewer|decode2|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr2~0 , data_viewer|decode2|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[4] , data_viewer|decode2|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr1~0 , data_viewer|decode2|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[5] , data_viewer|decode2|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode2|WideOr0~0 , data_viewer|decode2|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode2|HEX0[6] , data_viewer|decode2|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[10]~121 , data_viewer|data[10]~121, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~122 , data_viewer|data[10]~122, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~128 , data_viewer|data[10]~128, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~129 , data_viewer|data[10]~129, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~123 , data_viewer|data[10]~123, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~124 , data_viewer|data[10]~124, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~125 , data_viewer|data[10]~125, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~126 , data_viewer|data[10]~126, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~127 , data_viewer|data[10]~127, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~130 , data_viewer|data[10]~130, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~131 , data_viewer|data[10]~131, xm23_cpu, 1
instance = comp, \data_viewer|data[10]~132 , data_viewer|data[10]~132, xm23_cpu, 1
instance = comp, \data_viewer|data[10] , data_viewer|data[10], xm23_cpu, 1
instance = comp, \data_viewer|data[11]~140 , data_viewer|data[11]~140, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~141 , data_viewer|data[11]~141, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~133 , data_viewer|data[11]~133, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~134 , data_viewer|data[11]~134, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~137 , data_viewer|data[11]~137, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~138 , data_viewer|data[11]~138, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~135 , data_viewer|data[11]~135, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~136 , data_viewer|data[11]~136, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~139 , data_viewer|data[11]~139, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~142 , data_viewer|data[11]~142, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~143 , data_viewer|data[11]~143, xm23_cpu, 1
instance = comp, \data_viewer|data[11]~144 , data_viewer|data[11]~144, xm23_cpu, 1
instance = comp, \data_viewer|data[11] , data_viewer|data[11], xm23_cpu, 1
instance = comp, \data_viewer|data[9]~116 , data_viewer|data[9]~116, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~117 , data_viewer|data[9]~117, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~109 , data_viewer|data[9]~109, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~110 , data_viewer|data[9]~110, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~111 , data_viewer|data[9]~111, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~112 , data_viewer|data[9]~112, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~113 , data_viewer|data[9]~113, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~114 , data_viewer|data[9]~114, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~115 , data_viewer|data[9]~115, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~118 , data_viewer|data[9]~118, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~119 , data_viewer|data[9]~119, xm23_cpu, 1
instance = comp, \data_viewer|data[9]~120 , data_viewer|data[9]~120, xm23_cpu, 1
instance = comp, \data_viewer|data[9] , data_viewer|data[9], xm23_cpu, 1
instance = comp, \data_viewer|data[8]~107 , data_viewer|data[8]~107, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~99 , data_viewer|data[8]~99, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~100 , data_viewer|data[8]~100, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~97 , data_viewer|data[8]~97, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~98 , data_viewer|data[8]~98, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~103 , data_viewer|data[8]~103, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~104 , data_viewer|data[8]~104, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~101 , data_viewer|data[8]~101, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~102 , data_viewer|data[8]~102, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~105 , data_viewer|data[8]~105, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~106 , data_viewer|data[8]~106, xm23_cpu, 1
instance = comp, \data_viewer|data[8]~108 , data_viewer|data[8]~108, xm23_cpu, 1
instance = comp, \data_viewer|data[8] , data_viewer|data[8], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr6~0 , data_viewer|decode3|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[0] , data_viewer|decode3|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr5~0 , data_viewer|decode3|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[1] , data_viewer|decode3|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr4~0 , data_viewer|decode3|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[2] , data_viewer|decode3|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr3~0 , data_viewer|decode3|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[3] , data_viewer|decode3|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr2~0 , data_viewer|decode3|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[4] , data_viewer|decode3|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr1~0 , data_viewer|decode3|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[5] , data_viewer|decode3|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode3|WideOr0~0 , data_viewer|decode3|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode3|HEX0[6] , data_viewer|decode3|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|data[15]~188 , data_viewer|data[15]~188, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~189 , data_viewer|data[15]~189, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~185 , data_viewer|data[15]~185, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~186 , data_viewer|data[15]~186, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~183 , data_viewer|data[15]~183, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~184 , data_viewer|data[15]~184, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~187 , data_viewer|data[15]~187, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~181 , data_viewer|data[15]~181, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~182 , data_viewer|data[15]~182, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~190 , data_viewer|data[15]~190, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~191 , data_viewer|data[15]~191, xm23_cpu, 1
instance = comp, \data_viewer|data[15]~192 , data_viewer|data[15]~192, xm23_cpu, 1
instance = comp, \data_viewer|data[15] , data_viewer|data[15], xm23_cpu, 1
instance = comp, \data_viewer|data[12]~152 , data_viewer|data[12]~152, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~153 , data_viewer|data[12]~153, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~145 , data_viewer|data[12]~145, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~146 , data_viewer|data[12]~146, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~147 , data_viewer|data[12]~147, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~148 , data_viewer|data[12]~148, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~149 , data_viewer|data[12]~149, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~150 , data_viewer|data[12]~150, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~151 , data_viewer|data[12]~151, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~154 , data_viewer|data[12]~154, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~155 , data_viewer|data[12]~155, xm23_cpu, 1
instance = comp, \data_viewer|data[12]~156 , data_viewer|data[12]~156, xm23_cpu, 1
instance = comp, \data_viewer|data[12] , data_viewer|data[12], xm23_cpu, 1
instance = comp, \data_viewer|data[13]~164 , data_viewer|data[13]~164, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~165 , data_viewer|data[13]~165, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~157 , data_viewer|data[13]~157, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~158 , data_viewer|data[13]~158, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~161 , data_viewer|data[13]~161, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~162 , data_viewer|data[13]~162, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~159 , data_viewer|data[13]~159, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~160 , data_viewer|data[13]~160, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~163 , data_viewer|data[13]~163, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~166 , data_viewer|data[13]~166, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~167 , data_viewer|data[13]~167, xm23_cpu, 1
instance = comp, \data_viewer|data[13]~168 , data_viewer|data[13]~168, xm23_cpu, 1
instance = comp, \data_viewer|data[13] , data_viewer|data[13], xm23_cpu, 1
instance = comp, \data_viewer|data[14]~176 , data_viewer|data[14]~176, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~177 , data_viewer|data[14]~177, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~171 , data_viewer|data[14]~171, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~172 , data_viewer|data[14]~172, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~173 , data_viewer|data[14]~173, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~174 , data_viewer|data[14]~174, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~175 , data_viewer|data[14]~175, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~169 , data_viewer|data[14]~169, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~170 , data_viewer|data[14]~170, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~178 , data_viewer|data[14]~178, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~179 , data_viewer|data[14]~179, xm23_cpu, 1
instance = comp, \data_viewer|data[14]~180 , data_viewer|data[14]~180, xm23_cpu, 1
instance = comp, \data_viewer|data[14] , data_viewer|data[14], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr6~0 , data_viewer|decode4|WideOr6~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[0] , data_viewer|decode4|HEX0[0], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr5~0 , data_viewer|decode4|WideOr5~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[1] , data_viewer|decode4|HEX0[1], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr4~0 , data_viewer|decode4|WideOr4~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[2] , data_viewer|decode4|HEX0[2], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr3~0 , data_viewer|decode4|WideOr3~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[3] , data_viewer|decode4|HEX0[3], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr2~0 , data_viewer|decode4|WideOr2~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[4] , data_viewer|decode4|HEX0[4], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr1~0 , data_viewer|decode4|WideOr1~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[5] , data_viewer|decode4|HEX0[5], xm23_cpu, 1
instance = comp, \data_viewer|decode4|WideOr0~0 , data_viewer|decode4|WideOr0~0, xm23_cpu, 1
instance = comp, \data_viewer|decode4|HEX0[6] , data_viewer|decode4|HEX0[6], xm23_cpu, 1
instance = comp, \decode5|WideOr6~0 , decode5|WideOr6~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[0] , decode5|HEX0[0], xm23_cpu, 1
instance = comp, \decode5|WideOr5~0 , decode5|WideOr5~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[1] , decode5|HEX0[1], xm23_cpu, 1
instance = comp, \decode5|WideOr4~0 , decode5|WideOr4~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[2] , decode5|HEX0[2], xm23_cpu, 1
instance = comp, \decode5|WideOr3~0 , decode5|WideOr3~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[3] , decode5|HEX0[3], xm23_cpu, 1
instance = comp, \decode5|WideOr2~0 , decode5|WideOr2~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[4] , decode5|HEX0[4], xm23_cpu, 1
instance = comp, \decode5|WideOr1~0 , decode5|WideOr1~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[5] , decode5|HEX0[5], xm23_cpu, 1
instance = comp, \decode5|WideOr0~0 , decode5|WideOr0~0, xm23_cpu, 1
instance = comp, \decode5|HEX0[6] , decode5|HEX0[6], xm23_cpu, 1
instance = comp, \decode6|WideOr6~0 , decode6|WideOr6~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[0] , decode6|HEX0[0], xm23_cpu, 1
instance = comp, \decode6|WideOr5~0 , decode6|WideOr5~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[1] , decode6|HEX0[1], xm23_cpu, 1
instance = comp, \decode6|WideOr4~0 , decode6|WideOr4~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[2] , decode6|HEX0[2], xm23_cpu, 1
instance = comp, \decode6|WideOr3~0 , decode6|WideOr3~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[3] , decode6|HEX0[3], xm23_cpu, 1
instance = comp, \decode6|WideOr2~0 , decode6|WideOr2~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[4] , decode6|HEX0[4], xm23_cpu, 1
instance = comp, \decode6|WideOr1~0 , decode6|WideOr1~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[5] , decode6|HEX0[5], xm23_cpu, 1
instance = comp, \decode6|WideOr0~0 , decode6|WideOr0~0, xm23_cpu, 1
instance = comp, \decode6|HEX0[6] , decode6|HEX0[6], xm23_cpu, 1
instance = comp, \decode7|WideOr6~0 , decode7|WideOr6~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[0] , decode7|HEX0[0], xm23_cpu, 1
instance = comp, \decode7|WideOr5~0 , decode7|WideOr5~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[1] , decode7|HEX0[1], xm23_cpu, 1
instance = comp, \decode7|WideOr4~0 , decode7|WideOr4~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[2] , decode7|HEX0[2], xm23_cpu, 1
instance = comp, \decode7|WideOr3~0 , decode7|WideOr3~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[3] , decode7|HEX0[3], xm23_cpu, 1
instance = comp, \decode7|WideOr2~0 , decode7|WideOr2~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[4] , decode7|HEX0[4], xm23_cpu, 1
instance = comp, \decode7|WideOr1~0 , decode7|WideOr1~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[5] , decode7|HEX0[5], xm23_cpu, 1
instance = comp, \decode7|WideOr0~0 , decode7|WideOr0~0, xm23_cpu, 1
instance = comp, \decode7|HEX0[6] , decode7|HEX0[6], xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr1~0 , ctrl_unit|WideOr1~0, xm23_cpu, 1
instance = comp, \ctrl_unit|WideOr0~0 , ctrl_unit|WideOr0~0, xm23_cpu, 1
instance = comp, \decode8|WideOr6~0 , decode8|WideOr6~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[0] , decode8|HEX0[0], xm23_cpu, 1
instance = comp, \decode8|WideOr5~0 , decode8|WideOr5~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[1] , decode8|HEX0[1], xm23_cpu, 1
instance = comp, \decode8|Decoder0~0 , decode8|Decoder0~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[2] , decode8|HEX0[2], xm23_cpu, 1
instance = comp, \decode8|WideOr3~0 , decode8|WideOr3~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[3] , decode8|HEX0[3], xm23_cpu, 1
instance = comp, \decode8|WideOr2~0 , decode8|WideOr2~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[4] , decode8|HEX0[4], xm23_cpu, 1
instance = comp, \decode8|WideOr1~0 , decode8|WideOr1~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[5] , decode8|HEX0[5], xm23_cpu, 1
instance = comp, \decode8|WideOr0~0 , decode8|WideOr0~0, xm23_cpu, 1
instance = comp, \decode8|HEX0[6] , decode8|HEX0[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[0] , data_viewer|LEDG[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[1] , data_viewer|LEDG[1], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2]~0 , data_viewer|LEDG[2]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~1 , data_viewer|LEDG[5]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~2 , data_viewer|LEDG[5]~2, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~2clkctrl , data_viewer|LEDG[5]~2clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[2] , data_viewer|LEDG[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[3]~3 , data_viewer|LEDG[3]~3, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[3] , data_viewer|LEDG[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[4]~4 , data_viewer|LEDG[4]~4, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[4] , data_viewer|LEDG[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5]~5 , data_viewer|LEDG[5]~5, xm23_cpu, 1
instance = comp, \data_viewer|LEDG[5] , data_viewer|LEDG[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1 , data_viewer|LEDR[15]~1, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~1clkctrl , data_viewer|LEDR[15]~1clkctrl, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0]~0 , data_viewer|LEDR[0]~0, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[0] , data_viewer|LEDR[0], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1]~2 , data_viewer|LEDR[1]~2, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[1] , data_viewer|LEDR[1], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2]~3 , data_viewer|LEDR[2]~3, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[2] , data_viewer|LEDR[2], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3]~4 , data_viewer|LEDR[3]~4, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[3] , data_viewer|LEDR[3], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4]~5 , data_viewer|LEDR[4]~5, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[4] , data_viewer|LEDR[4], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5]~6 , data_viewer|LEDR[5]~6, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[5] , data_viewer|LEDR[5], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6]~7 , data_viewer|LEDR[6]~7, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[6] , data_viewer|LEDR[6], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7]~8 , data_viewer|LEDR[7]~8, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[7] , data_viewer|LEDR[7], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8]~9 , data_viewer|LEDR[8]~9, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[8] , data_viewer|LEDR[8], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9]~10 , data_viewer|LEDR[9]~10, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[9] , data_viewer|LEDR[9], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10]~11 , data_viewer|LEDR[10]~11, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[10] , data_viewer|LEDR[10], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11]~12 , data_viewer|LEDR[11]~12, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[11] , data_viewer|LEDR[11], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12]~13 , data_viewer|LEDR[12]~13, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[12] , data_viewer|LEDR[12], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13]~14 , data_viewer|LEDR[13]~14, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[13] , data_viewer|LEDR[13], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14]~15 , data_viewer|LEDR[14]~15, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[14] , data_viewer|LEDR[14], xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15]~16 , data_viewer|LEDR[15]~16, xm23_cpu, 1
instance = comp, \data_viewer|LEDR[15] , data_viewer|LEDR[15], xm23_cpu, 1
instance = comp, \SW[16]~input , SW[16]~input, xm23_cpu, 1
instance = comp, \TL|DR_out[0]~0 , TL|DR_out[0]~0, xm23_cpu, 1
instance = comp, \TL|DR_out[1]~1 , TL|DR_out[1]~1, xm23_cpu, 1
instance = comp, \TL|DR_out[2]~2 , TL|DR_out[2]~2, xm23_cpu, 1
instance = comp, \TL|DR_out[3]~3 , TL|DR_out[3]~3, xm23_cpu, 1
instance = comp, \KEY[0]~input , KEY[0]~input, xm23_cpu, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, xm23_cpu, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
