// Seed: 3131252464
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd86
) (
    input  tri1 id_0,
    input  tri0 id_1,
    output wire id_2,
    input  tri  id_3,
    input  tri0 id_4,
    output tri  id_5
);
  module_0(); id_7(
      1 && $display(1), id_0 - id_3
  ); defparam id_8 = (1);
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = 1 & 1;
  assign id_0 = 1;
  module_0();
  logic id_3 = id_1;
  always id_0 <= id_1;
endmodule
