<profile>

<section name = "Vitis HLS Report for 'mnist_inference_Pipeline_VITIS_LOOP_29_3'" level="0">
<item name = "Date">Sun Sep 15 04:39:36 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">python_hlsc_fcnn</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.058 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">23, 791, 0.230 us, 7.910 us, 23, 791, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_29_3">21, 789, 7, 1, 1, 16 ~ 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 664, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 416, 64, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fpext_32ns_64_2_no_dsp_1_U1">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln29_fu_145_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln31_1_fu_245_p2">+, 0, 0, 19, 12, 5</column>
<column name="add_ln31_fu_151_p2">+, 0, 0, 17, 10, 10</column>
<column name="sub_ln31_1_fu_233_p2">-, 0, 0, 19, 11, 12</column>
<column name="sub_ln31_2_fu_251_p2">-, 0, 0, 19, 4, 12</column>
<column name="sub_ln31_fu_215_p2">-, 0, 0, 61, 1, 54</column>
<column name="and_ln31_1_fu_385_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln31_fu_363_p2">and, 0, 0, 2, 1, 1</column>
<column name="ashr_ln31_fu_303_p2">ashr, 0, 0, 161, 54, 54</column>
<column name="icmp_ln29_fu_139_p2">icmp, 0, 0, 17, 10, 10</column>
<column name="icmp_ln31_1_fu_239_p2">icmp, 0, 0, 19, 12, 4</column>
<column name="icmp_ln31_2_fu_265_p2">icmp, 0, 0, 19, 12, 4</column>
<column name="icmp_ln31_3_fu_294_p2">icmp, 0, 0, 19, 12, 6</column>
<column name="icmp_ln31_4_fu_285_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="icmp_ln31_fu_228_p2">icmp, 0, 0, 70, 63, 1</column>
<column name="or_ln31_fu_375_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln31_1_fu_257_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln31_2_fu_327_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln31_3_fu_344_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln31_4_fu_351_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln31_5_fu_368_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln31_6_fu_390_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln31_7_fu_319_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln31_fu_221_p3">select, 0, 0, 54, 1, 54</column>
<column name="shl_ln31_fu_339_p2">shl, 0, 0, 35, 16, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln31_1_fu_379_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln31_fu_358_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 7, 14</column>
<column name="i_fu_82">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="i_1_reg_409">7, 0, 7, 0</column>
<column name="i_fu_82">7, 0, 7, 0</column>
<column name="icmp_ln31_1_reg_466">1, 0, 1, 0</column>
<column name="icmp_ln31_2_reg_477">1, 0, 1, 0</column>
<column name="icmp_ln31_4_reg_489">1, 0, 1, 0</column>
<column name="icmp_ln31_reg_459">1, 0, 1, 0</column>
<column name="input_r_load_reg_423">32, 0, 32, 0</column>
<column name="select_ln31_1_reg_471">12, 0, 12, 0</column>
<column name="select_ln31_6_reg_494">16, 0, 16, 0</column>
<column name="select_ln31_reg_454">54, 0, 54, 0</column>
<column name="tmp_reg_439">1, 0, 1, 0</column>
<column name="tmp_s_reg_444">11, 0, 11, 0</column>
<column name="trunc_ln31_1_reg_449">52, 0, 52, 0</column>
<column name="trunc_ln31_2_reg_483">16, 0, 16, 0</column>
<column name="trunc_ln31_reg_434">63, 0, 63, 0</column>
<column name="i_1_reg_409">64, 32, 7, 0</column>
<column name="input_r_load_reg_423">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mnist_inference_Pipeline_VITIS_LOOP_29_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mnist_inference_Pipeline_VITIS_LOOP_29_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mnist_inference_Pipeline_VITIS_LOOP_29_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mnist_inference_Pipeline_VITIS_LOOP_29_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mnist_inference_Pipeline_VITIS_LOOP_29_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mnist_inference_Pipeline_VITIS_LOOP_29_3, return value</column>
<column name="select_ln27">in, 10, ap_none, select_ln27, scalar</column>
<column name="tile">in, 10, ap_none, tile, scalar</column>
<column name="input_r_address0">out, 10, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="input_tile_address0">out, 6, ap_memory, input_tile, array</column>
<column name="input_tile_ce0">out, 1, ap_memory, input_tile, array</column>
<column name="input_tile_we0">out, 1, ap_memory, input_tile, array</column>
<column name="input_tile_d0">out, 16, ap_memory, input_tile, array</column>
</table>
</item>
</section>
</profile>
