module traffic_tb();
reg clk,rst;
wire [2:0]n_light,s_light;

parameter CYCLE = 10;

traffic TRF(.clk(clk),.rst(rst),.n_light(n_light),.s_light(s_light));
always
begin
       #(CYCLE/2)
       clk = 1'b0;
       #(CYCLE/2)
       clk = ~clk;
end

task reset();
begin
      @(negedge clk)
      rst = 1'b1;
      @(negedge clk)
      rst = 1'b0;
end
endtask
task delay();
begin
      #10;
end
endtask

initial 
begin
      reset();
      delay();
end
initial
$monitor("clk=%b,rst=%b n_light=%b,s_light=%b",clk,rst,n_light,s_light);

initial #1000 $finish;

endmodule
