/** ==================================================================
 *  @file   ckgen_cm2_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   CKGEN_CM2
 *
 *  @Filename:    ckgen_cm2_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __CKGEN_CM2_CRED_H
#define __CKGEN_CM2_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance CKGEN_CM2 of component CKGEN_CM2 mapped in MONICA at address 0x4A008100
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component CKGEN_CM2
     *
     */

    /* 
     *  List of bundle arrays for component CKGEN_CM2
     *
     */

    /* 
     *  List of bundles for component CKGEN_CM2
     *
     */

    /* 
     * List of registers for component CKGEN_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT
 *
 * @BRIEF        Ducati/ISS root clock selection (DUCATI_ISS_CLK). 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_USB_60MHZ
 *
 * @BRIEF        Selects the configuration of the divider generating 60MHz 
 *               clock for USB from the DPLL_USB o/p. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_USB_60MHZ                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SCALE_FCLK
 *
 * @BRIEF        This register can be used to scalePER_ABE_NC_FCLK,  
 *               FUNC_96M_FCLK, FUNC_48M_FCLK and FUNC_64M_FCLK to half their 
 *               respective typical frequencies. This can be used by s/w 
 *               especially to manage the functional frequency of IPs getting 
 *               in and out of OPP25%. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SCALE_FCLK                           0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF1
 *
 * @BRIEF        This register allows to system master #1 to specify which 
 *               level of performance is required from CORE domain (mainly 
 *               external memory throughput?) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF1                      0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF2
 *
 * @BRIEF        This register allows to system master #2 to specify which 
 *               level of performance is require from CORE domain (mainly 
 *               external memory throughput?) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF2                      0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF3
 *
 * @BRIEF        This register allows to system master #3 to specify which 
 *               level of performance is require from CORE domain (mainly 
 *               external memory throughput?) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF3                      0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF4
 *
 * @BRIEF        This register allows to system master #4 to specify which 
 *               level of performance is require from CORE domain (mainly 
 *               external memory throughput?) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF4                      0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_CURRENT
 *
 * @BRIEF        This register hold the current level of performance 
 *               achievable by the CORE domain, according to the current OPP 
 *               setting 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_CURRENT                    0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_PERF_TESLA
 *
 * @BRIEF        This register allows to specify which level of performance 
 *               is required from IVA domain for TESLA to operate. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_PERF_TESLA                  0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_PERF_IVAHD
 *
 * @BRIEF        This register allows to specify which level of performance 
 *               is required from IVA domain for IVAHD to operate. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_PERF_IVAHD                  0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_PERF_ABE
 *
 * @BRIEF        This register allows to specify which level of performance 
 *               is required from IVA domain for ABE to operate. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_PERF_ABE                    0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_CURRENT
 *
 * @BRIEF        This register hold the current level of performance 
 *               achievable by the IVA domain, according to the current OPP 
 *               setting 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_CURRENT                     0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER
 *
 * @BRIEF        This register allows controlling the DPLL modes. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER                     0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_PER
 *
 * @BRIEF        This register allows monitoring the master clock activity. 
 *               This register is read only and automatically updated. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_PER                      0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER
 *
 * @BRIEF        This register provides automatic control over the DPLL 
 *               activity. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER                    0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_PER
 *
 * @BRIEF        This register provides controls over the DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER                      0x4Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER
 *
 * @BRIEF        This register provides controls over the M2 divider of the 
 *               DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER                      0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER
 *
 * @BRIEF        This register provides controls over the M3 divider of the 
 *               DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER                      0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER
 *
 * @BRIEF        This register provides controls over the CLKOUT1 o/p of the 
 *               HSDIVIDER. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER                      0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER
 *
 * @BRIEF        This register provides controls over the CLKOUT2 o/p of the 
 *               HSDIVIDER. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER                      0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER
 *
 * @BRIEF        This register provides controls over the CLKOUT3 o/p of the 
 *               HSDIVIDER. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER                      0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER
 *
 * @BRIEF        This register provides controls over the CLKOUT4 o/p of the 
 *               HSDIVIDER. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER                      0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_PER
 *
 * @BRIEF        Control the DeltaMStep parameter for Spread Spectrum 
 *               Clocking technique. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_PER              0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER
 *
 * @BRIEF        Control the Modulation Frequency (Fm) for Spread Spectrum 
 *               Clocking technique by defining it as a ratio of 
 *               DPLL_REFCLK/4 
 *               Fm = [DPLL_REFCLK/4]/MODFREQDIV 
 *               MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER              0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER
 *
 * @BRIEF        This register provides emulation override controls over the 
 *               PER DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER                0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB
 *
 * @BRIEF        This register allows controlling the DPLL modes. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB                     0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_USB
 *
 * @BRIEF        This register allows monitoring the master clock activity. 
 *               This register is read only and automatically updated. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_USB                      0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB
 *
 * @BRIEF        This register provides automatic control over the DPLL 
 *               activity. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB                    0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB
 *
 * @BRIEF        This register provides controls over the DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB                      0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB
 *
 * @BRIEF        This register provides controls over the M2 divider of the 
 *               DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB                      0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_USB
 *
 * @BRIEF        Control the DeltaMStep parameter for Spread Spectrum 
 *               Clocking technique. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_USB              0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB
 *
 * @BRIEF        Control the Modulation Frequency (Fm) for Spread Spectrum 
 *               Clocking technique by defining it as a ratio of 
 *               DPLL_REFCLK/4 
 *               Fm = [DPLL_REFCLK/4]/MODFREQDIV 
 *               MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB              0xACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB
 *
 * @BRIEF        This register provides controls over the M2 divider of the 
 *               DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB                   0xB4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO
 *
 * @BRIEF        This register allows controlling the DPLL modes. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO                  0xC0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO
 *
 * @BRIEF        This register allows monitoring the master clock activity. 
 *               This register is read only and automatically updated. 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO                   0xC4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO
 *
 * @BRIEF        This register provides automatic control over the DPLL 
 *               activity. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO                 0xC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO
 *
 * @BRIEF        This register provides controls over the DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO                   0xCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO
 *
 * @BRIEF        This register provides controls over the M2 divider of the 
 *               DPLL. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO                   0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_UNIPRO
 *
 * @BRIEF        Control the DeltaMStep parameter for Spread Spectrum 
 *               Clocking technique. 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_UNIPRO           0xE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO
 *
 * @BRIEF        Control the Modulation Frequency (Fm) for Spread Spectrum 
 *               Clocking technique by defining it as a ratio of 
 *               DPLL_REFCLK/4 
 *               Fm = [DPLL_REFCLK/4]/MODFREQDIV 
 *               MODFREQDIV = MODFREQDIV_MANTISSA * 2^MODFREQDIV_EXPONENT 
 *               [warm reset insensitive] 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO           0xECul

    /* 
     * List of register bitfields for component CKGEN_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT__CLKSEL   
 *
 * @BRIEF        Select the source for the root clock of Ducati/ISS - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT__CLKSEL  BITFIELD(0, 0)
#define CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT__CLKSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_USB_60MHZ__CLKSEL   
 *
 * @BRIEF        Select the configuration of the divider - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_USB_60MHZ__CLKSEL        BITFIELD(0, 0)
#define CKGEN_CM2__CM_CLKSEL_USB_60MHZ__CLKSEL__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SCALE_FCLK__SCALE_FCLK   
 *
 * @BRIEF        Enable or disable the functional clock scaling. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SCALE_FCLK__SCALE_FCLK          BITFIELD(0, 0)
#define CKGEN_CM2__CM_SCALE_FCLK__SCALE_FCLK__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF1__PERF_REQ   
 *
 * @BRIEF        Current performance request. Unit to be defined by user. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF1__PERF_REQ       BITFIELD(7, 0)
#define CKGEN_CM2__CM_CORE_DVFS_PERF1__PERF_REQ__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF2__PERF_REQ   
 *
 * @BRIEF        Current performance request. Unit to be defined by user. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF2__PERF_REQ       BITFIELD(7, 0)
#define CKGEN_CM2__CM_CORE_DVFS_PERF2__PERF_REQ__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF3__PERF_REQ   
 *
 * @BRIEF        Current performance request. Unit to be defined by user. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF3__PERF_REQ       BITFIELD(7, 0)
#define CKGEN_CM2__CM_CORE_DVFS_PERF3__PERF_REQ__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_PERF4__PERF_REQ   
 *
 * @BRIEF        Current performance request. Unit to be defined by user. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_PERF4__PERF_REQ       BITFIELD(7, 0)
#define CKGEN_CM2__CM_CORE_DVFS_PERF4__PERF_REQ__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CORE_DVFS_CURRENT__PERF_CURRENT   
 *
 * @BRIEF        Current achievable performance level. Unit to be defined by 
 *               user. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CORE_DVFS_CURRENT__PERF_CURRENT BITFIELD(7, 0)
#define CKGEN_CM2__CM_CORE_DVFS_CURRENT__PERF_CURRENT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_PERF_TESLA__PERF_REQ   
 *
 * @BRIEF        Current performance request. Unit to be defined by user. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_PERF_TESLA__PERF_REQ   BITFIELD(7, 0)
#define CKGEN_CM2__CM_IVA_DVFS_PERF_TESLA__PERF_REQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_PERF_IVAHD__PERF_REQ   
 *
 * @BRIEF        Current performance request. Unit to be defined by user. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_PERF_IVAHD__PERF_REQ   BITFIELD(7, 0)
#define CKGEN_CM2__CM_IVA_DVFS_PERF_IVAHD__PERF_REQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_PERF_ABE__PERF_REQ   
 *
 * @BRIEF        Current performance request. Unit to be defined by user. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_PERF_ABE__PERF_REQ     BITFIELD(7, 0)
#define CKGEN_CM2__CM_IVA_DVFS_PERF_ABE__PERF_REQ__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IVA_DVFS_CURRENT__PERF_CURRENT   
 *
 * @BRIEF        Current achievable performance level. Unit to be defined by 
 *               user. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IVA_DVFS_CURRENT__PERF_CURRENT  BITFIELD(7, 0)
#define CKGEN_CM2__CM_IVA_DVFS_CURRENT__PERF_CURRENT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_TYPE   
 *
 * @BRIEF        Select between Triangular and SquareWave Spread Spectrum 
 *               Clocking - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_TYPE BITFIELD(15, 15)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_TYPE__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_DOWNSPREAD   
 *
 * @BRIEF        Control if only low frequency spread is required - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_DOWNSPREAD BITFIELD(14, 14)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_DOWNSPREAD__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_ACK   
 *
 * @BRIEF        Acknowledgement from the DPLL regarding start and stop of 
 *               Spread Spectrum Clocking feature - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_ACK  BITFIELD(13, 13)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_ACK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_EN   
 *
 * @BRIEF        Enable or disable Spread Spectrum Clocking - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_EN   BITFIELD(12, 12)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_REGM4XEN   
 *
 * @BRIEF        Enable the REGM4XEN mode of the DPLL. Please check the DPLL 
 *               documentation to check when this mode can be enabled. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_REGM4XEN BITFIELD(11, 11)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_REGM4XEN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_LPMODE_EN   
 *
 * @BRIEF        Set the DPLL in Low Power mode. Check the DPLL documentation 
 *               to see when this can be enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_LPMODE_EN BITFIELD(10, 10)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_LPMODE_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RELOCK_RAMP_EN   
 *
 * @BRIEF        If enabled, the clock ramping feature is used applied during 
 *               the lock process, as well as the relock process.  
 *               If disabled, the clock ramping feature is used only during 
 *               the first lock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RELOCK_RAMP_EN BITFIELD(9, 9)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RELOCK_RAMP_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_DRIFTGUARD_EN   
 *
 * @BRIEF        This bit allows to enable or disable the automatic 
 *               recalibration feature of the DPLL. The DPLL 
 *               will automatically start a recalibration process upon 
 *               assertion of the DPLL's RECAL flag if this bit is set. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_DRIFTGUARD_EN BITFIELD(8, 8)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_DRIFTGUARD_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE   
 *
 * @BRIEF        Selects the time in terms of DPLL REFCLKs spent at each 
 *               stage of the clock ramping process - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE BITFIELD(7, 5)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL   
 *
 * @BRIEF        The DPLL provides an output clock frequency ramping feature 
 *               when switching from bypass clock to normal clock during lock 
 *               and re-lock. The frequency ramping will happen in a maximum 
 *               of 4 steps in frequency before the DPLL's frequency lock 
 *               indicator is asserted. 
 *               This register is used to enable/disable the DPLL ramping 
 *               feature. If enabled, it is also used to select the algorithm 
 *               used for clock ramping - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL BITFIELD(4, 3)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN   
 *
 * @BRIEF        DPLL control. Upon Warm Reset, the PRCM DPLL control state 
 *               machine updates this register to reflect MN Bypass mode. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN       BITFIELD(2, 0)
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_PER__ST_DPLL_CLK   
 *
 * @BRIEF        DPLL clock activity - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_PER__ST_DPLL_CLK    BITFIELD(0, 0)
#define CKGEN_CM2__CM_IDLEST_DPLL_PER__ST_DPLL_CLK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE   
 *
 * @BRIEF        DPLL automatic control; - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE BITFIELD(2, 0)
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_BYP_CLKSEL   
 *
 * @BRIEF        Allows control of the BYPASS clock of the PLL and the 
 *               associated HSDIVIDER. 
 *               Same as ULOWCLKEN on DPLL.  
 *               In DPLL Locked mode,  
 *                 0 - No impact 
 *                 1 - No impact 
 *               In DPLL Bypass mode, 
 *                 0 - CLKINP is selected as the BYPASS clock for 
 *               CLKOUT/CLKOUTX2 
 *                 1 - CLKINPULOW is selected as the BYPASS clock for 
 *               CLKOUT/CLKOUTX2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_BYP_CLKSEL BITFIELD(23, 23)
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_BYP_CLKSEL__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_MULT   
 *
 * @BRIEF        DPLL multiplier factor (2 to 2047). This register is 
 *               automatically cleared to 0 when the DPLL_EN field in the 
 *               *CLKMODE_DPLL* register is set to select MN Bypass mode. 
 *               (equal to input M of DPLL; M=2 to 2047 => DPLL multiplies by 
 *               M). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_MULT      BITFIELD(18, 8)
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_MULT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_DIV   
 *
 * @BRIEF        DPLL divider factor (0 to 127) 
 *               (equal to input N of DPLL; actual division factor is N+1). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_DIV       BITFIELD(6, 0)
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_DIV__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUTX2   
 *
 * @BRIEF        DPLL CLKOUTX2 status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUTX2 BITFIELD(11, 11)
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUTX2__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUTX2_GATE_CTRL   
 *
 * @BRIEF        Control gating of DPLL CLKOUTX2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUTX2_GATE_CTRL BITFIELD(10, 10)
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUTX2_GATE_CTRL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUT   
 *
 * @BRIEF        DPLL CLKOUT status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUT BITFIELD(9, 9)
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUT__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_GATE_CTRL   
 *
 * @BRIEF        Control gating of DPLL CLKOUT - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing DPLL_CLKOUT_DIV 
 *               indicates that the change in divider value has taken effect 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIVCHACK BITFIELD(5, 5)
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIVCHACK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIV   
 *
 * @BRIEF        DPLL M2 post-divider factor (1 to 31). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIV BITFIELD(4, 0)
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__ST_DPLL_CLKOUTHIF   
 *
 * @BRIEF        DPLL CLKOUTHIF status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__ST_DPLL_CLKOUTHIF BITFIELD(9, 9)
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__ST_DPLL_CLKOUTHIF__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_GATE_CTRL   
 *
 * @BRIEF        Control gating of DPLL CLKOUTHIF - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing DPLL_CLKOUTHIF_DIV 
 *               indicates that the change in divider value has taken effect 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIVCHACK BITFIELD(5, 5)
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIVCHACK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIV   
 *
 * @BRIEF        DPLL M3 post-divider factor (1 to 31). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIV BITFIELD(4, 0)
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_PWDN   
 *
 * @BRIEF        Automatic power down for HSDIVIDER M4 divider and hence 
 *               CLKOUT1 output when the o/p clock is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_PWDN BITFIELD(12, 12)
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_PWDN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__ST_HSDIVIDER_CLKOUT1   
 *
 * @BRIEF        HSDIVIDER CLKOUT1 status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__ST_HSDIVIDER_CLKOUT1 BITFIELD(9, 9)
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__ST_HSDIVIDER_CLKOUT1__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_GATE_CTRL   
 *
 * @BRIEF        Control gating of HSDIVIDER CLKOUT1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing 
 *               HSDIVIDER_CLKOUT1_DIV indicates that the change in divider 
 *               value has taken effect - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIVCHACK BITFIELD(5, 5)
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIVCHACK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIV   
 *
 * @BRIEF        DPLL (M4+1) post-divider factor (1 to 31). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIV BITFIELD(4, 0)
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_PWDN   
 *
 * @BRIEF        Automatic power down for HSDIVIDER M5 divider and hence 
 *               CLKOUT2 output when the o/p clock is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_PWDN BITFIELD(12, 12)
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_PWDN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__ST_HSDIVIDER_CLKOUT2   
 *
 * @BRIEF        HSDIVIDER CLKOUT2 status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__ST_HSDIVIDER_CLKOUT2 BITFIELD(9, 9)
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__ST_HSDIVIDER_CLKOUT2__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_GATE_CTRL   
 *
 * @BRIEF        Control gating of HSDIVIDER CLKOUT2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing 
 *               HSDIVIDER_CLKOUT2_DIV indicates that the change in divider 
 *               value has taken effect - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIVCHACK BITFIELD(5, 5)
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIVCHACK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIV   
 *
 * @BRIEF        DPLL (M5+1) post-divider factor (1 to 31). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIV BITFIELD(4, 0)
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_PWDN   
 *
 * @BRIEF        Automatic power down for HSDIVIDER M6 divider and hence 
 *               CLKOUT3 output when the o/p clock is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_PWDN BITFIELD(12, 12)
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_PWDN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__ST_HSDIVIDER_CLKOUT3   
 *
 * @BRIEF        HSDIVIDER CLKOUT3 status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__ST_HSDIVIDER_CLKOUT3 BITFIELD(9, 9)
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__ST_HSDIVIDER_CLKOUT3__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_GATE_CTRL   
 *
 * @BRIEF        Control gating of HSDIVIDER CLKOUT3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing 
 *               HSDIVIDER_CLKOUT3_DIV indicates that the change in divider 
 *               value has taken effect - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIVCHACK BITFIELD(5, 5)
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIVCHACK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIV   
 *
 * @BRIEF        DPLL (M6+1) post-divider factor (1 to 31). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIV BITFIELD(4, 0)
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_PWDN   
 *
 * @BRIEF        Automatic power down for HSDIVIDER M7 divider and hence 
 *               CLKOUT4 output when the o/p clock is gated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_PWDN BITFIELD(12, 12)
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_PWDN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__ST_HSDIVIDER_CLKOUT4   
 *
 * @BRIEF        HSDIVIDER CLKOUT4 status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__ST_HSDIVIDER_CLKOUT4 BITFIELD(9, 9)
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__ST_HSDIVIDER_CLKOUT4__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_GATE_CTRL   
 *
 * @BRIEF        Control gating of HSDIVIDER CLKOUT4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing 
 *               HSDIVIDER_CLKOUT4_DIV indicates that the change in divider 
 *               value has taken effect - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIVCHACK BITFIELD(5, 5)
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIVCHACK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIV   
 *
 * @BRIEF        DPLL (M7+1) post-divider factor (1 to 31). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIV BITFIELD(4, 0)
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_PER__DELTAMSTEP   
 *
 * @BRIEF        DeltaMStep is split into fractional and integer part. 
 *               For Triangular Spread Spectrum: 
 *               [19:18] for integer part,  [17:0] for fractional part 
 *               For Square Wave Spread Spectrum 
 *               [19:14] for integer part,  [13:0] for fractional part - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_PER__DELTAMSTEP BITFIELD(19, 0)
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_PER__DELTAMSTEP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER__MODFREQDIV_EXPONENT   
 *
 * @BRIEF        Set the Exponent component of MODFREQDIV factor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER__MODFREQDIV_EXPONENT BITFIELD(10, 8)
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER__MODFREQDIV_EXPONENT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER__MODFREQDIV_MANTISSA   
 *
 * @BRIEF        Set the Mantissa component of MODFREQDIV factor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER__MODFREQDIV_MANTISSA BITFIELD(6, 0)
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_PER__MODFREQDIV_MANTISSA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__OVERRIDE_ENABLE   
 *
 * @BRIEF        This bit allows to enable or disable the emulation override 
 *               controls - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__OVERRIDE_ENABLE BITFIELD(19, 19)
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__OVERRIDE_ENABLE__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__PER_DPLL_EMU_MULT   
 *
 * @BRIEF        DPLL multiplier factor (2 to 2047).  
 *               (equal to input M of DPLL; M=2 to 2047 => DPLL multiplies by 
 *               M) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__PER_DPLL_EMU_MULT BITFIELD(18, 8)
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__PER_DPLL_EMU_MULT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__RESERVED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__RESERVED BITFIELD(7, 7)
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__RESERVED__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__PER_DPLL_EMU_DIV   
 *
 * @BRIEF        PER DPLL override divider factor (0 to 127) 
 *               (equal to input N of DPLL; actual division factor is N+1). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__PER_DPLL_EMU_DIV BITFIELD(6, 0)
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__PER_DPLL_EMU_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_TYPE   
 *
 * @BRIEF        Select between Triangular and SquareWave Spread Spectrum 
 *               Clocking - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_TYPE BITFIELD(15, 15)
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_TYPE__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_DOWNSPREAD   
 *
 * @BRIEF        Control if only low frequency spread is required - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_DOWNSPREAD BITFIELD(14, 14)
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_DOWNSPREAD__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_ACK   
 *
 * @BRIEF        Acknowledgement from the DPLL regarding start and stop of 
 *               Spread Spectrum Clocking feature - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_ACK  BITFIELD(13, 13)
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_ACK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_EN   
 *
 * @BRIEF        Enable or disable Spread Spectrum Clocking - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_EN   BITFIELD(12, 12)
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_DRIFTGUARD_EN   
 *
 * @BRIEF        This bit allows to enable or disable the automatic 
 *               recalibration feature of the DPLL. The DPLL 
 *               will automatically start a recalibration process upon 
 *               assertion of the DPLL's RECAL flag if this bit is set. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_DRIFTGUARD_EN BITFIELD(8, 8)
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_DRIFTGUARD_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN   
 *
 * @BRIEF        DPLL control.  Upon Warm Reset, the PRCM DPLL control state 
 *               machine updates this register to reflect DPLL Low Power Stop 
 *               mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN       BITFIELD(2, 0)
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_USB__ST_DPLL_CLK   
 *
 * @BRIEF        DPLL clock activity - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_USB__ST_DPLL_CLK    BITFIELD(0, 0)
#define CKGEN_CM2__CM_IDLEST_DPLL_USB__ST_DPLL_CLK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE   
 *
 * @BRIEF        DPLL automatic control; - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE BITFIELD(2, 0)
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_SD_DIV   
 *
 * @BRIEF        Sigma-Delta divider select (2-255). This factor must be set 
 *               by s/w to ensure optimum jitter performance. 
 *               DPLL_SD_DIV = CEILING ([DPLL_MULT/(DPLL_DIV+1)] * CLKINP / 
 *               256), where CLKINP is the input clock of the DPLL in MHz). 
 *               Must be set with M and N factors, and must not be changed 
 *               once DPLL is locked. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_SD_DIV    BITFIELD(31, 24)
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_SD_DIV__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_BYP_CLKSEL   
 *
 * @BRIEF        Allows control of the BYPASS clock of the PLL and the 
 *               associated HSDIVIDER.  
 *               Same as ULOWCLKEN on DPLL.  
 *               In DPLL Locked mode,  
 *                 0 - No impact 
 *                 1 - No impact 
 *               In DPLL Bypass mode, 
 *                 0 - CLKINP is selected as the BYPASS clock for CLKOUT 
 *                 1 - CLKINPULOW is selected as the BYPASS clock for CLKOUT 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_BYP_CLKSEL BITFIELD(23, 23)
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_BYP_CLKSEL__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_MULT   
 *
 * @BRIEF        DPLL multiplier factor (2 to 4095). This register is 
 *               automatically cleared to 0 when the DPLL_EN field in the 
 *               *CLKMODE_DPLL* register is set to select MN Bypass mode. 
 *               (equal to input M of DPLL; M=2 to 4095 => DPLL multiplies by 
 *               M). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_MULT      BITFIELD(19, 8)
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_MULT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_DIV   
 *
 * @BRIEF        DPLL divider factor (0 to 255) 
 *               (equal to input N of DPLL; actual division factor is N+1). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_DIV       BITFIELD(7, 0)
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_DIV__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__ST_DPLL_CLKOUT   
 *
 * @BRIEF        DPLL CLKOUT status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__ST_DPLL_CLKOUT BITFIELD(9, 9)
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__ST_DPLL_CLKOUT__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_GATE_CTRL   
 *
 * @BRIEF        Control gating of DPLL CLKOUT - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing DPLL_CLKOUT_DIV 
 *               indicates that the change in divider value has taken effect 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIVCHACK BITFIELD(7, 7)
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIVCHACK__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIV   
 *
 * @BRIEF        DPLL M2 post-divider factor (1 to 127). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIV BITFIELD(6, 0)
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_USB__DELTAMSTEP   
 *
 * @BRIEF        DeltaMStep is split into fractional and integer part. 
 *               For Triangular Spread Spectrum: 
 *               [19:18] for integer part,  [17:0] for fractional part 
 *               For Square Wave Spread Spectrum 
 *               [19:14] for integer part,  [13:0] for fractional part - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_USB__DELTAMSTEP BITFIELD(19, 0)
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_USB__DELTAMSTEP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB__MODFREQDIV_EXPONENT   
 *
 * @BRIEF        Set the Exponent component of MODFREQDIV factor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB__MODFREQDIV_EXPONENT BITFIELD(10, 8)
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB__MODFREQDIV_EXPONENT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB__MODFREQDIV_MANTISSA   
 *
 * @BRIEF        Set the Mantissa component of MODFREQDIV factor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB__MODFREQDIV_MANTISSA BITFIELD(6, 0)
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_USB__MODFREQDIV_MANTISSA__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__ST_DPLL_CLKDCOLDO   
 *
 * @BRIEF        DPLL CLKDCOLDO status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__ST_DPLL_CLKDCOLDO BITFIELD(9, 9)
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__ST_DPLL_CLKDCOLDO__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__DPLL_CLKDCOLDO_GATE_CTRL   
 *
 * @BRIEF        Control gating of DPLL CLKDCOLDO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__DPLL_CLKDCOLDO_GATE_CTRL BITFIELD(8, 8)
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__DPLL_CLKDCOLDO_GATE_CTRL__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_TYPE   
 *
 * @BRIEF        Select between Triangular and SquareWave Spread Spectrum 
 *               Clocking - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_TYPE BITFIELD(15, 15)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_TYPE__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_DOWNSPREAD   
 *
 * @BRIEF        Control if only low frequency spread is required - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_DOWNSPREAD BITFIELD(14, 14)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_DOWNSPREAD__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_ACK   
 *
 * @BRIEF        Acknowledgement from the DPLL regarding start and stop of 
 *               Spread Spectrum Clocking feature - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_ACK BITFIELD(13, 13)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_ACK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_EN   
 *
 * @BRIEF        Enable or disable Spread Spectrum Clocking - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_EN BITFIELD(12, 12)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_REGM4XEN   
 *
 * @BRIEF        Enable the REGM4XEN mode of the DPLL. Please check the DPLL 
 *               documentation to check when this mode can be enabled. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_REGM4XEN BITFIELD(11, 11)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_REGM4XEN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_LPMODE_EN   
 *
 * @BRIEF        Set the DPLL in Low Power mode. Check the DPLL documentation 
 *               to see when this can be enabled. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_LPMODE_EN BITFIELD(10, 10)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_LPMODE_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RELOCK_RAMP_EN   
 *
 * @BRIEF        If enabled, the clock ramping feature is used applied during 
 *               the lock process, as well as the relock process.  
 *               If disabled, the clock ramping feature is used only during 
 *               the first lock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RELOCK_RAMP_EN BITFIELD(9, 9)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RELOCK_RAMP_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE   
 *
 * @BRIEF        Selects the time in terms of DPLL REFCLKs spent at each 
 *               stage of the clock ramping process - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE BITFIELD(8, 6)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL   
 *
 * @BRIEF        The DPLL provides an output clock frequency ramping feature 
 *               when switching from bypass clock to normal clock during lock 
 *               and re-lock. The frequency ramping will happen in a maximum 
 *               of 4 steps in frequency before the DPLL's frequency lock 
 *               indicator is asserted. 
 *               This register is used to enable/disable the DPLL ramping 
 *               feature. If enabled, it is also used to select the algorithm 
 *               used for clock ramping - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL BITFIELD(5, 4)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_DRIFTGUARD_EN   
 *
 * @BRIEF        This bit allows to enable or disable the automatic 
 *               recalibration feature of the DPLL. The DPLL 
 *               will automatically start a recalibration process upon 
 *               assertion of the DPLL's RECAL flag if this bit is set. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_DRIFTGUARD_EN BITFIELD(3, 3)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_DRIFTGUARD_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN   
 *
 * @BRIEF        DPLL control.  Upon Warm Reset, the PRCM DPLL control state 
 *               machine updates this register to reflect DPLL Low Power Stop 
 *               mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN    BITFIELD(2, 0)
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO__ST_DPLL_CLK   
 *
 * @BRIEF        DPLL clock activity - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO__ST_DPLL_CLK BITFIELD(0, 0)
#define CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO__ST_DPLL_CLK__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE   
 *
 * @BRIEF        DPLL automatic control; - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE BITFIELD(2, 0)
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_BYP_CLKSEL   
 *
 * @BRIEF        No bypass clock for UNIPRO PLL. Read always reflects '0'. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_BYP_CLKSEL BITFIELD(23, 23)
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_BYP_CLKSEL__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_MULT   
 *
 * @BRIEF        DPLL multiplier factor (2 to 2047). This register is 
 *               automatically cleared to 0 when the DPLL_EN field in the 
 *               *CLKMODE_DPLL* register is set to select MN Bypass mode. 
 *               (equal to input M of DPLL; M=2 to 2047 => DPLL multiplies by 
 *               M). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_MULT   BITFIELD(18, 8)
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_MULT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_DIV   
 *
 * @BRIEF        DPLL divider factor (0 to 127) 
 *               (equal to input N of DPLL; actual division factor is N+1). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_DIV    BITFIELD(6, 0)
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__ST_DPLL_CLKOUTX2   
 *
 * @BRIEF        DPLL CLKOUTX2 status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__ST_DPLL_CLKOUTX2 BITFIELD(11, 11)
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__ST_DPLL_CLKOUTX2__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUTX2_GATE_CTRL   
 *
 * @BRIEF        Control gating of DPLL CLKOUTX2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUTX2_GATE_CTRL BITFIELD(10, 10)
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUTX2_GATE_CTRL__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIVCHACK   
 *
 * @BRIEF        Toggle on this status bit after changing DPLL_CLKOUT_DIV 
 *               indicates that the change in divider value has taken effect 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIVCHACK BITFIELD(5, 5)
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIVCHACK__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIV   
 *
 * @BRIEF        DPLL M2 post-divider factor (1 to 31). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIV BITFIELD(4, 0)
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIV__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_UNIPRO__DELTAMSTEP   
 *
 * @BRIEF        DeltaMStep is split into fractional and integer part. 
 *               For Triangular Spread Spectrum: 
 *               [19:18] for integer part,  [17:0] for fractional part 
 *               For Square Wave Spread Spectrum 
 *               [19:14] for integer part,  [13:0] for fractional part - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_UNIPRO__DELTAMSTEP BITFIELD(19, 0)
#define CKGEN_CM2__CM_SSC_DELTAMSTEP_DPLL_UNIPRO__DELTAMSTEP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO__MODFREQDIV_EXPONENT   
 *
 * @BRIEF        Set the Exponent component of MODFREQDIV factor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO__MODFREQDIV_EXPONENT BITFIELD(10, 8)
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO__MODFREQDIV_EXPONENT__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO__MODFREQDIV_MANTISSA   
 *
 * @BRIEF        Set the Mantissa component of MODFREQDIV factor - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO__MODFREQDIV_MANTISSA BITFIELD(6, 0)
#define CKGEN_CM2__CM_SSC_MODFREQDIV_DPLL_UNIPRO__MODFREQDIV_MANTISSA__POS 0

    /* 
     * List of register bitfields values for component CKGEN_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT__CLKSEL__SEL_CORE_CLK
 *
 * @BRIEF        Root clock is sourced from CORE_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT__CLKSEL__SEL_CORE_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT__CLKSEL__SEL_DPLL_PER
 *
 * @BRIEF        Functional clock is sourced from DPLL_PER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DUCATI_ISS_ROOT__CLKSEL__SEL_DPLL_PER 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_USB_60MHZ__CLKSEL__SEL_DIV_1
 *
 * @BRIEF        Set the divider in bypass mode to support bypass clock from 
 *               DPLL_USB to pass through without division. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_USB_60MHZ__CLKSEL__SEL_DIV_1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_USB_60MHZ__CLKSEL__SEL_DIV_8
 *
 * @BRIEF        Set the divider to divide the DPLL o/p (480MHz typical) by 8 
 *               to generate 60MHz clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_USB_60MHZ__CLKSEL__SEL_DIV_8 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SCALE_FCLK__SCALE_FCLK__DISABLE
 *
 * @BRIEF        The functional clocks run at their default frequencies - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SCALE_FCLK__SCALE_FCLK__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_SCALE_FCLK__SCALE_FCLK__ENABLE
 *
 * @BRIEF        The functional clocks run at half their typical frequencies 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_SCALE_FCLK__SCALE_FCLK__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_TYPE__TRIANGULAR
 *
 * @BRIEF        Triangular Spread Spectrum Clocking is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_TYPE__TRIANGULAR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_TYPE__SQUARE
 *
 * @BRIEF        Square Wave Spread Spectrum Clocking is selected 
 *               (only available under proper licensing agreement) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_TYPE__SQUARE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_DOWNSPREAD__FULL_SPREAD
 *
 * @BRIEF        When SSC is enabled, clock frequency is spread on both sides 
 *               of the programmed frequency - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_DOWNSPREAD__FULL_SPREAD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_DOWNSPREAD__LOW_SPREAD
 *
 * @BRIEF        When SSC is enabled, clock frequency is spread only on the 
 *               lower side of the programmed frequency - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_DOWNSPREAD__LOW_SPREAD 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_ACK__DISABLED
 *
 * @BRIEF        SSC has been turned off on PLL o/ps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_ACK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_ACK__ENABLED
 *
 * @BRIEF        SSC has been turned on on PLL o/ps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_ACK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_EN__DISABLED
 *
 * @BRIEF        SSC disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_EN__ENABLED
 *
 * @BRIEF        SSC enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_SSC_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_REGM4XEN__DISABLED
 *
 * @BRIEF        REGM4XEN mode of the DPLL is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_REGM4XEN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_LPMODE_EN__DISABLED
 *
 * @BRIEF        Low power mode of the DPLL is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_LPMODE_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_LPMODE_EN__ENABLED
 *
 * @BRIEF        Low power mode of the DPLL is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_LPMODE_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_DRIFTGUARD_EN__DIASBLED
 *
 * @BRIEF        DRIFTGUARD feature is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_DRIFTGUARD_EN__DIASBLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_DRIFTGUARD_EN__ENABLED
 *
 * @BRIEF        DRIFTGUARD feature is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_DRIFTGUARD_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX2
 *
 * @BRIEF        2 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX2 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX4
 *
 * @BRIEF        4 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX8
 *
 * @BRIEF        8 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX8 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX16
 *
 * @BRIEF        16 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX16 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX32
 *
 * @BRIEF        32 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX32 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX64
 *
 * @BRIEF        64 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX64 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX128
 *
 * @BRIEF        128 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX128 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX512
 *
 * @BRIEF        512 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_RATE__REFCLKX512 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RAMP_DISABLE
 *
 * @BRIEF        CLKOUT     => No ramping 
 *               CLKOUTX2 => No ramping - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RAMP_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RAMP_ALGO1
 *
 * @BRIEF        CLKOUT     => Bypass clk -> Fout/8 -> Fout/4 -> Fout/2 -> 
 *               Fout 
 *               CLKOUTX2 => Bypass clk -> Foutx2/8 -> Foutx2/4 -> Foutx2/2 
 *               -> Foutx2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RAMP_ALGO1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RAMP_ALGO2
 *
 * @BRIEF        CLKOUT     => Bypass clk -> Fout/4 -> Fout/2 -> Fout/1.5 -> 
 *               Fout 
 *               CLKOUTX2 => Bypass clk -> Foutx2/4 -> Foutx2/2 -> Foutx2/1.5 
 *               -> Foutx2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RAMP_ALGO2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_RAMP_LEVEL__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__RESERVED3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_MN_BYP_MODE
 *
 * @BRIEF        Put the DPLL in MN Bypass mode. The DPLL_MULT register bits 
 *               are reset to 0 automatically by putting the DPLL in this 
 *               mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_MN_BYP_MODE 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_LP_BYP_MODE
 *
 * @BRIEF        Put the DPLL in Idle Bypass Low Power mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_LP_BYP_MODE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_FR_BYP_MODE
 *
 * @BRIEF        Put the DPLL in Idle Bypass Fast Relock mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_FR_BYP_MODE 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_LOCK_MODE
 *
 * @BRIEF        Enables the DPLL in Lock mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_PER__DPLL_EN__DPLL_LOCK_MODE 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_PER__ST_DPLL_CLK__DPLL_UNLOCKED
 *
 * @BRIEF        DPLL is either in bypass mode or in stop mode. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_PER__ST_DPLL_CLK__DPLL_UNLOCKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_PER__ST_DPLL_CLK__DPLL_LOCKED
 *
 * @BRIEF        DPLL is LOCKED - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_PER__ST_DPLL_CLK__DPLL_LOCKED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_CTL_DISABLE
 *
 * @BRIEF        DPLL auto control disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_CTL_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_LP_STOP
 *
 * @BRIEF        The DPLL is automatically put in Low Power Stop mode when 
 *               its DPLL generated clocks are not required anymore. It is 
 *               also restarted 
 *               automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_LP_STOP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_FR_STOP
 *
 * @BRIEF        The DPLL is automatically put in Fast Relock Stop mode when 
 *               its DPLL generated clocks are not required anymore. It is 
 *               also restarted 
 *               automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_FR_STOP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__RESERVED3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__RESERVED3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__RESERVED4
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__RESERVED4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_LP_BYP
 *
 * @BRIEF        The DPLL is automatically put in Idle Bypass Low Power mode 
 *               when its DPLL generated clocks are not required anymore. It 
 *               is also restarted automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_LP_BYP 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_FR_BYP
 *
 * @BRIEF        The DPLL is automatically put in Idle Bypass Fast Relock  
 *               mode when its DPLL generated clocks are not required 
 *               anymore. It is also restarted automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__AUTO_FR_BYP 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__RESERVED7
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_PER__AUTO_DPLL_MODE__RESERVED7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_MULT__0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_MULT__0   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_MULT__1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_PER__DPLL_MULT__1   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUTX2__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUTX2__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUTX2__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUTX2__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUTX2_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUTX2_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUTX2_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUTX2_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUT__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUT__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUT__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__ST_DPLL_CLKOUT__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_PER__DPLL_CLKOUT_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__ST_DPLL_CLKOUTHIF__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__ST_DPLL_CLKOUTHIF__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__ST_DPLL_CLKOUTHIF__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__ST_DPLL_CLKOUTHIF__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Gate unconditionnaly this clock and stop requesting it - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Request this clock and un-gate it when available - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M3_DPLL_PER__DPLL_CLKOUTHIF_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_PWDN__ALWAYS_ACTIVE
 *
 * @BRIEF        Keep M4 divider powered on even when CLKOUT1 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_PWDN__ALWAYS_ACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_PWDN__AUTO_PWDN
 *
 * @BRIEF        Automatically power down M4 divider when CLKOUT1 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_PWDN__AUTO_PWDN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__ST_HSDIVIDER_CLKOUT1__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__ST_HSDIVIDER_CLKOUT1__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__ST_HSDIVIDER_CLKOUT1__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__ST_HSDIVIDER_CLKOUT1__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M4_DPLL_PER__HSDIVIDER_CLKOUT1_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_PWDN__ALWAYS_ACTIVE
 *
 * @BRIEF        Keep M5 divider powered on even when CLKOUT2 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_PWDN__ALWAYS_ACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_PWDN__AUTO_PWDN
 *
 * @BRIEF        Automatically power down M5 divider when CLKOUT2 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_PWDN__AUTO_PWDN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__ST_HSDIVIDER_CLKOUT2__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__ST_HSDIVIDER_CLKOUT2__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__ST_HSDIVIDER_CLKOUT2__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__ST_HSDIVIDER_CLKOUT2__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M5_DPLL_PER__HSDIVIDER_CLKOUT2_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_PWDN__ALWAYS_ACTIVE
 *
 * @BRIEF        Keep M6 divider powered on even when CLKOUT3 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_PWDN__ALWAYS_ACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_PWDN__AUTO_PWDN
 *
 * @BRIEF        Automatically power down M6 divider when CLKOUT3 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_PWDN__AUTO_PWDN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__ST_HSDIVIDER_CLKOUT3__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__ST_HSDIVIDER_CLKOUT3__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__ST_HSDIVIDER_CLKOUT3__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__ST_HSDIVIDER_CLKOUT3__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M6_DPLL_PER__HSDIVIDER_CLKOUT3_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_PWDN__ALWAYS_ACTIVE
 *
 * @BRIEF        Keep M7 divider powered on even when CLKOUT4 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_PWDN__ALWAYS_ACTIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_PWDN__AUTO_PWDN
 *
 * @BRIEF        Automatically power down M7 divider when CLKOUT4 is gated. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_PWDN__AUTO_PWDN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__ST_HSDIVIDER_CLKOUT4__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__ST_HSDIVIDER_CLKOUT4__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__ST_HSDIVIDER_CLKOUT4__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__ST_HSDIVIDER_CLKOUT4__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M7_DPLL_PER__HSDIVIDER_CLKOUT4_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__OVERRIDE_ENABLE__0X0
 *
 * @BRIEF        The emulation override controls are disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__OVERRIDE_ENABLE__0X0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__OVERRIDE_ENABLE__0X1
 *
 * @BRIEF        The emulation override controls are enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_EMU_OVERRIDE_DPLL_PER__OVERRIDE_ENABLE__0X1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_TYPE__TRIANGULAR
 *
 * @BRIEF        Triangular Spread Spectrum Clocking is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_TYPE__TRIANGULAR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_TYPE__SQUARE
 *
 * @BRIEF        SquareWave Spread Spectrum Clocking is selected 
 *               (only available under proper licensing agreement) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_TYPE__SQUARE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_DOWNSPREAD__FULL_SPREAD
 *
 * @BRIEF        When SSC is enabled, clock frequency is spread on both sides 
 *               of the programmed frequency - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_DOWNSPREAD__FULL_SPREAD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_DOWNSPREAD__LOW_SPREAD
 *
 * @BRIEF        When SSC is enabled, clock frequency is spread only on the 
 *               lower side of the programmed frequency - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_DOWNSPREAD__LOW_SPREAD 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_ACK__DISABLED
 *
 * @BRIEF        SSC has been turned off on PLL o/ps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_ACK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_ACK__ENABLED
 *
 * @BRIEF        SSC has been turned on on PLL o/ps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_ACK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_EN__DISABLED
 *
 * @BRIEF        SSC disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_EN__ENABLED
 *
 * @BRIEF        SSC enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_SSC_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_DRIFTGUARD_EN__DIASBLED
 *
 * @BRIEF        DRIFTGUARD feature is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_DRIFTGUARD_EN__DIASBLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_DRIFTGUARD_EN__ENABLED
 *
 * @BRIEF        DRIFTGUARD feature is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_DRIFTGUARD_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_LP_STP_MODE
 *
 * @BRIEF        Put the DPLL in Low Power Stop mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_LP_STP_MODE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED2
 *
 * @BRIEF        Reserved2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_MN_BYP_MODE
 *
 * @BRIEF        Put the DPLL in MN Bypass mode. The DPLL_MULT register bits 
 *               are reset to 0 automatically by putting the DPLL in this 
 *               mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_MN_BYP_MODE 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_LP_BYP_MODE
 *
 * @BRIEF        Put the DPLL in Idle Bypass Low Power mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_LP_BYP_MODE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED6
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__RESERVED6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_LOCK_MODE
 *
 * @BRIEF        Enables the DPLL in Lock mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_USB__DPLL_EN__DPLL_LOCK_MODE 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_USB__ST_DPLL_CLK__DPLL_UNLOCKED
 *
 * @BRIEF        DPLL is either in bypass mode or in stop mode. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_USB__ST_DPLL_CLK__DPLL_UNLOCKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_USB__ST_DPLL_CLK__DPLL_LOCKED
 *
 * @BRIEF        DPLL is LOCKED - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_USB__ST_DPLL_CLK__DPLL_LOCKED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__AUTO_CTL_DISABLE
 *
 * @BRIEF        DPLL auto control disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__AUTO_CTL_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__AUTO_LP_STOP
 *
 * @BRIEF        The DPLL is automatically put in Low Power Stop mode when 
 *               its DPLL generated clocks are not required anymore. It is 
 *               also restarted 
 *               automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__AUTO_LP_STOP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED2
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED4
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__AUTO_LP_BYP
 *
 * @BRIEF        The DPLL is automatically put in Idle Bypass Low Power mode 
 *               when its DPLL generated clocks are not required anymore. It 
 *               is also restarted automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__AUTO_LP_BYP 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED6
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED6 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED7
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_USB__AUTO_DPLL_MODE__RESERVED7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_SD_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_SD_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_SD_DIV__RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_SD_DIV__RESERVED1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_MULT__0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_MULT__0   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_MULT__1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_USB__DPLL_MULT__1   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__ST_DPLL_CLKOUT__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__ST_DPLL_CLKOUT__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__ST_DPLL_CLKOUT__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__ST_DPLL_CLKOUT__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_USB__DPLL_CLKOUT_DIV__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__ST_DPLL_CLKDCOLDO__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__ST_DPLL_CLKDCOLDO__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__ST_DPLL_CLKDCOLDO__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__ST_DPLL_CLKDCOLDO__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__DPLL_CLKDCOLDO_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no request for 
 *               it. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__DPLL_CLKDCOLDO_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__DPLL_CLKDCOLDO_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no 
 *               request. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKDCOLDO_DPLL_USB__DPLL_CLKDCOLDO_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_TYPE__TRIANGULAR
 *
 * @BRIEF        Triangular Spread Spectrum Clocking is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_TYPE__TRIANGULAR 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_TYPE__SQUARE
 *
 * @BRIEF        SquareWave Spread Spectrum Clocking is selected 
 *               (only available under proper licensing agreement) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_TYPE__SQUARE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_DOWNSPREAD__FULL_SPREAD
 *
 * @BRIEF        When SSC is enabled, clock frequency is spread on both sides 
 *               of the programmed frequency - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_DOWNSPREAD__FULL_SPREAD 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_DOWNSPREAD__LOW_SPREAD
 *
 * @BRIEF        When SSC is enabled, clock frequency is spread only on the 
 *               lower side of the programmed frequency - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_DOWNSPREAD__LOW_SPREAD 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_ACK__DISABLED
 *
 * @BRIEF        SSC has been turned off on PLL o/ps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_ACK__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_ACK__ENABLED
 *
 * @BRIEF        SSC has been turned on on PLL o/ps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_ACK__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_EN__DISABLED
 *
 * @BRIEF        SSC disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_EN__ENABLED
 *
 * @BRIEF        SSC enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_SSC_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_REGM4XEN__DISABLED
 *
 * @BRIEF        REGM4XEN mode of the DPLL is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_REGM4XEN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_LPMODE_EN__DISABLED
 *
 * @BRIEF        Low power mode of the DPLL is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_LPMODE_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_LPMODE_EN__ENABLED
 *
 * @BRIEF        Low power mode of the DPLL is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_LPMODE_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX2
 *
 * @BRIEF        2 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX2 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX4
 *
 * @BRIEF        4 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX4 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX8
 *
 * @BRIEF        8 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX8 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX16
 *
 * @BRIEF        16 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX16 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX32
 *
 * @BRIEF        32 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX32 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX64
 *
 * @BRIEF        64 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX64 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX128
 *
 * @BRIEF        128 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX128 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX512
 *
 * @BRIEF        512 REFCLKs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_RATE__REFCLKX512 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RAMP_DISABLE
 *
 * @BRIEF        CLKOUT     => No ramping 
 *               CLKOUTX2 => No ramping - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RAMP_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RAMP_ALGO1
 *
 * @BRIEF        CLKOUT     => Bypass clk -> Fout/8 -> Fout/4 -> Fout/2 -> 
 *               Fout 
 *               CLKOUTX2 => Bypass clk -> Foutx2/8 -> Foutx2/4 -> Foutx2/2 
 *               -> Foutx2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RAMP_ALGO1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RAMP_ALGO2
 *
 * @BRIEF        CLKOUT     => Bypass clk -> Fout/4 -> Fout/2 -> Fout/1.5 -> 
 *               Fout 
 *               CLKOUTX2 => Bypass clk -> Foutx2/4 -> Foutx2/2 -> Foutx2/1.5 
 *               -> Foutx2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RAMP_ALGO2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_RAMP_LEVEL__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_DRIFTGUARD_EN__DIASBLED
 *
 * @BRIEF        DRIFTGUARD feature is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_DRIFTGUARD_EN__DIASBLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_DRIFTGUARD_EN__ENABLED
 *
 * @BRIEF        DRIFTGUARD feature is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_DRIFTGUARD_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__RESERVED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_LP_STP_MODE
 *
 * @BRIEF        Put the DPLL in Low Power Stop mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_LP_STP_MODE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_FR_STP_MODE
 *
 * @BRIEF        Put the DPLL in Fast Relock Stop mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_FR_STP_MODE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__RESERVED3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__RESERVED3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_MN_BYP_MODE
 *
 * @BRIEF        Put the DPLL in MN Bypass mode. The DPLL_MULT register bits 
 *               are reset to 0 automatically by putting the DPLL in this 
 *               mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_MN_BYP_MODE 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_LP_BYP_MODE
 *
 * @BRIEF        Put the DPLL in Idle Bypass Low Power mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_LP_BYP_MODE 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_FR_BYP_MODE
 *
 * @BRIEF        Put the DPLL in Idle Bypass Fast Relock mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_FR_BYP_MODE 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_LOCK_MODE
 *
 * @BRIEF        Enables the DPLL in Lock mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKMODE_DPLL_UNIPRO__DPLL_EN__DPLL_LOCK_MODE 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO__ST_DPLL_CLK__DPLL_UNLOCKED
 *
 * @BRIEF        DPLL is either in bypass mode or in stop mode. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO__ST_DPLL_CLK__DPLL_UNLOCKED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO__ST_DPLL_CLK__DPLL_LOCKED
 *
 * @BRIEF        DPLL is LOCKED - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_IDLEST_DPLL_UNIPRO__ST_DPLL_CLK__DPLL_LOCKED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_CTL_DISABLE
 *
 * @BRIEF        DPLL auto control disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_CTL_DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_LP_STOP
 *
 * @BRIEF        The DPLL is automatically put in Low Power Stop mode when 
 *               its DPLL generated clocks are not required anymore. It is 
 *               also restarted 
 *               automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_LP_STOP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_FR_STOP
 *
 * @BRIEF        The DPLL is automatically put in Fast Relock Stop mode when 
 *               its DPLL generated clocks are not required anymore. It is 
 *               also restarted 
 *               automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_FR_STOP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__RESERVED3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__RESERVED3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__RESERVED4
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__RESERVED4 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_LP_BYP
 *
 * @BRIEF        The DPLL is automatically put in Idle Bypass Low Power mode 
 *               when its DPLL generated clocks are not required anymore. It 
 *               is also restarted automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_LP_BYP 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_FR_BYP
 *
 * @BRIEF        The DPLL is automatically put in Idle Bypass Fast Relock  
 *               mode when its DPLL generated clocks are not required 
 *               anymore. It is also restarted automatically. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__AUTO_FR_BYP 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__RESERVED7
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_AUTOIDLE_DPLL_UNIPRO__AUTO_DPLL_MODE__RESERVED7 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_MULT__0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_MULT__0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_MULT__1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_CLKSEL_DPLL_UNIPRO__DPLL_MULT__1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__ST_DPLL_CLKOUTX2__CLK_GATED
 *
 * @BRIEF        The clock output is gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__ST_DPLL_CLKOUTX2__CLK_GATED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__ST_DPLL_CLKOUTX2__CLK_ENABLED
 *
 * @BRIEF        The clock output is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__ST_DPLL_CLKOUTX2__CLK_ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUTX2_GATE_CTRL__CLK_AUTOGATE
 *
 * @BRIEF        Automatically gate this clock when there is no dependency 
 *               for it - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUTX2_GATE_CTRL__CLK_AUTOGATE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUTX2_GATE_CTRL__CLK_ENABLE
 *
 * @BRIEF        Force this clock to stay enabled even if there is no request 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUTX2_GATE_CTRL__CLK_ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIV__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define CKGEN_CM2__CM_DIV_M2_DPLL_UNIPRO__DPLL_CLKOUT_DIV__RESERVED 0x0ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __CKGEN_CM2_CRED_H 
                                                            */
