#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Nov 21 10:24:30 2020
# Process ID: 7120
# Current directory: C:/Users/Dawid/Desktop/JPEG-LS/JPEG-LS.runs/synth_1
# Command line: vivado.exe -log encoder_ans.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source encoder_ans.tcl
# Log file: C:/Users/Dawid/Desktop/JPEG-LS/JPEG-LS.runs/synth_1/encoder_ans.vds
# Journal file: C:/Users/Dawid/Desktop/JPEG-LS/JPEG-LS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source encoder_ans.tcl -notrace
Command: synth_design -top encoder_ans -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9788 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 304.902 ; gain = 94.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'encoder_ans' [C:/Users/Dawid/Desktop/JPEG-LS/JPEG-LS.srcs/sources_1/new/encoder_ans.sv:1]
	Parameter r bound to: 17 - type: integer 
	Parameter S1 bound to: 2'b00 
	Parameter S2 bound to: 2'b01 
	Parameter S3 bound to: 2'b10 
	Parameter S4 bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dawid/Desktop/JPEG-LS/JPEG-LS.srcs/sources_1/new/encoder_ans.sv:65602]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'encoder_ans' (1#1) [C:/Users/Dawid/Desktop/JPEG-LS/JPEG-LS.srcs/sources_1/new/encoder_ans.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 466.539 ; gain = 256.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 466.539 ; gain = 256.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:57 . Memory (MB): peak = 466.539 ; gain = 256.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:11:13 ; elapsed = 00:12:09 . Memory (MB): peak = 641.785 ; gain = 431.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module encoder_ans 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'x_reg[0]' (FDRE) to 'x_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_reg[1]' (FDRE) to 'x_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_reg[2]' (FDRE) to 'x_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_reg[3]' (FDRE) to 'x_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_reg[4]' (FDRE) to 'x_reg[5]'
INFO: [Synth 8-3886] merging instance 'x_reg[5]' (FDRE) to 'x_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_reg[6]' (FDRE) to 'x_reg[7]'
INFO: [Synth 8-3886] merging instance 'x_reg[7]' (FDRE) to 'x_reg[8]'
INFO: [Synth 8-3886] merging instance 'x_reg[8]' (FDRE) to 'x_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_reg[9]' (FDRE) to 'x_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_reg[10]' (FDRE) to 'x_reg[11]'
INFO: [Synth 8-3886] merging instance 'x_reg[11]' (FDRE) to 'x_reg[12]'
INFO: [Synth 8-3886] merging instance 'x_reg[12]' (FDRE) to 'x_reg[13]'
INFO: [Synth 8-3886] merging instance 'x_reg[13]' (FDRE) to 'x_reg[14]'
INFO: [Synth 8-3886] merging instance 'x_reg[14]' (FDRE) to 'x_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nbbits_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'nbbits_out_reg[0]' (FDRE) to 'nbbits_out_reg[1]'
WARNING: [Synth 8-3332] Sequential element (x_reg[15]) is unused and will be removed from module encoder_ans.
WARNING: [Synth 8-3332] Sequential element (bits_out_reg[14]) is unused and will be removed from module encoder_ans.
WARNING: [Synth 8-3332] Sequential element (bits_out_reg[10]) is unused and will be removed from module encoder_ans.
WARNING: [Synth 8-3332] Sequential element (bits_out_reg[6]) is unused and will be removed from module encoder_ans.
WARNING: [Synth 8-3332] Sequential element (bits_out_reg[2]) is unused and will be removed from module encoder_ans.
WARNING: [Synth 8-3332] Sequential element (nbbits_out_reg[3]) is unused and will be removed from module encoder_ans.
WARNING: [Synth 8-3332] Sequential element (nbbits_out_reg[2]) is unused and will be removed from module encoder_ans.
INFO: [Synth 8-3886] merging instance 'bits_out_reg[0]' (FDRE) to 'bits_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[1]' (FDRE) to 'bits_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[3]' (FDRE) to 'bits_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[4]' (FDRE) to 'bits_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[5]' (FDRE) to 'bits_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[7]' (FDRE) to 'bits_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[8]' (FDRE) to 'bits_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[9]' (FDRE) to 'bits_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[11]' (FDRE) to 'bits_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[12]' (FDRE) to 'bits_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'bits_out_reg[13]' (FDRE) to 'bits_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bits_out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (x_reg[16]) is unused and will be removed from module encoder_ans.
WARNING: [Synth 8-3332] Sequential element (bits_out_reg[15]) is unused and will be removed from module encoder_ans.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:20:45 ; elapsed = 00:22:23 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|encoder_ans | rom        | 65536x17      | LUT            | 
|encoder_ans | x0         | 65536x17      | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:20:45 ; elapsed = 00:22:23 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:20:45 ; elapsed = 00:22:23 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     4|
|5     |FDRE |     5|
|6     |IBUF |     4|
|7     |OBUF |    22|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:20:43 ; elapsed = 00:22:17 . Memory (MB): peak = 708.609 ; gain = 480.258
Synthesis Optimization Complete : Time (s): cpu = 00:20:46 ; elapsed = 00:22:24 . Memory (MB): peak = 708.609 ; gain = 498.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:20:46 ; elapsed = 00:22:22 . Memory (MB): peak = 708.609 ; gain = 487.574
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dawid/Desktop/JPEG-LS/JPEG-LS.runs/synth_1/encoder_ans.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 708.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 21 10:47:01 2020...
