read -sv run_verilog_mid/adder_32b_9_88_48784f180f7714f99ea401af915f2a6d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_48784f180f7714f99ea401af915f2a6d_yosys.v
