Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/tg_top0_1.ip --block-symbol-file --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/tg_top0_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/tg_top0_1.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/Quartus_Projects/bist_top_me3_svn2527_basic_20_3/bist_top_me3_svn2527_basic_20_3_NW/qsys/ip/av_hbm/hbm_example_design/ip/ed_synth/tg_top0_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: tg_top0_1: "Transforming system: tg_top0_1"
Info: tg_top0_1: "Naming system components in system: tg_top0_1"
Info: tg_top0_1: "Processing generation queue"
Info: tg_top0_1: "Generating: tg_top0_1"
Info: tg_top0_1: "Generating: altera_hbm_tg_axi_top"
Info: tg_top0_1: Done "tg_top0_1" with 2 modules, 32 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in tg_top0_1. No files generated.
Info: Finished: Generate IP Core Documentation
