
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000051                       # Number of seconds simulated
sim_ticks                                    51320000                       # Number of ticks simulated
final_tick                                   51320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118330                       # Simulator instruction rate (inst/s)
host_op_rate                                   123746                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17670666                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742176                       # Number of bytes of host memory used
host_seconds                                     2.90                       # Real time elapsed on the host
sim_insts                                      343656                       # Number of instructions simulated
sim_ops                                        359386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         31616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         24960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        31616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 990                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        616056118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        486360094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         23694466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          6235386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          2494154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1247077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst          1247077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          6235386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          9976617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst          3741231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          6235386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1247077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          4988309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1234606391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    616056118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     23694466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      4988309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      2494154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1247077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst      1247077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      9976617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      4988309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst      3741231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1247077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        669680436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       616056118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       486360094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        23694466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         6235386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         2494154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1247077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst         1247077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         6235386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         9976617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst         3741231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         6235386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1247077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         4988309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1234606391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  63360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      51276500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.304348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.705564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.336051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          150     54.35%     54.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43     15.58%     69.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34     12.32%     82.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      3.99%     86.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.54%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.90%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.09%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.45%     94.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      5.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          276                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     16777999                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                35340499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16947.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35697.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1234.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1234.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      51794.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1852200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1010625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6247800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31674330                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               402000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               44238315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            941.691554                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1116500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44969500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   173880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1006200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24968565                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6276000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35570880                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            757.411408                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12348000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35109500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 10613                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            8068                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             992                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               7883                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  4361                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           55.321578                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   976                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                334                       # Number of system calls
system.cpu00.numCycles                         102641                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            20670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        60410                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     10613                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             5337                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       40070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2119                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    7270                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 622                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            61803                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.136158                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.530489                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  49359     79.87%     79.87% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   1034      1.67%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   1318      2.13%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    763      1.23%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   1216      1.97%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    660      1.07%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   1167      1.89%     89.83% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   1195      1.93%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   5091      8.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              61803                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.103399                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.588556                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  15663                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               35664                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    7516                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                2209                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  751                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1141                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 321                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                60419                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1167                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  751                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16822                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3541                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14378                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    8511                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               17800                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                58258                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 3691                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  255                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                13560                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             64712                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              275711                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          75621                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               41187                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  23525                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              162                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   11001                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               8128                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              9115                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             528                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            431                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    55305                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               297                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   41454                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1928                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         18557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        68355                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        61803                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.670744                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.919100                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             39628     64.12%     64.12% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              2896      4.69%     68.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             19279     31.19%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         61803                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               26539     64.02%     64.02% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               1357      3.27%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     67.30% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     67.30% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.30% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.30% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               6149     14.83%     82.13% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              7406     17.87%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                41454                       # Type of FU issued
system.cpu00.iq.rate                         0.403874                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           146583                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           74160                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        40382                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                41426                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             67                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3279                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         2046                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  751                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2909                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 445                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             55609                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts              95                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                8128                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               9115                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              149                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 429                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           29                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          170                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          545                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                715                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               40995                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                5955                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             459                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                      13246                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   5612                       # Number of branches executed
system.cpu00.iew.exec_stores                     7291                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.399402                       # Inst execution rate
system.cpu00.iew.wb_sent                        40596                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       40410                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   24098                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   56479                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.393702                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.426672                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         18567                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           218                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             684                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        59017                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.627700                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.337258                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        42892     72.68%     72.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         5415      9.18%     81.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         7154     12.12%     93.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1155      1.96%     95.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          493      0.84%     96.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          602      1.02%     97.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          718      1.22%     99.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          137      0.23%     99.24% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          451      0.76%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        59017                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              31142                       # Number of instructions committed
system.cpu00.commit.committedOps                37045                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        11918                       # Number of memory references committed
system.cpu00.commit.loads                        4849                       # Number of loads committed
system.cpu00.commit.membars                       115                       # Number of memory barriers committed
system.cpu00.commit.branches                     4956                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   32710                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                350                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          23803     64.25%     64.25% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          1321      3.57%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     67.82% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     67.83% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     67.83% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.83% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.83% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          4849     13.09%     80.92% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         7069     19.08%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           37045                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 451                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     113579                       # The number of ROB reads
system.cpu00.rob.rob_writes                    114021                       # The number of ROB writes
system.cpu00.timesIdled                           400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         40838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     31142                       # Number of Instructions Simulated
system.cpu00.committedOps                       37045                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.295903                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.295903                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.303407                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.303407                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  51950                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 24267                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  139697                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  20632                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 14766                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  118                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              39                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         202.653958                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              9163                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           23.197468                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   202.653958                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.197904                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.197904                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.347656                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           25808                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          25808                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         5380                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          5380                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3667                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3667                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           51                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         9047                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           9047                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         9050                       # number of overall hits
system.cpu00.dcache.overall_hits::total          9050                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          268                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          268                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         3249                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         3249                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            4                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         3517                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3517                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         3517                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3517                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     16817462                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     16817462                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    244583770                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    244583770                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       185000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       185000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        42001                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondFailReq_miss_latency::cpu00.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu00.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    261401232                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    261401232                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    261401232                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    261401232                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         5648                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         5648                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         6916                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         6916                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        12564                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        12564                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        12567                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        12567                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.047450                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.047450                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.469780                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.469780                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.072727                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.072727                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.279927                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.279927                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.279860                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.279860                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 62751.723881                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 62751.723881                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 75279.707602                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 75279.707602                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        37000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        37000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 10500.250000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 10500.250000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::cpu00.data          inf                       # average StoreCondFailReq miss latency
system.cpu00.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 74325.058857                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 74325.058857                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 74325.058857                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 74325.058857                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs         1222                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              14                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    87.285714                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu00.dcache.writebacks::total              24                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          106                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         2951                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         2951                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         3057                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         3057                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         3057                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         3057                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          162                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          298                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          298                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            4                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          460                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          460                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10808273                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10808273                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     24350735                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     24350735                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::cpu00.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu00.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     35159008                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     35159008                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     35159008                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     35159008                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028683                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028683                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.043088                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.043088                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.036613                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.036613                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.036604                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.036604                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 66717.734568                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 66717.734568                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 81713.875839                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 81713.875839                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        35300                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        35300                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9374.750000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9374.750000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu00.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 76432.626087                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 76432.626087                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 76432.626087                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 76432.626087                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             223                       # number of replacements
system.cpu00.icache.tags.tagsinuse         247.721549                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              6481                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             602                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           10.765781                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   247.721549                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.483831                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.483831                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           15142                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          15142                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         6481                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          6481                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         6481                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           6481                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         6481                       # number of overall hits
system.cpu00.icache.overall_hits::total          6481                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          789                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          789                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          789                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          789                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          789                       # number of overall misses
system.cpu00.icache.overall_misses::total          789                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     51525205                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     51525205                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     51525205                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     51525205                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     51525205                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     51525205                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         7270                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         7270                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         7270                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         7270                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         7270                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         7270                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.108528                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.108528                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.108528                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.108528                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.108528                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.108528                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 65304.442332                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 65304.442332                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 65304.442332                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 65304.442332                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 65304.442332                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 65304.442332                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          185                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          185                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          185                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          185                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          185                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          604                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          604                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          604                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          604                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     40213035                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     40213035                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     40213035                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     40213035                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     40213035                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     40213035                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.083081                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.083081                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.083081                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.083081                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.083081                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.083081                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 66577.872517                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 66577.872517                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 66577.872517                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 66577.872517                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 66577.872517                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 66577.872517                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  6790                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            6297                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             138                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               5259                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3528                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.084997                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   188                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          19905                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             2751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        32379                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      6790                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             3716                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       13960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   343                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                    1557                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            16890                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.030255                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.330472                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  11882     70.35%     70.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    275      1.63%     71.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    101      0.60%     72.58% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    226      1.34%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    191      1.13%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    216      1.28%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    174      1.03%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    352      2.08%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   3473     20.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              16890                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.341120                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.626677                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2504                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               10042                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    1258                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2942                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  144                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                236                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                31379                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  144                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3541                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   777                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1705                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    3123                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                7600                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                30779                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 7496                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.RenamedOperands             50501                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              149426                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          42679                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               43927                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   6573                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   14497                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               4955                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1032                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             277                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            120                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    30207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   26692                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             549                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        18619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        16890                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.580343                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.798834                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              3332     19.73%     19.73% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               424      2.51%     22.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             13134     77.76%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         16890                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               20833     78.05%     78.05% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                772      2.89%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.94% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               4446     16.66%     97.60% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               641      2.40%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                26692                       # Type of FU issued
system.cpu01.iq.rate                         1.340970                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            70821                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           34751                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        26413                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                26692                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          828                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          447                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           64                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  144                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   636                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                   1                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             30297                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                4955                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1032                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               46                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                121                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               26600                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                4379                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts              90                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       5009                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   5507                       # Number of branches executed
system.cpu01.iew.exec_stores                      630                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.336348                       # Inst execution rate
system.cpu01.iew.wb_sent                        26450                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       26413                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   19633                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   38314                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.326953                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.512424                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4372                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        16274                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.588177                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.824305                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         4997     30.71%     30.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         5869     36.06%     66.77% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1631     10.02%     76.79% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1683     10.34%     87.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4           16      0.10%     87.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         1607      9.87%     97.11% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           53      0.33%     97.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7           95      0.58%     98.02% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8          323      1.98%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        16274                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              25021                       # Number of instructions committed
system.cpu01.commit.committedOps                25846                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         4712                       # Number of memory references committed
system.cpu01.commit.loads                        4127                       # Number of loads committed
system.cpu01.commit.membars                        34                       # Number of memory barriers committed
system.cpu01.commit.branches                     5421                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   20567                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 88                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          20363     78.79%     78.79% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           771      2.98%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.77% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          4127     15.97%     97.74% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          585      2.26%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           25846                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                 323                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      45844                       # The number of ROB reads
system.cpu01.rob.rob_writes                     61131                       # The number of ROB writes
system.cpu01.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      82735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     25021                       # Number of Instructions Simulated
system.cpu01.committedOps                       25846                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.795532                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.795532                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.257021                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.257021                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  36639                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 13247                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                   92508                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  31468                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  5722                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           7.555043                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              4695                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              62                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           75.725806                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     7.555043                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.007378                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.007378                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.060547                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            9839                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           9839                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         4150                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4150                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          545                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          545                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data         4695                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           4695                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         4697                       # number of overall hits
system.cpu01.dcache.overall_hits::total          4697                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          134                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          134                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           24                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           11                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          158                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          158                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          159                       # number of overall misses
system.cpu01.dcache.overall_misses::total          159                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      4895243                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      4895243                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      2516000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      2516000                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        47999                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        47999                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        42001                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      7411243                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      7411243                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      7411243                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      7411243                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         4284                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4284                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          569                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          569                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         4853                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         4853                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         4856                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         4856                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.031279                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.031279                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.042179                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.042179                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.785714                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.785714                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.032557                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.032557                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.032743                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.032743                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 36531.664179                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 36531.664179                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 104833.333333                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 104833.333333                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  4363.545455                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  4363.545455                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  8400.200000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  8400.200000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 46906.601266                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 46906.601266                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 46611.591195                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 46611.591195                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    51.500000                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           68                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           14                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           82                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           82                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           66                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           11                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            5                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           76                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           77                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      1300507                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      1300507                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       798750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       798750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        30501                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        30501                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      2099257                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      2099257                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      2101757                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      2101757                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.015406                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.015406                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.017575                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.017575                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.785714                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.015660                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.015660                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.015857                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.015857                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 19704.651515                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 19704.651515                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data        79875                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total        79875                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         2500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  2772.818182                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2772.818182                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  7499.800000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  7499.800000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 27621.802632                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 27621.802632                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 27295.545455                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 27295.545455                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse           7.721692                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1483                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           29.078431                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     7.721692                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.015081                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.015081                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3165                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3165                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1483                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1483                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1483                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1483                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1483                       # number of overall hits
system.cpu01.icache.overall_hits::total          1483                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           74                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           74                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           74                       # number of overall misses
system.cpu01.icache.overall_misses::total           74                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      4747934                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      4747934                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      4747934                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      4747934                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      4747934                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      4747934                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1557                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1557                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1557                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1557                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1557                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1557                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.047527                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.047527                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.047527                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.047527                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.047527                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.047527                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 64161.270270                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 64161.270270                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 64161.270270                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 64161.270270                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 64161.270270                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 64161.270270                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           23                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           23                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3518811                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3518811                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3518811                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3518811                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3518811                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3518811                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.032755                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.032755                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.032755                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.032755                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.032755                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.032755                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 68996.294118                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 68996.294118                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 68996.294118                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 68996.294118                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 68996.294118                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 68996.294118                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  6857                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            6386                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             135                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5000                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3553                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           71.060000                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   179                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          19355                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             2686                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        32498                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      6857                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3732                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       13965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   331                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                    1516                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            16824                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.039883                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.323296                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  11755     69.87%     69.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    270      1.60%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    173      1.03%     72.50% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    231      1.37%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    167      0.99%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    209      1.24%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    238      1.41%     77.53% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    379      2.25%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   3402     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              16824                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.354275                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.679049                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2458                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               10028                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    1211                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2989                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  138                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                227                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                31513                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  138                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   3516                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                   862                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1434                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    3108                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                7766                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                30960                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 7668                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.RenamedOperands             51113                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              150347                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          42969                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               44887                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   6225                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   14779                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               4960                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores               981                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             279                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    30444                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   27071                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             514                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        17701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        16824                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.609070                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.778426                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              3094     18.39%     18.39% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               389      2.31%     20.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             13341     79.30%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         16824                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               21238     78.45%     78.45% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                772      2.85%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.30% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               4449     16.43%     97.74% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               612      2.26%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                27071                       # Type of FU issued
system.cpu02.iq.rate                         1.398657                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            71478                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           34729                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        26820                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                27071                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          789                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          423                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           47                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  138                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   449                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             30516                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                4960                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts                981                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                117                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               26982                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                4386                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts              87                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       4990                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   5625                       # Number of branches executed
system.cpu02.iew.exec_stores                      604                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.394058                       # Inst execution rate
system.cpu02.iew.wb_sent                        26853                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       26820                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   19962                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   39008                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.385688                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.511741                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4148                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        16237                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.619942                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.827692                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         4773     29.40%     29.40% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5965     36.74%     66.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1641     10.11%     76.24% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1716     10.57%     86.81% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           13      0.08%     86.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         1656     10.20%     97.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           56      0.34%     97.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7           96      0.59%     98.02% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          321      1.98%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        16237                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              25507                       # Number of instructions committed
system.cpu02.commit.committedOps                26303                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         4729                       # Number of memory references committed
system.cpu02.commit.loads                        4171                       # Number of loads committed
system.cpu02.commit.membars                        33                       # Number of memory barriers committed
system.cpu02.commit.branches                     5548                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   20892                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 85                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          20803     79.09%     79.09% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           771      2.93%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.02% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          4171     15.86%     97.88% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          558      2.12%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           26303                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 321                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      46055                       # The number of ROB reads
system.cpu02.rob.rob_writes                     61556                       # The number of ROB writes
system.cpu02.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      83285                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     25507                       # Number of Instructions Simulated
system.cpu02.committedOps                       26303                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.758811                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.758811                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.317851                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.317851                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  37211                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 13344                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                   93720                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  32250                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  5696                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           7.758916                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              4716                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           74.857143                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     7.758916                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.007577                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.007577                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            9841                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           9841                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         4192                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4192                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          523                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          523                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         4715                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           4715                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         4717                       # number of overall hits
system.cpu02.dcache.overall_hits::total          4717                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          128                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           28                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          156                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          156                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          157                       # number of overall misses
system.cpu02.dcache.overall_misses::total          157                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      4947990                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      4947990                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      2037250                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      2037250                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        16500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data      6985240                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total      6985240                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data      6985240                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total      6985240                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         4320                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4320                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          551                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          551                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         4871                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         4871                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         4874                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         4874                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.029630                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.029630                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.050817                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.050817                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.032026                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.032026                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.032212                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.032212                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 38656.171875                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 38656.171875                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 72758.928571                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 72758.928571                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         4125                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 44777.179487                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 44777.179487                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 44491.974522                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 44491.974522                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    49.750000                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           65                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           83                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           83                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           63                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            4                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           73                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           74                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      1342507                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      1342507                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data       595000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total       595000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      1937507                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      1937507                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      1940507                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      1940507                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.014583                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.014583                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.014987                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.014987                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.015183                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.015183                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 21309.634921                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 21309.634921                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data        59500                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total        59500                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 26541.191781                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 26541.191781                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 26223.067568                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 26223.067568                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           7.724873                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1444                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           27.769231                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     7.724873                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.015088                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.015088                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            3084                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           3084                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1444                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1444                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1444                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1444                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1444                       # number of overall hits
system.cpu02.icache.overall_hits::total          1444                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           72                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           72                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           72                       # number of overall misses
system.cpu02.icache.overall_misses::total           72                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      3898902                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      3898902                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      3898902                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      3898902                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      3898902                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      3898902                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1516                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1516                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1516                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1516                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1516                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1516                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.047493                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.047493                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.047493                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.047493                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.047493                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.047493                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 54151.416667                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 54151.416667                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 54151.416667                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 54151.416667                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 54151.416667                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 54151.416667                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           20                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           20                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2679066                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2679066                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2679066                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2679066                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2679066                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2679066                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.034301                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.034301                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.034301                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.034301                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.034301                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.034301                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 51520.500000                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 51520.500000                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 51520.500000                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 51520.500000                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 51520.500000                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 51520.500000                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  6747                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            6246                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             144                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               4919                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  3495                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           71.051027                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   189                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          18995                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        32197                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      6747                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3684                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       14124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   351                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                    1578                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17005                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.005587                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.313950                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  12005     70.60%     70.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    284      1.67%     72.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    103      0.61%     72.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    237      1.39%     74.27% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    176      1.03%     75.30% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    224      1.32%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    177      1.04%     77.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    374      2.20%     79.86% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   3425     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17005                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.355199                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.695025                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2480                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               10203                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    1251                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2924                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  147                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                241                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                31249                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                  95                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  147                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   3520                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   968                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1694                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    3099                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                7577                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                30635                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 7467                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.RenamedOperands             50216                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              148741                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          42481                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               43781                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   6427                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           58                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   14331                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               4923                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1010                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             289                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            151                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    29996                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                89                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   26569                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             520                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        18094                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17005                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.562423                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.811475                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              3506     20.62%     20.62% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               429      2.52%     23.14% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             13070     76.86%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17005                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               20771     78.18%     78.18% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                772      2.91%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.08% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               4394     16.54%     97.62% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               632      2.38%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                26569                       # Type of FU issued
system.cpu03.iq.rate                         1.398737                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            70661                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           34443                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        26298                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                26569                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          819                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          442                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  147                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   460                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             30088                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              56                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                4923                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1010                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           47                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                125                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               26471                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                4329                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts              96                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       4951                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   5488                       # Number of branches executed
system.cpu03.iew.exec_stores                      622                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.393577                       # Inst execution rate
system.cpu03.iew.wb_sent                        26335                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       26298                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   19553                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   38194                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.384470                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.511939                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4290                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        16398                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.569338                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.820758                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5154     31.43%     31.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         5868     35.78%     67.22% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1620      9.88%     77.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1662     10.14%     87.23% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           47      0.29%     87.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         1572      9.59%     97.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           53      0.32%     97.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          102      0.62%     98.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8          320      1.95%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        16398                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              24938                       # Number of instructions committed
system.cpu03.commit.committedOps                25734                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         4672                       # Number of memory references committed
system.cpu03.commit.loads                        4104                       # Number of loads committed
system.cpu03.commit.membars                        33                       # Number of memory barriers committed
system.cpu03.commit.branches                     5403                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   20468                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 85                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          20291     78.85%     78.85% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           771      3.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          4104     15.95%     97.79% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          568      2.21%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           25734                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                 320                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      45790                       # The number of ROB reads
system.cpu03.rob.rob_writes                     60720                       # The number of ROB writes
system.cpu03.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      83645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     24938                       # Number of Instructions Simulated
system.cpu03.committedOps                       25734                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.761689                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.761689                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.312872                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.312872                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  36489                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 13165                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                   92019                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  31389                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  5682                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           7.605048                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              4642                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           73.682540                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     7.605048                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.007427                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.007427                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            9734                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           9734                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         4118                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4118                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          523                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          523                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.demand_hits::cpu03.data         4641                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           4641                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         4643                       # number of overall hits
system.cpu03.dcache.overall_hits::total          4643                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          133                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           14                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          161                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          161                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          162                       # number of overall misses
system.cpu03.dcache.overall_misses::total          162                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      6113990                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      6113990                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      2984750                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      2984750                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        59500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        59500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      9098740                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      9098740                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      9098740                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      9098740                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         4251                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4251                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          551                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         4802                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         4802                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4805                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4805                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.031287                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.031287                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.050817                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.050817                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.033528                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.033528                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.033715                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.033715                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 45969.849624                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 45969.849624                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 106598.214286                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 106598.214286                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         4250                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         3000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 56513.913043                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 56513.913043                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 56165.061728                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 56165.061728                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          295                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    29.285714                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          295                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           70                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           88                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           88                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           63                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           14                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           73                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           74                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1349006                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1349006                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data       789000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total       789000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      2138006                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      2138006                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      2140506                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      2140506                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.014820                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.014820                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.015202                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.015202                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.015401                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.015401                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 21412.793651                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 21412.793651                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data        78900                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total        78900                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         1875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 29287.753425                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 29287.753425                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 28925.756757                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 28925.756757                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           7.884460                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1497                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           27.722222                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     7.884460                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.015399                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.015399                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            3210                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           3210                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1497                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1497                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1497                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1497                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1497                       # number of overall hits
system.cpu03.icache.overall_hits::total          1497                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           81                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           81                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           81                       # number of overall misses
system.cpu03.icache.overall_misses::total           81                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      3645400                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      3645400                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      3645400                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      3645400                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      3645400                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      3645400                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1578                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1578                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1578                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1578                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1578                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1578                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.051331                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.051331                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.051331                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.051331                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.051331                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.051331                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 45004.938272                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 45004.938272                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 45004.938272                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 45004.938272                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 45004.938272                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 45004.938272                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           27                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           27                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           27                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           54                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           54                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2288565                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2288565                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2288565                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2288565                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2288565                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2288565                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.034221                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.034221                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.034221                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.034221                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.034221                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.034221                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 42380.833333                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 42380.833333                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 42380.833333                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 42380.833333                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 42380.833333                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 42380.833333                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6715                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            6214                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             141                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               4885                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3476                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           71.156602                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   188                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          18409                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2434                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        32002                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6715                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3664                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       14299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   343                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                    1553                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16912                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.005085                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.316469                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  11955     70.69%     70.69% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    274      1.62%     72.31% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    100      0.59%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    227      1.34%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    187      1.11%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    216      1.28%     76.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    175      1.03%     77.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    347      2.05%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   3431     20.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16912                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.364767                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.738389                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2349                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               10268                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    1231                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2921                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  143                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                240                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                31033                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  143                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   3378                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   880                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1903                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    3085                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                7523                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                30435                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 7422                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.RenamedOperands             49892                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              147795                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          42182                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               43492                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   6396                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   14273                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               4894                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1013                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             274                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            144                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    29829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                84                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   26366                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             535                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        18106                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16912                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.559011                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.814797                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              3529     20.87%     20.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               400      2.37%     23.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             12983     76.77%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16912                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               20619     78.20%     78.20% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                772      2.93%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.13% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               4347     16.49%     97.62% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               628      2.38%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                26366                       # Type of FU issued
system.cpu04.iq.rate                         1.432234                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            70177                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           34263                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        26125                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                26366                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          812                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          450                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  143                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   460                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             29916                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                4894                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1013                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                122                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               26270                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                4282                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts              94                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       4898                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   5446                       # Number of branches executed
system.cpu04.iew.exec_stores                      616                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.427019                       # Inst execution rate
system.cpu04.iew.wb_sent                        26160                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       26125                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   19445                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   38005                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.419143                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.511643                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4284                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             113                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        16309                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.567785                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.819523                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         5138     31.50%     31.50% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         5817     35.67%     67.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1614      9.90%     77.07% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1671     10.25%     87.31% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           45      0.28%     87.59% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1553      9.52%     97.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           53      0.32%     97.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           96      0.59%     98.03% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8          322      1.97%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        16309                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              24773                       # Number of instructions committed
system.cpu04.commit.committedOps                25569                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         4645                       # Number of memory references committed
system.cpu04.commit.loads                        4082                       # Number of loads committed
system.cpu04.commit.membars                        33                       # Number of memory barriers committed
system.cpu04.commit.branches                     5363                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   20343                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 85                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          20153     78.82%     78.82% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           771      3.02%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.83% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          4082     15.96%     97.80% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          563      2.20%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           25569                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                 322                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      45528                       # The number of ROB reads
system.cpu04.rob.rob_writes                     60377                       # The number of ROB writes
system.cpu04.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      84231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     24773                       # Number of Instructions Simulated
system.cpu04.committedOps                       25569                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.743107                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.743107                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.345700                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.345700                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  36227                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 13091                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                   91344                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  31167                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  5648                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           7.688266                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              4631                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           72.359375                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     7.688266                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.007508                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.007508                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            9693                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           9693                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         4107                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4107                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          524                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          524                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data         4631                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           4631                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         4633                       # number of overall hits
system.cpu04.dcache.overall_hits::total          4633                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          130                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          130                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           27                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           10                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          157                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          158                       # number of overall misses
system.cpu04.dcache.overall_misses::total          158                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      6115239                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      6115239                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3060750                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3060750                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        43999                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        43999                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data      9175989                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total      9175989                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data      9175989                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total      9175989                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         4237                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4237                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          551                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          551                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         4788                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         4788                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         4791                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         4791                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.030682                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.030682                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.049002                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.049002                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.032790                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.032790                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.032979                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.032979                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 47040.300000                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 47040.300000                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 113361.111111                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 113361.111111                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  4399.900000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  4399.900000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         4000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 58445.789809                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 58445.789809                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 58075.879747                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 58075.879747                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          391                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          391                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           65                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           17                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           82                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           82                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           10                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           76                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      1087005                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      1087005                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data       785250                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total       785250                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        28001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        28001                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      1872255                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      1872255                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      1874755                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      1874755                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.015341                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.015341                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.018149                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.015664                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.015664                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.015863                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.015863                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 16723.153846                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 16723.153846                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data        78525                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total        78525                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  2800.100000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2800.100000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         2500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 24963.400000                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 24963.400000                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 24667.828947                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 24667.828947                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           7.718457                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1479                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           27.905660                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     7.718457                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.015075                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.015075                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            3159                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           3159                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1479                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1479                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1479                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1479                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1479                       # number of overall hits
system.cpu04.icache.overall_hits::total          1479                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           74                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           74                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           74                       # number of overall misses
system.cpu04.icache.overall_misses::total           74                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3187876                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3187876                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3187876                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3187876                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3187876                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3187876                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1553                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1553                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1553                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1553                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1553                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1553                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.047650                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.047650                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.047650                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.047650                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.047650                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.047650                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 43079.405405                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 43079.405405                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 43079.405405                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 43079.405405                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 43079.405405                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 43079.405405                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           21                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           21                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      1864309                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      1864309                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      1864309                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      1864309                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      1864309                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      1864309                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.034127                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.034127                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.034127                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.034127                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.034127                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.034127                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 35175.641509                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 35175.641509                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 35175.641509                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 35175.641509                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 35175.641509                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 35175.641509                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  6542                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6046                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             136                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               4743                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3375                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           71.157495                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   170                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          17785                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        31256                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      6542                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3545                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       13786                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   329                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                    1506                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  50                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            16351                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.027766                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.329632                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  11516     70.43%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    259      1.58%     72.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                     95      0.58%     72.59% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    222      1.36%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    179      1.09%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    209      1.28%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    173      1.06%     77.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    342      2.09%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   3356     20.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              16351                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.367838                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.757436                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2266                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                9901                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    1206                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2842                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  136                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                232                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                30256                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  136                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   3271                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   639                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1961                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    3003                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                7341                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                29646                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 7238                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.RenamedOperands             48514                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              143982                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          41130                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               42375                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   6136                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   13906                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               4779                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1002                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             244                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    29085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                83                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   25710                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             516                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        17696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        16351                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.572381                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.805033                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              3297     20.16%     20.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               398      2.43%     22.60% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             12656     77.40%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         16351                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               20071     78.07%     78.07% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                772      3.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.07% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               4255     16.55%     97.62% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               612      2.38%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                25710                       # Type of FU issued
system.cpu05.iq.rate                         1.445600                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            68285                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           33402                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        25469                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                25710                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          786                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          454                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  136                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   450                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             29171                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                4779                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1002                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           47                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                116                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               25621                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                4194                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts              87                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       4795                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5293                       # Number of branches executed
system.cpu05.iew.exec_stores                      601                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.440596                       # Inst execution rate
system.cpu05.iew.wb_sent                        25506                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       25469                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   18969                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   37018                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.432049                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.512426                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          4164                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15765                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.581985                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.818860                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         4843     30.72%     30.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         5703     36.18%     66.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1578     10.01%     76.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1626     10.31%     87.22% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           50      0.32%     87.54% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1508      9.57%     97.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           52      0.33%     97.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7           89      0.56%     98.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8          316      2.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15765                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              24173                       # Number of instructions committed
system.cpu05.commit.committedOps                24940                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         4541                       # Number of memory references committed
system.cpu05.commit.loads                        3993                       # Number of loads committed
system.cpu05.commit.membars                        32                       # Number of memory barriers committed
system.cpu05.commit.branches                     5215                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   19857                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 82                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          19628     78.70%     78.70% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           771      3.09%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          3993     16.01%     97.80% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          548      2.20%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           24940                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                 316                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      44254                       # The number of ROB reads
system.cpu05.rob.rob_writes                     58863                       # The number of ROB writes
system.cpu05.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      84855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     24173                       # Number of Instructions Simulated
system.cpu05.committedOps                       24940                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.735738                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.735738                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.359179                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.359179                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  35353                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 12819                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   89127                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  30282                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  5533                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   53                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           7.585820                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              4516                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           70.562500                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     7.585820                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.007408                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.007408                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            9486                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           9486                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4010                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4010                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          506                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          506                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data         4516                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           4516                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         4518                       # number of overall hits
system.cpu05.dcache.overall_hits::total          4518                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          137                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          137                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           27                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           13                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          164                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          164                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          165                       # number of overall misses
system.cpu05.dcache.overall_misses::total          165                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      4371494                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      4371494                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      2350000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      2350000                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        61499                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        61499                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      6721494                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      6721494                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      6721494                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      6721494                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         4147                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4147                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          533                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          533                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         4680                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         4680                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         4683                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         4683                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.033036                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.033036                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.050657                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.050657                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.035043                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.035043                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.035234                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.035234                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 31908.715328                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 31908.715328                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 87037.037037                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 87037.037037                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  4730.692308                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  4730.692308                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  4166.666667                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 40984.719512                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 40984.719512                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 40736.327273                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 40736.327273                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          171                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          171                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           72                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           17                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           89                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           89                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           65                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           13                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           75                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           76                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1093004                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1093004                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data       628250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total       628250                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        41001                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        41001                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      1721254                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      1721254                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      1723754                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      1723754                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.015674                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.015674                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.018762                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.018762                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.016026                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.016026                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.016229                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.016229                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 16815.446154                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 16815.446154                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data        62825                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total        62825                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  3153.923077                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3153.923077                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 22950.053333                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 22950.053333                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 22680.973684                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 22680.973684                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           7.705320                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1439                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           26.648148                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     7.705320                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.015049                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.015049                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            3066                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           3066                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1439                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1439                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1439                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1439                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1439                       # number of overall hits
system.cpu05.icache.overall_hits::total          1439                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           67                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           67                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           67                       # number of overall misses
system.cpu05.icache.overall_misses::total           67                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1907203                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1907203                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1907203                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1907203                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1907203                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1907203                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1506                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1506                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1506                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1506                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1506                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1506                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.044489                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.044489                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.044489                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.044489                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.044489                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.044489                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 28465.716418                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 28465.716418                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 28465.716418                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 28465.716418                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 28465.716418                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 28465.716418                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           13                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           13                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           54                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           54                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1607544                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1607544                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1607544                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1607544                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1607544                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1607544                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.035857                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.035857                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.035857                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.035857                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.035857                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.035857                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 29769.333333                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 29769.333333                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 29769.333333                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 29769.333333                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 29769.333333                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 29769.333333                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  6483                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            6013                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             130                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               6236                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  3339                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           53.543938                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   165                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          17241                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2383                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        31293                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      6483                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             3504                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       13324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   321                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                    1537                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            15875                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.085795                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.343178                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  10971     69.11%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    270      1.70%     70.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    166      1.05%     71.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    229      1.44%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    150      0.94%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    212      1.34%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    229      1.44%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    395      2.49%     79.51% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   3253     20.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              15875                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.376022                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.815034                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2229                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                9508                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    1186                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2820                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  132                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                219                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                30140                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  132                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3236                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   633                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1576                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    2974                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                7324                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                29586                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 7235                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             48426                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              143749                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          41169                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               42079                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   6346                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   13991                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               4800                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               961                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             267                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            129                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    29014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                64                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   25580                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             496                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        18004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        15875                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.611339                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.777015                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              2906     18.31%     18.31% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               358      2.26%     20.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             12611     79.44%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         15875                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               19948     77.98%     77.98% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                772      3.02%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.00% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               4254     16.63%     97.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               606      2.37%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                25580                       # Type of FU issued
system.cpu06.iq.rate                         1.483673                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            67529                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           33415                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        25332                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                25580                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          843                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  132                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   476                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                  21                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             29081                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                4800                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                961                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  20                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           43                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                107                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               25487                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                4187                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts              91                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       4781                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   5245                       # Number of branches executed
system.cpu06.iew.exec_stores                      594                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.478279                       # Inst execution rate
system.cpu06.iew.wb_sent                        25369                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       25332                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   18881                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   36787                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.469288                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.513252                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4327                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             102                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        15267                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.621013                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.832269                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         4478     29.33%     29.33% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         5630     36.88%     66.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1544     10.11%     76.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1589     10.41%     86.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           42      0.28%     87.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1527     10.00%     97.01% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           53      0.35%     97.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7           90      0.59%     97.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8          314      2.06%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        15267                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              23990                       # Number of instructions committed
system.cpu06.commit.committedOps                24748                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         4491                       # Number of memory references committed
system.cpu06.commit.loads                        3957                       # Number of loads committed
system.cpu06.commit.membars                        31                       # Number of memory barriers committed
system.cpu06.commit.branches                     5173                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   19706                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 81                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          19486     78.74%     78.74% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           771      3.12%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          3957     15.99%     97.84% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          534      2.16%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           24748                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                 314                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      43729                       # The number of ROB reads
system.cpu06.rob.rob_writes                     58764                       # The number of ROB writes
system.cpu06.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1366                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      85399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     23990                       # Number of Instructions Simulated
system.cpu06.committedOps                       24748                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.718674                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.718674                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.391451                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.391451                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  35220                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 12780                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   88656                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  30066                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  5483                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           7.456100                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              4506                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           70.406250                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     7.456100                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.007281                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.007281                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            9419                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           9419                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         4005                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4005                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          501                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          501                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         4506                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           4506                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         4508                       # number of overall hits
system.cpu06.dcache.overall_hits::total          4508                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          129                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           27                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          156                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          156                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          157                       # number of overall misses
system.cpu06.dcache.overall_misses::total          157                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      3571990                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      3571990                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      2768000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      2768000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        12500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        12500                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      6339990                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      6339990                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      6339990                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      6339990                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         4134                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4134                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          528                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          528                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         4662                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         4662                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         4665                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         4665                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.031205                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.031205                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.051136                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.051136                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.033462                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.033462                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.033655                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.033655                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 27689.844961                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 27689.844961                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 102518.518519                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 102518.518519                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 40640.961538                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 40640.961538                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 40382.101911                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 40382.101911                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           65                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           82                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           82                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           64                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            3                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           74                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           75                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data       835008                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total       835008                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       803500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       803500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      1638508                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      1638508                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      1641008                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      1641008                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.015481                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.015481                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.018939                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.018939                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.015873                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.015873                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.016077                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.016077                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data        13047                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total        13047                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data        80350                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total        80350                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data        22142                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total        22142                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 21880.106667                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 21880.106667                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           7.485576                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1474                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           27.811321                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     7.485576                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.014620                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.014620                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3127                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3127                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1474                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1474                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1474                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1474                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1474                       # number of overall hits
system.cpu06.icache.overall_hits::total          1474                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           63                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           63                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           63                       # number of overall misses
system.cpu06.icache.overall_misses::total           63                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1763699                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1763699                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1763699                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1763699                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1763699                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1763699                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1537                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1537                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1537                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1537                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1537                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1537                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.040989                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.040989                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.040989                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.040989                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.040989                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.040989                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 27995.222222                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 27995.222222                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 27995.222222                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 27995.222222                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 27995.222222                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 27995.222222                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           10                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           10                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           53                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           53                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1602801                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1602801                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1602801                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1602801                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1602801                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1602801                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.034483                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.034483                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.034483                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.034483                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.034483                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.034483                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 30241.528302                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 30241.528302                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 30241.528302                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 30241.528302                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 30241.528302                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 30241.528302                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  6104                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5604                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             141                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               4293                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3140                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           73.142325                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   165                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          16665                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             2396                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        29515                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      6104                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3305                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       12720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   333                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                    1514                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  50                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            15290                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.052583                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.335981                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  10687     69.90%     69.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    254      1.66%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     98      0.64%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    215      1.41%     73.60% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    174      1.14%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    206      1.35%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    171      1.12%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    343      2.24%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   3142     20.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              15290                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.366277                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.771077                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2195                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                9125                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    1171                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2662                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  137                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                233                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                28638                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  137                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3136                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   545                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1774                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    2855                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                6843                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                28040                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 6746                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.RenamedOperands             45537                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              136173                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          38942                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               39535                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   5994                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   13007                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               4556                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               962                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             261                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            138                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    27400                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                79                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   24078                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             528                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        17350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        15290                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.574755                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.802127                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              3050     19.95%     19.95% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               402      2.63%     22.58% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             11838     77.42%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         15290                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               18739     77.83%     77.83% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                772      3.21%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.03% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               4013     16.67%     97.70% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               554      2.30%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                24078                       # Type of FU issued
system.cpu07.iq.rate                         1.444824                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            63972                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           31639                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        23843                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                24078                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          792                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  137                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   443                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             27482                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                4556                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                962                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               23985                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                3956                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts              91                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       4497                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   4922                       # Number of branches executed
system.cpu07.iew.exec_stores                      541                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.439244                       # Inst execution rate
system.cpu07.iew.wb_sent                        23876                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       23843                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   17824                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   34669                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.430723                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.514119                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          4094                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             112                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        14710                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.585588                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.826891                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         4518     30.71%     30.71% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5315     36.13%     66.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1478     10.05%     76.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1522     10.35%     87.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           40      0.27%     87.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1397      9.50%     97.01% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           47      0.32%     97.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           84      0.57%     97.90% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8          309      2.10%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        14710                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              22635                       # Number of instructions committed
system.cpu07.commit.committedOps                23324                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         4262                       # Number of memory references committed
system.cpu07.commit.loads                        3764                       # Number of loads committed
system.cpu07.commit.membars                        30                       # Number of memory barriers committed
system.cpu07.commit.branches                     4839                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   18603                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 74                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          18291     78.42%     78.42% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           771      3.31%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          3764     16.14%     97.86% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          498      2.14%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           23324                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                 309                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      41559                       # The number of ROB reads
system.cpu07.rob.rob_writes                     55482                       # The number of ROB writes
system.cpu07.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      85975                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     22635                       # Number of Instructions Simulated
system.cpu07.committedOps                       23324                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.736249                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.736249                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.358236                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.358236                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  33175                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 12119                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   83520                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  28146                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  5222                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           7.368322                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              4234                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           66.156250                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     7.368322                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.007196                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.007196                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            8908                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           8908                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3774                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3774                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          457                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          457                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            1                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data         4231                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           4231                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         4233                       # number of overall hits
system.cpu07.dcache.overall_hits::total          4233                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          135                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           27                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           11                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          162                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          162                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          163                       # number of overall misses
system.cpu07.dcache.overall_misses::total          163                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      3457481                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      3457481                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      1736248                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      1736248                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        47000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        47000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      5193729                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      5193729                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      5193729                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      5193729                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         3909                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3909                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          484                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          484                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         4393                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         4393                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         4396                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         4396                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.034536                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.034536                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.055785                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.055785                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.036877                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.036877                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.037079                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037079                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 25610.970370                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 25610.970370                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 64305.481481                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 64305.481481                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4272.727273                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4272.727273                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         4000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 32060.055556                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 32060.055556                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 31863.368098                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 31863.368098                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     1.750000                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           70                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           87                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           87                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           65                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           11                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           75                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           76                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1147519                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1147519                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       458251                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       458251                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      1605770                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      1605770                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      1608270                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      1608270                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.016628                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.016628                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.020661                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.020661                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.017073                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.017073                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.017288                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.017288                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 17654.138462                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 17654.138462                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 45825.100000                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 45825.100000                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  2772.727273                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2772.727273                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 21410.266667                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 21410.266667                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 21161.447368                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 21161.447368                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           7.301330                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1449                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           26.833333                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     7.301330                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.014260                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.014260                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            3082                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           3082                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1449                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1449                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1449                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1449                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1449                       # number of overall hits
system.cpu07.icache.overall_hits::total          1449                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           65                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           65                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           65                       # number of overall misses
system.cpu07.icache.overall_misses::total           65                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1770687                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1770687                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1770687                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1770687                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1770687                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1770687                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1514                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1514                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1514                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1514                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1514                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1514                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.042933                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.042933                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.042933                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.042933                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.042933                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.042933                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 27241.338462                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 27241.338462                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 27241.338462                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 27241.338462                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 27241.338462                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 27241.338462                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           11                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           11                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1472302                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1472302                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1472302                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1472302                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1472302                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1472302                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.035667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.035667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.035667                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.035667                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.035667                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.035667                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 27264.851852                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 27264.851852                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 27264.851852                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 27264.851852                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 27264.851852                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 27264.851852                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  5846                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            5389                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             131                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               4018                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  3022                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           75.211548                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   149                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          16073                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        28467                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      5846                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             3171                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       12082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   313                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                    1455                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            14585                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.070552                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.347292                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  10177     69.78%     69.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    221      1.52%     71.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     93      0.64%     71.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    217      1.49%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    156      1.07%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    199      1.36%     75.85% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    159      1.09%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                    336      2.30%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   3027     20.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              14585                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.363716                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.771107                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2134                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                8644                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    1129                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2550                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  128                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                216                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                27553                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  128                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3043                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   674                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1422                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    2739                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                6579                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                26948                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 6485                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.RenamedOperands             43766                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              130908                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          37572                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               38022                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   5733                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   12461                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               4404                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               921                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             228                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            116                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    26407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                64                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   23247                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             485                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          3981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        16682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        14585                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.593898                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.789470                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              2786     19.10%     19.10% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               351      2.41%     21.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             11448     78.49%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         14585                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               18008     77.46%     77.46% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                772      3.32%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.78% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               3923     16.88%     97.66% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               544      2.34%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                23247                       # Type of FU issued
system.cpu08.iq.rate                         1.446339                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            61562                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           30457                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        22992                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                23247                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          755                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  128                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   427                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   2                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             26474                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                4404                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                921                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           42                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                112                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               23163                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                3866                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts              82                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       4399                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4708                       # Number of branches executed
system.cpu08.iew.exec_stores                      533                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.441112                       # Inst execution rate
system.cpu08.iew.wb_sent                        23024                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       22992                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   17185                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   33398                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.430473                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.514552                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          3919                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             103                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        14030                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.602994                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.830486                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4202     29.95%     29.95% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5119     36.49%     66.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1443     10.29%     76.72% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1445     10.30%     87.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           76      0.54%     87.56% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1315      9.37%     96.94% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           43      0.31%     97.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7           83      0.59%     97.83% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8          304      2.17%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        14030                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              21810                       # Number of instructions committed
system.cpu08.commit.committedOps                22490                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         4135                       # Number of memory references committed
system.cpu08.commit.loads                        3649                       # Number of loads committed
system.cpu08.commit.membars                        29                       # Number of memory barriers committed
system.cpu08.commit.branches                     4635                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   17972                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 73                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          17584     78.19%     78.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           771      3.43%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          3649     16.22%     97.84% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          486      2.16%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           22490                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                 304                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      39875                       # The number of ROB reads
system.cpu08.rob.rob_writes                     53438                       # The number of ROB writes
system.cpu08.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      86567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     21810                       # Number of Instructions Simulated
system.cpu08.committedOps                       22490                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.736956                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.736956                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.356934                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.356934                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  32089                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 11782                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   80673                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  26931                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  5068                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           7.134374                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              4122                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           65.428571                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     7.134374                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.006967                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.006967                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            8653                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           8653                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         3667                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          3667                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          451                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          451                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         4118                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           4118                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         4120                       # number of overall hits
system.cpu08.dcache.overall_hits::total          4120                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          129                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           28                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            5                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          157                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          157                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          158                       # number of overall misses
system.cpu08.dcache.overall_misses::total          158                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      3542496                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      3542496                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      1598500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      1598500                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        20000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        20000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      5140996                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      5140996                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      5140996                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      5140996                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         3796                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         3796                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          479                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          479                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         4275                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         4275                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         4278                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         4278                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.033983                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.033983                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.058455                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.058455                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.036725                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.036725                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.036933                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.036933                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 27461.209302                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 27461.209302                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 57089.285714                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 57089.285714                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         4000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 32745.197452                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 32745.197452                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 32537.949367                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 32537.949367                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               7                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    23.571429                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           66                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           84                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           84                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           63                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            5                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           73                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           74                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           74                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      1217004                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      1217004                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       410500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       410500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      1627504                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      1627504                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      1630004                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      1630004                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.016596                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.016596                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.020877                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.020877                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.017076                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.017076                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.017298                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.017298                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 19317.523810                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 19317.523810                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data        41050                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total        41050                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 22294.575342                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 22294.575342                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 22027.081081                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 22027.081081                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           7.023558                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              1390                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           26.226415                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     7.023558                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.013718                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.013718                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            2963                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           2963                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         1390                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1390                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         1390                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1390                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         1390                       # number of overall hits
system.cpu08.icache.overall_hits::total          1390                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           65                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           65                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           65                       # number of overall misses
system.cpu08.icache.overall_misses::total           65                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1987974                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1987974                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1987974                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1987974                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1987974                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1987974                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         1455                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1455                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         1455                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1455                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         1455                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1455                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.044674                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.044674                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.044674                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.044674                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.044674                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.044674                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 30584.215385                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 30584.215385                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 30584.215385                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 30584.215385                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 30584.215385                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 30584.215385                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           12                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           12                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1624026                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1624026                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1624026                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1624026                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1624026                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1624026                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.036426                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.036426                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.036426                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.036426                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.036426                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.036426                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst        30642                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total        30642                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst        30642                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total        30642                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst        30642                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total        30642                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  5526                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            5041                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             142                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               3737                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2857                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           76.451699                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   155                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          15495                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        27314                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      5526                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             3012                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       11587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   333                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                    1503                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            14165                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.056054                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.334432                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   9917     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    177      1.25%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     99      0.70%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    220      1.55%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    164      1.16%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    214      1.51%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    167      1.18%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    295      2.08%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   2912     20.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              14165                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.356631                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.762762                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2131                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                8351                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    1155                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2391                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  137                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                226                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                26424                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  137                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   2988                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   717                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1529                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    2655                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                6139                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                25805                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 6044                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.RenamedOperands             41430                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              125265                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          35932                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               35606                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   5820                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               55                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   11676                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               4269                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               930                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             240                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            110                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    25158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                77                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   21936                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             518                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          4083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        16954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        14165                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.548606                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.819049                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              2997     21.16%     21.16% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               400      2.82%     23.98% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             10768     76.02%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         14165                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               16894     77.01%     77.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                772      3.52%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.53% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               3751     17.10%     97.63% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               519      2.37%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                21936                       # Type of FU issued
system.cpu09.iq.rate                         1.415682                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            58553                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           29324                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        21680                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                21936                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              3                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          798                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          466                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  137                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   438                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             25238                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                4269                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                930                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               39                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           46                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                122                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               21842                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                3694                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts              92                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       4200                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   4394                       # Number of branches executed
system.cpu09.iew.exec_stores                      506                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.409616                       # Inst execution rate
system.cpu09.iew.wb_sent                        21713                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       21680                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   16242                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31450                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.399161                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.516439                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          4020                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             113                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        13590                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.556439                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.833857                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4376     32.20%     32.20% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         4796     35.29%     67.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1361     10.01%     77.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1350      9.93%     87.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           45      0.33%     87.77% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1239      9.12%     96.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           45      0.33%     97.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           85      0.63%     97.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8          293      2.16%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        13590                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              20521                       # Number of instructions committed
system.cpu09.commit.committedOps                21152                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         3935                       # Number of memory references committed
system.cpu09.commit.loads                        3471                       # Number of loads committed
system.cpu09.commit.membars                        28                       # Number of memory barriers committed
system.cpu09.commit.branches                     4316                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   16944                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 68                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          16446     77.75%     77.75% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           771      3.65%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.40% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          3471     16.41%     97.81% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          464      2.19%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           21152                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                 293                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      38235                       # The number of ROB reads
system.cpu09.rob.rob_writes                     50988                       # The number of ROB writes
system.cpu09.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      87145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     20521                       # Number of Instructions Simulated
system.cpu09.committedOps                       21152                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.755080                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.755080                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.324363                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.324363                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  30278                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 11259                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   76245                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  25077                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  4881                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           7.012618                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              3908                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           62.031746                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     7.012618                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.006848                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.006848                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            8272                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           8272                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         3487                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          3487                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          420                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          420                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            2                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data         3907                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           3907                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         3909                       # number of overall hits
system.cpu09.dcache.overall_hits::total          3909                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          135                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           28                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           13                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          163                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          163                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          164                       # number of overall misses
system.cpu09.dcache.overall_misses::total          164                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      4065987                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      4065987                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      2475500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      2475500                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        56999                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        56999                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      6541487                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      6541487                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      6541487                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      6541487                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         3622                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         3622                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          448                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          448                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         4070                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         4070                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         4073                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         4073                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.037272                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.037272                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.062500                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.062500                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.040049                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.040049                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.040265                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.040265                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 30118.422222                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 30118.422222                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 88410.714286                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 88410.714286                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  4384.538462                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  4384.538462                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         3000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 40131.822086                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 40131.822086                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 39887.115854                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 39887.115854                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    40.200000                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           71                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           89                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           89                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           64                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           74                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           75                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1180510                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1180510                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data       702500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total       702500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        36501                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        36501                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      1883010                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      1883010                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      1885510                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      1885510                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.017670                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.017670                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.022321                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.022321                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.018182                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.018182                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.018414                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.018414                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 18445.468750                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 18445.468750                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data        70250                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total        70250                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  2807.769231                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2807.769231                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         1875                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 25446.081081                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 25446.081081                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 25140.133333                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 25140.133333                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           6.859845                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              1437                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           26.611111                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.859845                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.013398                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.013398                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            3060                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           3060                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         1437                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1437                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         1437                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1437                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         1437                       # number of overall hits
system.cpu09.icache.overall_hits::total          1437                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           66                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           66                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           66                       # number of overall misses
system.cpu09.icache.overall_misses::total           66                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      1725193                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      1725193                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      1725193                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      1725193                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      1725193                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      1725193                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         1503                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1503                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         1503                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1503                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         1503                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1503                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.043912                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.043912                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.043912                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.043912                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.043912                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.043912                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 26139.287879                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 26139.287879                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 26139.287879                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 26139.287879                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 26139.287879                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 26139.287879                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           12                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           12                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           54                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           54                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1467798                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1467798                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1467798                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1467798                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1467798                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1467798                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.035928                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.035928                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.035928                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.035928                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.035928                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.035928                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 27181.444444                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 27181.444444                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 27181.444444                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 27181.444444                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 27181.444444                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 27181.444444                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  5283                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            4798                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             138                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               3476                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2710                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           77.963176                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   160                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          14905                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        26403                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      5283                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2870                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       10968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   325                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                    1519                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            13497                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.089501                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.338490                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   9304     68.93%     68.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    247      1.83%     70.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    105      0.78%     71.54% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    204      1.51%     73.05% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    162      1.20%     74.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    207      1.53%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    168      1.24%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                    358      2.65%     79.68% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   2742     20.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              13497                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.354445                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.771419                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2059                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                7869                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    1155                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2281                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  133                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                228                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                25559                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  133                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   2874                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   686                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1391                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    2589                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                5824                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                24967                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 5734                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             39743                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              121212                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          34776                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               33724                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   6008                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   11087                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               4193                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               940                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             248                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    24332                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   20913                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             553                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          4300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        17780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        13497                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.549455                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.818667                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              2852     21.13%     21.13% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               377      2.79%     23.92% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             10268     76.08%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         13497                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               16026     76.63%     76.63% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                772      3.69%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.32% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               3617     17.30%     97.62% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               498      2.38%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                20913                       # Type of FU issued
system.cpu10.iq.rate                         1.403086                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            55874                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           28714                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        20679                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                20913                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          867                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          499                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  133                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   461                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 117                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             24407                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              16                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                4193                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                940                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 116                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           43                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                121                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               20823                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                3558                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts              88                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       4043                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   4146                       # Number of branches executed
system.cpu10.iew.exec_stores                      485                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.397048                       # Inst execution rate
system.cpu10.iew.wb_sent                        20715                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       20679                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   15524                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   29987                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.387387                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.517691                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          4238                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             109                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        12903                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.558087                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.842172                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4169     32.31%     32.31% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         4537     35.16%     67.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         1298     10.06%     77.53% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1277      9.90%     87.43% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           46      0.36%     87.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1163      9.01%     96.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           44      0.34%     97.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           75      0.58%     97.72% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8          294      2.28%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        12903                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              19502                       # Number of instructions committed
system.cpu10.commit.committedOps                20104                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         3767                       # Number of memory references committed
system.cpu10.commit.loads                        3326                       # Number of loads committed
system.cpu10.commit.membars                        27                       # Number of memory barriers committed
system.cpu10.commit.branches                     4065                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   16142                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 65                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          15566     77.43%     77.43% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           771      3.84%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.26% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          3326     16.54%     97.81% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          441      2.19%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           20104                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                 294                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      36730                       # The number of ROB reads
system.cpu10.rob.rob_writes                     49343                       # The number of ROB writes
system.cpu10.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      87735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     19502                       # Number of Instructions Simulated
system.cpu10.committedOps                       20104                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.764281                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.764281                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.308420                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.308420                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  28907                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 10880                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   72822                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  23625                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  4735                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           6.981499                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              3774                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           58.968750                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     6.981499                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.006818                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.006818                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            7987                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           7987                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         3371                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3371                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          403                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          403                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            2                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data         3774                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           3774                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         3776                       # number of overall hits
system.cpu10.dcache.overall_hits::total          3776                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          135                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           27                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            7                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            4                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          162                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          162                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          163                       # number of overall misses
system.cpu10.dcache.overall_misses::total          163                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      3522718                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      3522718                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      2909495                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      2909495                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        32999                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        32999                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data         8000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total         8000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      6432213                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      6432213                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      6432213                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      6432213                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         3506                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         3506                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          430                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          430                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         3936                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         3936                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         3939                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         3939                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.038505                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038505                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.062791                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.062791                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.041159                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.041159                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.041381                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.041381                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 26094.207407                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 26094.207407                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 107759.074074                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 107759.074074                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  4714.142857                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  4714.142857                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         3000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 39705.018519                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 39705.018519                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 39461.429448                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 39461.429448                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     2.600000                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           70                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           17                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           87                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           87                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           65                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            7                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           75                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           76                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data       706016                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total       706016                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data       851501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total       851501                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        21501                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        21501                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      1557517                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      1557517                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      1560017                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      1560017                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.018540                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.018540                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.019055                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.019055                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.019294                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.019294                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 10861.784615                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 10861.784615                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 85150.100000                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 85150.100000                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  3071.571429                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3071.571429                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         1875                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 20766.893333                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 20766.893333                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 20526.539474                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 20526.539474                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           6.666407                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              1455                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           26.944444                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     6.666407                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.013020                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.013020                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            3092                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           3092                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         1455                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1455                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         1455                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1455                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         1455                       # number of overall hits
system.cpu10.icache.overall_hits::total          1455                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           64                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           64                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           64                       # number of overall misses
system.cpu10.icache.overall_misses::total           64                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1719950                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1719950                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1719950                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1719950                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1719950                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1719950                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         1519                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1519                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         1519                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1519                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         1519                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1519                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.042133                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.042133                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.042133                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.042133                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.042133                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.042133                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 26874.218750                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 26874.218750                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 26874.218750                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 26874.218750                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 26874.218750                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 26874.218750                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           10                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           10                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           54                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1562050                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1562050                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1562050                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1562050                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1562050                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1562050                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.035550                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.035550                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.035550                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.035550                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.035550                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.035550                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28926.851852                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28926.851852                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28926.851852                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28926.851852                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28926.851852                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28926.851852                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  5004                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            4539                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             138                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               3197                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  2567                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           80.294026                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   150                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          14329                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        25274                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      5004                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2717                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       10370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   321                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                    1489                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            12924                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.087125                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.338147                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   8917     69.00%     69.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    236      1.83%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     99      0.77%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    193      1.49%     73.08% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    159      1.23%     74.31% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    184      1.42%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    165      1.28%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    353      2.73%     79.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   2618     20.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              12924                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.349222                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.763836                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   2025                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                7467                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    1135                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2168                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  129                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                220                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                24505                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 130                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  129                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2795                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                   783                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1197                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    2502                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                5518                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                23983                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 5433                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             37978                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              116491                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          33482                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               32033                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   5937                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               48                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   10584                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               4078                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               925                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             231                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            101                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    23380                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                66                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   19957                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             545                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          4294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        17740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        12924                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.544181                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.822372                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              2767     21.41%     21.41% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               357      2.76%     24.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9800     75.83%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         12924                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               15220     76.26%     76.26% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                772      3.87%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.13% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               3483     17.45%     97.58% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               482      2.42%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                19957                       # Type of FU issued
system.cpu11.iq.rate                         1.392770                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            53381                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           27746                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        19733                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                19957                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          884                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          507                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  129                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   461                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 217                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             23449                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                4078                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                925                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 216                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           42                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                119                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               19874                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                3427                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts              81                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       3896                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   3914                       # Number of branches executed
system.cpu11.iew.exec_stores                      469                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.386977                       # Inst execution rate
system.cpu11.iew.wb_sent                        19770                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       19733                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   14830                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   28576                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.377137                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.518967                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          4233                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             107                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        12334                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.552781                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.854103                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4067     32.97%     32.97% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         4264     34.57%     67.54% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1245     10.09%     77.64% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1218      9.88%     87.51% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           21      0.17%     87.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1113      9.02%     96.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           40      0.32%     97.03% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           73      0.59%     97.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          293      2.38%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        12334                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              18579                       # Number of instructions committed
system.cpu11.commit.committedOps                19152                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         3612                       # Number of memory references committed
system.cpu11.commit.loads                        3194                       # Number of loads committed
system.cpu11.commit.membars                        26                       # Number of memory barriers committed
system.cpu11.commit.branches                     3839                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   15411                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 62                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          14769     77.11%     77.11% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           771      4.03%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.14% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          3194     16.68%     97.82% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          418      2.18%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           19152                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 293                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      35218                       # The number of ROB reads
system.cpu11.rob.rob_writes                     47425                       # The number of ROB writes
system.cpu11.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      88311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     18579                       # Number of Instructions Simulated
system.cpu11.committedOps                       19152                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.771247                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.771247                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.296601                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.296601                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  27649                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 10496                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   69579                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  22317                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  4573                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           6.971036                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              3638                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              65                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           55.969231                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     6.971036                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.006808                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.006808                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.063477                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            7690                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           7690                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3253                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3253                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          385                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          385                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data         3638                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           3638                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         3640                       # number of overall hits
system.cpu11.dcache.overall_hits::total          3640                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          132                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           27                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          159                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          159                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          160                       # number of overall misses
system.cpu11.dcache.overall_misses::total          160                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      3379487                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      3379487                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3057000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3057000                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        12000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      6436487                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      6436487                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      6436487                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      6436487                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         3385                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         3385                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          412                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          412                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         3797                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         3797                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         3800                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         3800                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.038996                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038996                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.065534                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.065534                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.041875                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.041875                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.042105                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.042105                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 25602.174242                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 25602.174242                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 113222.222222                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 113222.222222                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         4000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  4166.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 40481.050314                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 40481.050314                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 40228.043750                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 40228.043750                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           67                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           17                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           84                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           84                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           65                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           75                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           76                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data       591511                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total       591511                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data       898000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total       898000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      1489511                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      1489511                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      1492011                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      1492011                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.019202                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.019202                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.024272                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.019752                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.019752                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.020000                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.020000                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data  9100.169231                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total  9100.169231                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data        89800                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total        89800                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 19860.146667                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 19860.146667                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 19631.723684                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 19631.723684                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           6.611560                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              1423                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           24.964912                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     6.611560                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.012913                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.012913                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            3035                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           3035                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         1423                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1423                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         1423                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1423                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         1423                       # number of overall hits
system.cpu11.icache.overall_hits::total          1423                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           66                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           66                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           66                       # number of overall misses
system.cpu11.icache.overall_misses::total           66                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1752701                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1752701                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1752701                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1752701                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1752701                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1752701                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         1489                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         1489                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         1489                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         1489                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         1489                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         1489                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.044325                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.044325                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.044325                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.044325                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.044325                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.044325                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 26556.075758                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 26556.075758                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 26556.075758                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 26556.075758                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 26556.075758                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 26556.075758                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            9                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            9                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           57                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           57                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1598299                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1598299                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1598299                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1598299                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1598299                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1598299                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.038281                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.038281                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.038281                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.038281                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.038281                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.038281                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 28040.333333                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 28040.333333                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 28040.333333                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 28040.333333                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 28040.333333                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 28040.333333                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  4458                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            4036                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             149                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               2840                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2280                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.281690                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   137                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          13737                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2399                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        23908                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      4458                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2417                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        9796                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   339                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    1526                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            12372                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.064096                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.294140                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   8410     67.98%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    381      3.08%     71.06% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     87      0.70%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    191      1.54%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    157      1.27%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    195      1.58%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    142      1.15%     77.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    518      4.19%     81.48% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   2291     18.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              12372                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.324525                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.740409                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1921                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                7213                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    1228                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1870                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  140                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                202                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                23075                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  140                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2608                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1224                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1287                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    2381                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                4732                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                22426                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 4651                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             34500                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              108961                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          31595                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               27915                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   6581                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               44                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    9195                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               3933                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               974                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             196                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             67                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    21596                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   17747                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             592                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          4787                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        19959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        12372                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.434449                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.880906                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3280     26.51%     26.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               437      3.53%     30.04% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              8655     69.96%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         12372                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               13332     75.12%     75.12% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                772      4.35%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               3212     18.10%     97.57% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               431      2.43%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                17747                       # Type of FU issued
system.cpu12.iq.rate                         1.291912                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            48456                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           26447                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        17515                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                17747                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1053                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          593                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           21                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  140                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   527                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 504                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             21656                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                3933                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                974                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 503                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                131                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               17674                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                3163                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts              71                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       3583                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   3369                       # Number of branches executed
system.cpu12.iew.exec_stores                      420                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.286598                       # Inst execution rate
system.cpu12.iew.wb_sent                        17549                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       17515                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   13182                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   25189                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.275024                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.523324                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          4728                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        11705                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.440923                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.841029                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4436     37.90%     37.90% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         3744     31.99%     69.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1140      9.74%     79.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1024      8.75%     88.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           23      0.20%     88.57% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          959      8.19%     96.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           44      0.38%     97.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           61      0.52%     97.66% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          274      2.34%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        11705                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              16360                       # Number of instructions committed
system.cpu12.commit.committedOps                16866                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         3261                       # Number of memory references committed
system.cpu12.commit.loads                        2880                       # Number of loads committed
system.cpu12.commit.membars                        23                       # Number of memory barriers committed
system.cpu12.commit.branches                     3290                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   13663                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 55                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          12834     76.09%     76.09% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           771      4.57%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.67% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          2880     17.08%     97.74% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          381      2.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           16866                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 274                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      32843                       # The number of ROB reads
system.cpu12.rob.rob_writes                     43923                       # The number of ROB writes
system.cpu12.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      88903                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     16360                       # Number of Instructions Simulated
system.cpu12.committedOps                       16866                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.839670                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.839670                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.190944                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.190944                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  24670                       # number of integer regfile reads
system.cpu12.int_regfile_writes                  9640                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   62136                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  19138                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  4238                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           6.560065                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              3330                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           52.031250                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     6.560065                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.006406                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.006406                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            7083                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           7083                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         2986                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          2986                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          344                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          344                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data         3330                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           3330                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         3332                       # number of overall hits
system.cpu12.dcache.overall_hits::total          3332                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          128                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           27                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            8                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          155                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          155                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          156                       # number of overall misses
system.cpu12.dcache.overall_misses::total          156                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      4361002                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      4361002                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3771750                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3771750                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        34497                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        34497                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      8132752                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      8132752                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      8132752                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      8132752                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         3114                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         3114                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          371                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          371                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         3485                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         3485                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         3488                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         3488                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.041105                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.041105                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.072776                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.072776                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.044476                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.044476                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.044725                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.044725                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 34070.328125                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 34070.328125                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 139694.444444                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 139694.444444                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  4312.125000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  4312.125000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         3000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 52469.367742                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 52469.367742                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 52133.025641                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 52133.025641                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          158                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           64                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           17                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           81                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           81                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           64                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           74                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           75                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data       725749                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total       725749                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1184250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1184250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        21503                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        21503                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      1909999                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      1909999                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      1912499                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      1912499                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020552                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020552                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.026954                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.021234                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.021234                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.021502                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.021502                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 11339.828125                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 11339.828125                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data       118425                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total       118425                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  2687.875000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2687.875000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         1875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 25810.797297                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 25810.797297                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 25499.986667                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 25499.986667                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           6.323690                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              1459                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           25.596491                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     6.323690                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.012351                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.012351                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            3109                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           3109                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         1459                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1459                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         1459                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1459                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         1459                       # number of overall hits
system.cpu12.icache.overall_hits::total          1459                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           67                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           67                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           67                       # number of overall misses
system.cpu12.icache.overall_misses::total           67                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2058739                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2058739                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2058739                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2058739                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2058739                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2058739                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         1526                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         1526                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         1526                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         1526                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         1526                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         1526                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.043906                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.043906                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.043906                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.043906                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.043906                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.043906                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 30727.447761                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 30727.447761                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 30727.447761                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 30727.447761                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 30727.447761                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 30727.447761                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           10                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           10                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           57                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           57                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1755261                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1755261                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1755261                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1755261                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1755261                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1755261                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.037353                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.037353                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.037353                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.037353                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.037353                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.037353                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 30794.052632                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 30794.052632                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 30794.052632                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 30794.052632                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 30794.052632                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 30794.052632                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  4373                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            3950                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             152                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               2601                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  2229                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           85.697809                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   141                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          13161                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        23598                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      4373                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             2370                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        9039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   343                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                    1497                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            11553                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.181598                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.354012                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   7657     66.28%     66.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    367      3.18%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     93      0.80%     70.26% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    166      1.44%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    185      1.60%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    169      1.46%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    148      1.28%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    464      4.02%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   2304     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              11553                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.332270                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.793025                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1906                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                6441                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    1232                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1833                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  141                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                193                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                22699                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  141                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2561                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   722                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1166                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    2365                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4598                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                22101                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 4520                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    5                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             33961                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              107474                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          31170                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               27213                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6744                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8931                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               3919                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               946                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             206                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             78                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    21256                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                56                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   17378                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             645                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          4809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        20075                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        11553                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.504198                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.841491                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              2646     22.90%     22.90% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               436      3.77%     26.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              8471     73.32%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         11553                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               13004     74.83%     74.83% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                772      4.44%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               3171     18.25%     97.52% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               431      2.48%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                17378                       # Type of FU issued
system.cpu13.iq.rate                         1.320416                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            46952                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           26127                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        17154                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                17378                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1078                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          563                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  141                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   528                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 101                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             21315                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                3919                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                946                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 100                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           40                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           96                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                136                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               17312                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                3127                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts              64                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       3548                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   3277                       # Number of branches executed
system.cpu13.iew.exec_stores                      421                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.315402                       # Inst execution rate
system.cpu13.iew.wb_sent                        17190                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       17154                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   12923                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   24709                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.303396                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.523008                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          4749                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             122                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        10884                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.516262                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.846148                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         3736     34.33%     34.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         3676     33.77%     68.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1125     10.34%     78.44% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1030      9.46%     87.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           55      0.51%     88.40% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          895      8.22%     96.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           43      0.40%     97.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           58      0.53%     97.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          266      2.44%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        10884                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              15988                       # Number of instructions committed
system.cpu13.commit.committedOps                16503                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         3224                       # Number of memory references committed
system.cpu13.commit.loads                        2841                       # Number of loads committed
system.cpu13.commit.membars                        24                       # Number of memory barriers committed
system.cpu13.commit.branches                     3197                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   13394                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 56                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          12508     75.79%     75.79% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           771      4.67%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          2841     17.22%     97.68% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          383      2.32%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           16503                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 266                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      31688                       # The number of ROB reads
system.cpu13.rob.rob_writes                     43241                       # The number of ROB writes
system.cpu13.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      89479                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     15988                       # Number of Instructions Simulated
system.cpu13.committedOps                       16503                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.823180                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.823180                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.214801                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.214801                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  24176                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  9507                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   60942                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  18608                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  4210                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           6.399451                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              3292                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              63                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           52.253968                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     6.399451                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.006249                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.006249                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.061523                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            7006                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           7006                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         2943                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          2943                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          348                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          348                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data         3291                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           3291                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         3293                       # number of overall hits
system.cpu13.dcache.overall_hits::total          3293                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          131                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          131                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           28                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            5                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          159                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          159                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          160                       # number of overall misses
system.cpu13.dcache.overall_misses::total          160                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      3613000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      3613000                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3187750                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3187750                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        25499                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        25499                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      6800750                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      6800750                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      6800750                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      6800750                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         3074                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         3074                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          376                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         3450                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         3450                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         3453                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         3453                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.042615                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.042615                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.074468                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.074468                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.046087                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.046087                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.046337                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.046337                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 27580.152672                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 27580.152672                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 113848.214286                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 113848.214286                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  5099.800000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  5099.800000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         3000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 42772.012579                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 42772.012579                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 42504.687500                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 42504.687500                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           65                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           83                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           83                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           66                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           76                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           77                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data       745500                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total       745500                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data       941250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total       941250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        17001                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        17001                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      1686750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      1686750                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      1689250                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      1689250                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.021470                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.021470                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.026596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.026596                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.022029                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.022029                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.022299                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.022299                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 11295.454545                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 11295.454545                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data        94125                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total        94125                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  3400.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3400.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         1875                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 22194.078947                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 22194.078947                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 21938.311688                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 21938.311688                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           6.136872                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              1429                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           25.070175                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     6.136872                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.011986                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.011986                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            3051                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           3051                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         1429                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1429                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         1429                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1429                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         1429                       # number of overall hits
system.cpu13.icache.overall_hits::total          1429                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           68                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           68                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           68                       # number of overall misses
system.cpu13.icache.overall_misses::total           68                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1968471                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1968471                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1968471                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1968471                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1968471                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1968471                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         1497                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1497                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         1497                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1497                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         1497                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1497                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.045424                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.045424                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.045424                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.045424                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.045424                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.045424                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 28948.102941                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 28948.102941                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 28948.102941                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 28948.102941                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 28948.102941                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 28948.102941                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           57                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1556268                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1556268                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1556268                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1556268                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1556268                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1556268                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.038076                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.038076                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.038076                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.038076                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.038076                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.038076                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 27302.947368                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 27302.947368                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 27302.947368                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 27302.947368                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 27302.947368                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 27302.947368                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  3996                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            3669                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             149                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               2347                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  2074                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           88.368130                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   122                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          12617                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2253                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        22683                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      3996                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2196                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        8823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   333                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    1463                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            11250                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.134400                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.370172                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   7741     68.81%     68.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    152      1.35%     70.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     86      0.76%     70.92% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    134      1.19%     72.12% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    211      1.88%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    151      1.34%     75.33% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    130      1.16%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    253      2.25%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   2392     21.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              11250                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.316716                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.797812                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   1838                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                6341                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    1230                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1704                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  137                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                152                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                21722                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  137                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2441                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  1033                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1127                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    2287                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                4225                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                21161                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 4139                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             32158                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              103069                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          30094                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               25182                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   6972                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8139                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               3838                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               889                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             256                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             91                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    20181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                59                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   16156                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             619                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          4889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        20809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        11250                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.436089                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.876626                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              2939     26.12%     26.12% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               466      4.14%     30.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              7845     69.73%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         11250                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               12014     74.36%     74.36% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                772      4.78%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.14% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               2986     18.48%     97.62% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               384      2.38%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                16156                       # Type of FU issued
system.cpu14.iq.rate                         1.280495                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            44179                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           25135                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        15957                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                16156                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1161                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          536                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  137                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   539                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 407                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             20243                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                3838                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                889                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 406                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                133                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               16093                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                2945                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts              61                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       3320                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   2994                       # Number of branches executed
system.cpu14.iew.exec_stores                      375                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.275501                       # Inst execution rate
system.cpu14.iew.wb_sent                        15988                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       15957                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   12060                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   22936                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.264722                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.525811                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          4829                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        10574                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.451768                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.835444                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         3917     37.04%     37.04% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         3436     32.49%     69.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1054      9.97%     79.51% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          950      8.98%     88.49% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           36      0.34%     88.83% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          827      7.82%     96.65% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           53      0.50%     97.15% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           48      0.45%     97.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          253      2.39%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        10574                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              14894                       # Number of instructions committed
system.cpu14.commit.committedOps                15351                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         3030                       # Number of memory references committed
system.cpu14.commit.loads                        2677                       # Number of loads committed
system.cpu14.commit.membars                        22                       # Number of memory barriers committed
system.cpu14.commit.branches                     2928                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   12501                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 50                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          11550     75.24%     75.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           771      5.02%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          2677     17.44%     97.70% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          353      2.30%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           15351                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 253                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      30345                       # The number of ROB reads
system.cpu14.rob.rob_writes                     41104                       # The number of ROB writes
system.cpu14.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      90023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     14894                       # Number of Instructions Simulated
system.cpu14.committedOps                       15351                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.847120                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.847120                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.180471                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.180471                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  22590                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  8968                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   56808                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  17095                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  3972                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           6.207284                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              3082                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              64                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           48.156250                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     6.207284                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.006062                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.006062                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            6596                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           6596                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         2769                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          2769                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          313                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          313                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data         3082                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           3082                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         3084                       # number of overall hits
system.cpu14.dcache.overall_hits::total          3084                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          129                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           27                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           27                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            9                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          156                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          156                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          157                       # number of overall misses
system.cpu14.dcache.overall_misses::total          157                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3659996                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3659996                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3218500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3218500                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        38496                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        38496                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data         9500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total         9500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      6878496                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      6878496                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      6878496                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      6878496                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         2898                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         2898                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          340                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          340                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         3238                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         3238                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         3241                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         3241                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.044513                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.044513                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.079412                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.079412                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.818182                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.048178                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.048178                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.048442                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.048442                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 28372.062016                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 28372.062016                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 119203.703704                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 119203.703704                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  4277.333333                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  4277.333333                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 44092.923077                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 44092.923077                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 43812.076433                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 43812.076433                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           65                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           17                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           82                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           82                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           64                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           74                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           74                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           75                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data       722002                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total       722002                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data       962750                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total       962750                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        24004                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        24004                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total         8000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      1684752                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      1684752                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      1687252                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      1687252                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022084                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022084                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.022854                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.022854                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.023141                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.023141                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 11281.281250                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 11281.281250                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data        96275                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total        96275                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  2667.111111                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2667.111111                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 22766.918919                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 22766.918919                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 22496.693333                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 22496.693333                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           5.585236                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              1399                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           26.396226                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     5.585236                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.010909                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.010909                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            2979                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           2979                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         1399                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1399                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         1399                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1399                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         1399                       # number of overall hits
system.cpu14.icache.overall_hits::total          1399                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           64                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           64                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           64                       # number of overall misses
system.cpu14.icache.overall_misses::total           64                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1795748                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1795748                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1795748                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1795748                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1795748                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1795748                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         1463                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1463                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         1463                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1463                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         1463                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1463                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.043746                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.043746                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.043746                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.043746                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.043746                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.043746                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 28058.562500                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 28058.562500                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 28058.562500                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 28058.562500                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 28058.562500                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 28058.562500                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           11                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           11                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           53                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           53                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           53                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1498252                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1498252                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1498252                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1498252                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1498252                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1498252                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.036227                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.036227                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.036227                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.036227                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.036227                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.036227                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 28268.905660                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 28268.905660                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 28268.905660                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 28268.905660                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 28268.905660                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 28268.905660                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  3620                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            3229                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             136                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               3282                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1821                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           55.484461                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   161                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          12261                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        20061                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      3620                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             1982                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        8425                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   313                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    1427                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  50                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            10869                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.973595                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.260235                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   7581     69.75%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    256      2.36%     72.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    154      1.42%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    107      0.98%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    113      1.04%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    174      1.60%     77.15% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    152      1.40%     78.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    324      2.98%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   2008     18.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              10869                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.295245                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.636163                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1907                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                6203                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    1057                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1575                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  127                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                184                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                19265                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  127                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2461                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   718                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1663                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    2057                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3843                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                18816                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 3761                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                    6                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands             28662                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               91609                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          26559                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               23177                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   5485                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    7467                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               3567                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               747                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             171                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             73                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    18202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   14944                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             553                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          4021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        16631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        10869                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.374919                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.902864                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              3156     29.04%     29.04% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               482      4.43%     33.47% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              7231     66.53%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         10869                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               10995     73.57%     73.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                772      5.17%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.74% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               2799     18.73%     97.47% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               378      2.53%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                14944                       # Type of FU issued
system.cpu15.iq.rate                         1.218824                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            41310                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           22311                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        14789                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                14944                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1040                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  127                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   433                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 206                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             18283                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                3567                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                747                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 205                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                114                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               14894                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                2765                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts              50                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       3137                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   2697                       # Number of branches executed
system.cpu15.iew.exec_stores                      372                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.214746                       # Inst execution rate
system.cpu15.iew.wb_sent                        14829                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       14789                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   11147                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   21001                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.206182                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.530784                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          3954                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             107                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        10308                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.383295                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.819032                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4108     39.85%     39.85% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         3208     31.12%     70.97% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          991      9.61%     80.59% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          889      8.62%     89.21% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           25      0.24%     89.45% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          748      7.26%     96.71% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           55      0.53%     97.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           40      0.39%     97.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          244      2.37%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        10308                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              13823                       # Number of instructions committed
system.cpu15.commit.committedOps                14259                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         2876                       # Number of memory references committed
system.cpu15.commit.loads                        2527                       # Number of loads committed
system.cpu15.commit.membars                        21                       # Number of memory barriers committed
system.cpu15.commit.branches                     2655                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   11677                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 47                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          10612     74.42%     74.42% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           771      5.41%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.83% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          2527     17.72%     97.55% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          349      2.45%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           14259                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 244                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      28108                       # The number of ROB reads
system.cpu15.rob.rob_writes                     37057                       # The number of ROB writes
system.cpu15.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      90379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     13823                       # Number of Instructions Simulated
system.cpu15.committedOps                       14259                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.887000                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.887000                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.127396                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.127396                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  21071                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  8508                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   52803                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  15432                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  3916                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           6.483365                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              2932                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              70                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           41.885714                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     6.483365                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.006331                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.006331                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            6270                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           6270                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         2620                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          2620                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          304                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          304                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            1                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         2924                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           2924                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         2926                       # number of overall hits
system.cpu15.dcache.overall_hits::total          2926                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          116                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           28                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           13                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          144                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          144                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          145                       # number of overall misses
system.cpu15.dcache.overall_misses::total          145                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      1571996                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      1571996                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      1913250                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      1913250                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        81496                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        81496                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        10500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        10500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      3485246                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      3485246                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      3485246                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      3485246                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         2736                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         2736                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          332                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          332                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         3068                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         3068                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         3071                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         3071                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.042398                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.042398                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.084337                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.084337                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.046936                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.046936                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.047216                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.047216                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 13551.689655                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 13551.689655                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 68330.357143                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 68330.357143                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  6268.923077                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  6268.923077                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         2400                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 24203.097222                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 24203.097222                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 24036.179310                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 24036.179310                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           51                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           16                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           67                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           67                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           65                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           13                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           77                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           77                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           78                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data       699002                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total       699002                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       542250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       542250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        60004                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        60004                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      1241252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      1241252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      1243752                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      1243752                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.023757                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.023757                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.036145                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.036145                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.025098                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.025098                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.025399                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.025399                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 10753.876923                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 10753.876923                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 45187.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 45187.500000                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  4615.692308                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4615.692308                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         1500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 16120.155844                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 16120.155844                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 15945.538462                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 15945.538462                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           5.095982                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              1368                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           26.823529                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     5.095982                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.009953                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.009953                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            2905                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           2905                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         1368                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          1368                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         1368                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           1368                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         1368                       # number of overall hits
system.cpu15.icache.overall_hits::total          1368                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           59                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           59                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           59                       # number of overall misses
system.cpu15.icache.overall_misses::total           59                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1488250                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1488250                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1488250                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1488250                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1488250                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1488250                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         1427                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         1427                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         1427                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         1427                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         1427                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         1427                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.041345                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.041345                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.041345                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.041345                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.041345                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.041345                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 25224.576271                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 25224.576271                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 25224.576271                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 25224.576271                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 25224.576271                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 25224.576271                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1354250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1354250                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1354250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1354250                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1354250                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1354250                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.035739                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.035739                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.035739                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.035739                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.035739                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.035739                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 26553.921569                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 26553.921569                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 26553.921569                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 26553.921569                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 26553.921569                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 26553.921569                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   394.101637                       # Cycle average of tags in use
system.l2.tags.total_refs                         926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       668                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.386228                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.230427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      307.894392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       75.970465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        3.179394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.169719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        0.706386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.345236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.169929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.062320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        0.061993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.745275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.324386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.131148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.110566                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.009396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012027                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           668                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020386                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18093                       # Number of tag accesses
system.l2.tags.data_accesses                    18093                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                101                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                 36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                  9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     940                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               24                       # number of Writeback hits
system.l2.Writeback_hits::total                    24                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                  38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                   9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                  10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                  11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                  12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::total                      942                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                101                       # number of overall hits
system.l2.overall_hits::cpu00.data                 38                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 18                       # number of overall hits
system.l2.overall_hits::cpu01.data                  9                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 25                       # number of overall hits
system.l2.overall_hits::cpu02.data                 10                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 33                       # number of overall hits
system.l2.overall_hits::cpu03.data                 10                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 38                       # number of overall hits
system.l2.overall_hits::cpu04.data                 10                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu05.data                 12                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu06.data                 11                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu07.data                 11                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 42                       # number of overall hits
system.l2.overall_hits::cpu08.data                 12                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu09.data                 11                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu10.data                 11                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu11.data                 12                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu12.data                 12                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu13.data                 12                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu14.data                 12                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu15.data                 13                       # number of overall hits
system.l2.overall_hits::total                     942                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              503                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              125                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               33                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   813                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data            280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 341                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               503                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data               405                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1154                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              503                       # number of overall misses
system.l2.overall_misses::cpu00.data              405                       # number of overall misses
system.l2.overall_misses::cpu01.inst               33                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               27                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               21                       # number of overall misses
system.l2.overall_misses::cpu03.data                6                       # number of overall misses
system.l2.overall_misses::cpu04.inst               15                       # number of overall misses
system.l2.overall_misses::cpu04.data                6                       # number of overall misses
system.l2.overall_misses::cpu05.inst               11                       # number of overall misses
system.l2.overall_misses::cpu05.data                5                       # number of overall misses
system.l2.overall_misses::cpu06.inst               10                       # number of overall misses
system.l2.overall_misses::cpu06.data                5                       # number of overall misses
system.l2.overall_misses::cpu07.inst                9                       # number of overall misses
system.l2.overall_misses::cpu07.data                5                       # number of overall misses
system.l2.overall_misses::cpu08.inst               11                       # number of overall misses
system.l2.overall_misses::cpu08.data                5                       # number of overall misses
system.l2.overall_misses::cpu09.inst                9                       # number of overall misses
system.l2.overall_misses::cpu09.data                5                       # number of overall misses
system.l2.overall_misses::cpu10.inst                9                       # number of overall misses
system.l2.overall_misses::cpu10.data                5                       # number of overall misses
system.l2.overall_misses::cpu11.inst               10                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.inst                4                       # number of overall misses
system.l2.overall_misses::cpu12.data                5                       # number of overall misses
system.l2.overall_misses::cpu13.inst                2                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                1                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::total                  1154                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38466000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     10177750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3080750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       195000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2270000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data       103000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1789500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       174000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1321250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       145500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1010500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data        71000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1001250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data        82500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       846750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        33000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst      1046000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data        70500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       850250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data        43500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       936000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data        14500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       953750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       363250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       206250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst        68750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        65320500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data     23649750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       766250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       567000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       760000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       755750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       604250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       434750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       388000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       677000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       821750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       870500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      1024250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       780750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       801750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       454999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34130749                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data     33827500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3080750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data       961250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2270000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1789500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1321250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       901250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       675250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1001250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       846750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       467750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      1046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       850250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       836250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       953750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       363250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      1024250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       206250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       780750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       801750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst        68750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       454999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99451249                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38466000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data     33827500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3080750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data       961250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2270000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       670000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1789500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       934000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1321250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       901250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1010500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       675250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1001250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       856500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       846750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       467750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      1046000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       458500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       850250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       720500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       936000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       836250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       953750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       870500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       363250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      1024250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       206250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       780750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       801750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst        68750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       454999                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99451249                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1753                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           24                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                24                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data          282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               343                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             604                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data             443                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data              15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data              16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2096                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            604                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data            443                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data             15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data             16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2096                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.832781                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.776398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.647059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.181818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.519231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.388889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.283019                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.188679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.207547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.175439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.070175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.035088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.463776                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846154                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.992908                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994169                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.832781                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.914221                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.647059                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.519231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.388889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.283019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.188679                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.207547                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.175439                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.070175                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.035088                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.235294                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.550573                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.832781                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.914221                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.647059                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.519231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.283019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.188679                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.207547                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.175439                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.070175                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.035088                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.550573                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76473.161034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data        81422                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 93356.060606                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        97500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 84074.074074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data       103000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 85214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        87000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 88083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        72750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 91863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data        71000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst       100125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 94083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        33000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 95090.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data        70500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 94472.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        43500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst       104000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data        14500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst        95375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 90812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst       103125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        68750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80345.018450                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 84463.392857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 191562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       141750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       190000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 188937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 151062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       193500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 108687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data        97000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       169250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 205437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       217625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       204850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 195187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 200437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 113749.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100090.173021                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76473.161034                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 83524.691358                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 93356.060606                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 160208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 84074.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       134000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 85214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 155666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 88083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 150208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 91863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       135050                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst       100125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       171300                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 94083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data        93550                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 95090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data        91700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 94472.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       144100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst       104000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data       167250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst        95375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data       217625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 90812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       204850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       103125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 195187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 200437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        68750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 113749.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86179.591854                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76473.161034                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 83524.691358                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 93356.060606                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 160208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 84074.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       134000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 85214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 155666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 88083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 150208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 91863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       135050                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst       100125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       171300                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 94083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data        93550                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 95090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data        91700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 94472.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       144100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst       104000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data       167250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst        95375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data       217625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 90812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       204850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       103125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 195187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 200437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        68750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 113749.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86179.591854                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1374                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   171.750000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                163                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 163                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                163                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          495                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          110                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              650                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data          280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            341                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data          390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data          390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              991                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     31580000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      7746750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1558000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data        91500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       376750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       731500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst       263500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       211000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42938750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       196511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       196511                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data     20151750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       714750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       517500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       710000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       704750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       554250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       383750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       336000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       770750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       961250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       729250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       751250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       404499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29856249                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     31580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data     27898500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       806250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       376750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       517500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       710000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       704750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       554250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       383750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       731500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       336000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       625500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       770750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst       263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       819000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       211000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       961250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       729250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       751250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       404499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     72794999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     31580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data     27898500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       806250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       376750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       517500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       710000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       704750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       554250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       383750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       731500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       336000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       625500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       770750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst       263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       819000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       211000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       961250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       729250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       751250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       404499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     72794999                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.819536                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.683230                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.372549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.090909                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.037037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.150943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.070175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.370793                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.992908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994169                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.819536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.880361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.372549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.037037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.150943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.070175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.819536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.880361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.372549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.037037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.150943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.070175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472805                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 63797.979798                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data        70425                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        82000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        91500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 94187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst 91437.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        65875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst 70333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66059.615385                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 17864.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17864.636364                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 71970.535714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 178687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       129375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       177500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 176187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 138562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data       180500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 95937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data        84000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       156375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 192687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data       204750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data       192250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 182312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 187812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 101124.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87554.982405                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 63797.979798                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 71534.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        82000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data       161250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 94187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       129375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       177500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 176187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 138562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data       158400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 95937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 91437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data        84000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       156375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 192687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        65875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data       204750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 70333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       192250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 182312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 187812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 101124.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73456.103935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 63797.979798                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 71534.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        82000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data       161250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 94187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       129375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       177500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 176187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 138562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data       158400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 95937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 91437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data        84000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       156375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 192687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        65875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data       204750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 70333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       192250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 182312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 187812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 101124.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73456.103935                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 649                       # Transaction distribution
system.membus.trans_dist::ReadResp                648                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              13                       # Transaction distribution
system.membus.trans_dist::ReadExReq               341                       # Transaction distribution
system.membus.trans_dist::ReadExResp              341                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        63296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoop_fanout::samples              1067                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1067                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1231251                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5286737                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2689                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2687                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              31                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            48                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             79                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side          950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side           97                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side          103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side          113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  5332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        38528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 135552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1088                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             3231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                  3231    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3231                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1642492                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            999965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            762988                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83689                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            138743                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             87434                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            119493                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            89435                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           135994                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            85191                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           132244                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            84956                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           135745                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            83199                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           119992                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            84198                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           133730                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            81474                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy           121996                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            84202                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy           137489                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            84450                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy           129482                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            88701                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy           121489                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            87739                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy           127998                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            87732                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy           126249                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            80748                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy           129744                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            76750                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy           140244                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
