<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="Asic" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/asic_core C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/asic_core C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v/logic_chip - logic_module</ClosedNode>
         <ClosedNode>/func_sigma0 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/func_sigma0 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|func_sigma0.v</ClosedNode>
         <ClosedNode>/func_sigma1 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/func_sigma1 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|func_sigma1.v</ClosedNode>
         <ClosedNode>/func_t1 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/func_t1 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|func_t1.v</ClosedNode>
         <ClosedNode>/func_t2 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/func_t2 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|func_t2.v</ClosedNode>
         <ClosedNode>/logic_module C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/logic_module C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|logic_module.v</ClosedNode>
         <ClosedNode>/logic_module C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic|source|logic_module.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>main_block (C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic2/Asic/main_block.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >8</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001ca000000020000000000000000000000000200000064ffffffff000000810000000300000002000001ca0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>main_block (C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic2/Asic/main_block.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000017c000000010000000100000000000000000000000064ffffffff0000008100000000000000010000017c0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000000000000001000000000000000000000000000000000000019f000000040101000100000000000000000000000064ffffffff0000008100000000000000040000003d00000001000000000000002100000001000000000000005d0000000100000000000000e40000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>..\source\func_ch.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000000f8000000010001000100000000000000000000000064ffffffff000000810000000000000001000000f80000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff0000000000000002000001010000008b01000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Implement Design/Map/Generate Post-Map Static Timing</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route/Back-annotate Pin Locations</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route/Generate IBIS Model</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route/Generate Post-Place &amp; Route Static Timing</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>View RTL Schematic</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >6</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000016b000000010000000100000000000000000000000064ffffffff0000008100000000000000010000016b0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>View RTL Schematic</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/asic_core C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic|source|asic_core.v</ClosedNode>
         <ClosedNode>/asic_core_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|asic_core_tb.v</ClosedNode>
         <ClosedNode>/func_Ma_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|func_Ma_tb.v</ClosedNode>
         <ClosedNode>/func_ch_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|func_ch_tb.v</ClosedNode>
         <ClosedNode>/func_sigma0_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|func_sigma0_tb.v</ClosedNode>
         <ClosedNode>/func_sigma1 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/func_sigma1_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|func_sigma1_tb.v</ClosedNode>
         <ClosedNode>/func_t1 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/func_t1_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|func_t1_tb.v</ClosedNode>
         <ClosedNode>/func_t2 C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/func_t2_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|func_t2_tb.v</ClosedNode>
         <ClosedNode>/k_generator_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|k_generator_tb.v</ClosedNode>
         <ClosedNode>/logic_module C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|source|asic_core.v</ClosedNode>
         <ClosedNode>/logic_module C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic|source|asic_core.v</ClosedNode>
         <ClosedNode>/logic_module_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|logic_module_tb.v</ClosedNode>
         <ClosedNode>/main_block_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|Asic|main_block_tb.v/uut - main_block/logic_chip - logic_module</ClosedNode>
         <ClosedNode>/mem_controller_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|Asic|mem_controller_tb.v</ClosedNode>
         <ClosedNode>/memory_switch_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|memory_switch_tb.v</ClosedNode>
         <ClosedNode>/output_buffer_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|Asic|output_buffer_tb.v</ClosedNode>
         <ClosedNode>/right_cyclic_shift_tb C:|Users|Professional|Desktop|XilinxVerilogAsicSha256|Asic2|testbench|right_cyclic_shift_tb.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>main_block_tb2 (C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic2/Asic/main_block_tb2.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >20</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001de000000020000000000000000000000000200000064ffffffff000000810000000300000002000001de0000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>main_block_tb2 (C:/Users/Professional/Desktop/XilinxVerilogAsicSha256/Asic2/Asic/main_block_tb2.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000017c000000010000000100000000000000000000000064ffffffff0000008100000000000000010000017c0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000017c000000010000000100000000000000000000000064ffffffff0000008100000000000000010000017c0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_UCF" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000017c000000010000000100000000000000000000000064ffffffff0000008100000000000000010000017c0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
</Project>
