# Copyright Google LLC
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

# ================================================================================
#                  Regression test list format
# --------------------------------------------------------------------------------
# test            : Assembly test name
# description     : Description of this test
# gen_opts        : Instruction generator options
# iterations      : Number of iterations of this test
# no_iss          : Enable/disable ISS simulator (Optional)
# gen_test        : Test name used by the instruction generator
# asm_tests       : Path to directed, hand-coded assembly test file or directory
# rtl_test        : RTL simulation test name
# cmp_opts        : Compile options passed to the instruction generator
# sim_opts        : Simulation options passed to the instruction generator
# no_post_compare : Enable/disable comparison of trace log and ISS log (Optional)
# compare_opts    : Options for the RTL & ISS trace comparison
# gcc_opts        : gcc compile options
# --------------------------------------------------------------------------------
# 为特定处理器核执行的测试
# - import: <riscv_dv_root>/yaml/base_testlist.yaml

# - test: riscv_misaligned_instr_test
#   description: >
#     Test misaligned instruction exception by JALR to an address with addr[0] = 1
#   iterations: 2
#   gen_test: riscv_instr_base_test
#   gen_opts: >
#     +instr_cnt=4000
#     +num_of_sub_program=8
#     +enable_misaligned_instr=1
#   rtl_test: core_base_test
  
- test: la64_arithmetic_basic_test
  description: >
    Arithmetic instruction test, no load/store/branch instructions
  gen_opts: >
    +instr_cnt=10000
    +no_fence=1
    +no_data_page=1
    +no_branch_jump=0
    +no_csr_instr=1
    +num_of_sub_program=5
    +sub_program_instr_cnt=1000
  iterations: 2
  gen_test: riscv_instr_base_test
  rtl_test: core_base_test

- test: riscv_jump_stress_test
  description: >
    Stress back-to-back jump instruction test
  iterations: 2
  gen_test: riscv_instr_base_test
  gen_opts: >
    +instr_cnt=5000
    +num_of_sub_program=5
    +directed_instr_1=riscv_jal_instr,20
  rtl_test: core_base_test

- test: riscv_unaligned_load_store_test
  description: >
    Unaligned load/store test
  iterations: 1
  gen_test: riscv_instr_base_test
  gcc_opts: >
    -mno-strict-align
  gen_opts: >
    +instr_cnt=6000
    +num_of_sub_program=5
    +directed_instr_0=riscv_load_store_rand_instr_stream,20
    #riscv_unaligned_load_store_test+directed_instr_1=riscv_load_store_hazard_instr_stream,20
    #+directed_instr_2=riscv_multi_page_load_store_instr_stream,5
    #+directed_instr_3=riscv_mem_region_stress_test,5
    #+enable_unaligned_load_store=1
  rtl_test: core_base_test

# LA64 CSR基础测试
- test: la64_csr_basic_test
  description: >
    Test LA64 CSR instructions (CSRRD/CSRWR/CSRXCHG)
  gen_test: riscv_rand_instr_test
  gen_opts: >
    +instr_cnt=5000
    +no_csr_instr=0
    +gen_all_csrs_by_default=1
    +boot_mode=m
  iterations: 5
  rtl_test: core_base_test
