
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/usr/FPGA3/T_FF_C2/pa.fromHdl.tcl
# create_project -name T_FF_C2 -dir "C:/usr/FPGA3/T_FF_C2/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "T_FF_C2.ucf" [current_fileset -constrset]
Adding file 'C:/usr/FPGA3/T_FF_C2/T_FF_C2.ucf' to fileset 'constrs_1'
# set_property top T_FF_C2 $srcset
# add_files [list {T_FF_C2.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
CRITICAL WARNING: [Designutils 20-742] The top module "T_FF_C2" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.

    while executing
"open_rtl_design -part xc6slx9tqg144-3"
    (file "C:/usr/FPGA3/T_FF_C2/pa.fromHdl.tcl" line 10)
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 10 11:28:26 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
