--Adder w/carry

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;

entity adc is
	generic(n: natural :=2);
	port(
			
			A		:  in std_logic_vector(n-1 downto 0);
			B		:  in std_logic_vector(n-1 downto 0);
			carry	: 	out std_logic;
			sum 	:  out std_logic_vector(n-1 downto 0)
		);
		
	end adc;
	
	
	architecture behav of adc is
	
	
	signal temp : std_logic_vector(n downto 0);
	
	begin
	
			temp <= ('0' & A)+('0' & B);
			sum <= temp(n-1 downto 0);
			carry <= temp(n);
			
	end behav;
	

		