{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2008.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "169.30"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "47", "@dc": "47", "@oc": "47", "@id": "40547739", "text": ":facetid:toc:db/conf/fpga/fpga2008.bht"}}, "hits": {"@total": "47", "@computed": "47", "@sent": "47", "@first": "0", "hit": [{"@score": "1", "@id": "4969142", "info": {"authors": {"author": [{"@pid": "73/1047", "text": "Taneem Ahmed"}, {"@pid": "19/5186", "text": "Paul D. Kundarewich"}, {"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "28/1059", "text": "Brad L. Taylor"}, {"@pid": "31/1946", "text": "Rajat Aggarwal"}]}, "title": "Architecture-specific packing for virtex-5 FPGAs.", "venue": "FPGA", "pages": "5-13", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AhmedKATA08", "doi": "10.1145/1344671.1344675", "ee": "https://doi.org/10.1145/1344671.1344675", "url": "https://dblp.org/rec/conf/fpga/AhmedKATA08"}, "url": "URL#4969142"}, {"@score": "1", "@id": "4969143", "info": {"authors": {"author": [{"@pid": "12/2730", "text": "Amin Ansari"}, {"@pid": "82/2928", "text": "Keyvan Amiri"}]}, "title": "Flexible FPGA-based parallel architecture for identification of repetitive sequences in interleaved pulse trains.", "venue": "FPGA", "pages": "265", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AnsariA08", "doi": "10.1145/1344671.1344730", "ee": "https://doi.org/10.1145/1344671.1344730", "url": "https://dblp.org/rec/conf/fpga/AnsariA08"}, "url": "URL#4969143"}, {"@score": "1", "@id": "4969144", "info": {"authors": {"author": [{"@pid": "95/1387", "text": "Narges Bani Asadi"}, {"@pid": "m/TeresaHYMeng", "text": "Teresa H. Meng"}, {"@pid": "51/158", "text": "Wing H. Wong"}]}, "title": "Reconfigurable computing for learning Bayesian networks.", "venue": "FPGA", "pages": "203-211", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AsadiMW08", "doi": "10.1145/1344671.1344702", "ee": "https://doi.org/10.1145/1344671.1344702", "url": "https://dblp.org/rec/conf/fpga/AsadiMW08"}, "url": "URL#4969144"}, {"@score": "1", "@id": "4969145", "info": {"authors": {"author": [{"@pid": "43/222", "text": "Kevin Camera"}, {"@pid": "53/3917", "text": "Robert W. Brodersen"}]}, "title": "An integrated debugging environment for FPGA computing platforms.", "venue": "FPGA", "pages": "260", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CameraB08", "doi": "10.1145/1344671.1344719", "ee": "https://doi.org/10.1145/1344671.1344719", "url": "https://dblp.org/rec/conf/fpga/CameraB08"}, "url": "URL#4969145"}, {"@score": "1", "@id": "4969146", "info": {"authors": {"author": [{"@pid": "92/6916", "text": "Alessandro Cevrero"}, {"@pid": "86/177", "text": "Panagiotis Athanasopoulos"}, {"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "70/3134", "text": "Ajay K. Verma"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "28/6272", "text": "Frank K. G\u00fcrkaynak"}, {"@pid": "l/YusufLeblebici", "text": "Yusuf Leblebici"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs.", "venue": "FPGA", "pages": "181-190", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CevreroAPVBGLI08", "doi": "10.1145/1344671.1344699", "ee": "https://doi.org/10.1145/1344671.1344699", "url": "https://dblp.org/rec/conf/fpga/CevreroAPVBGLI08"}, "url": "URL#4969146"}, {"@score": "1", "@id": "4969147", "info": {"authors": {"author": [{"@pid": "26/6969", "text": "Sumanta Chaudhuri"}, {"@pid": "52/4689", "text": "Jean-Luc Danger"}, {"@pid": "37/4331", "text": "Philippe Hoogvorst"}, {"@pid": "86/2396", "text": "Sylvain Guilley"}]}, "title": "Efficient tiling patterns for reconfigurable gate arrays.", "venue": "FPGA", "pages": "257", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChaudhuriDHG08", "doi": "10.1145/1344671.1344709", "ee": "https://doi.org/10.1145/1344671.1344709", "url": "https://dblp.org/rec/conf/fpga/ChaudhuriDHG08"}, "url": "URL#4969147"}, {"@score": "1", "@id": "4969148", "info": {"authors": {"author": [{"@pid": "34/5022", "text": "Lerong Cheng"}, {"@pid": "27/586-1", "text": "Yan Lin 0001"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability.", "venue": "FPGA", "pages": "159-168", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChengLH08", "doi": "10.1145/1344671.1344696", "ee": "https://doi.org/10.1145/1344671.1344696", "url": "https://dblp.org/rec/conf/fpga/ChengLH08"}, "url": "URL#4969148"}, {"@score": "1", "@id": "4969149", "info": {"authors": {"author": [{"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "43/3042", "text": "Eriko Nurvitadhi"}, {"@pid": "33/3960", "text": "James C. Hoe"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}, {"@pid": "20/513", "text": "Ken Mai"}]}, "title": "A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs.", "venue": "FPGA", "pages": "77-86", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChungNHFM08", "doi": "10.1145/1344671.1344684", "ee": "https://doi.org/10.1145/1344671.1344684", "url": "https://dblp.org/rec/conf/fpga/ChungNHFM08"}, "url": "URL#4969149"}, {"@score": "1", "@id": "4969150", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "21/3839", "text": "Wei Jiang"}]}, "title": "Pattern-based behavior synthesis for FPGA resource reduction.", "venue": "FPGA", "pages": "107-116", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongJ08", "doi": "10.1145/1344671.1344688", "ee": "https://doi.org/10.1145/1344671.1344688", "url": "https://dblp.org/rec/conf/fpga/CongJ08"}, "url": "URL#4969150"}, {"@score": "1", "@id": "4969151", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "19/2439", "text": "Yi Zou"}]}, "title": "Lithographic aerial image simulation with FPGA-based hardwareacceleration.", "venue": "FPGA", "pages": "67-76", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongZ08", "doi": "10.1145/1344671.1344683", "ee": "https://doi.org/10.1145/1344671.1344683", "url": "https://dblp.org/rec/conf/fpga/CongZ08"}, "url": "URL#4969151"}, {"@score": "1", "@id": "4969152", "info": {"authors": {"author": [{"@pid": "11/3456", "text": "Luis Miguel Contreras-Medina"}, {"@pid": "24/5110", "text": "Ren\u00e9 de Jes\u00fas Romero-Troncoso"}, {"@pid": "40/5459", "text": "Jose de Jesus Rangel-Magdaleno"}, {"@pid": "75/6321", "text": "Jesus Roberto Millan-Almaraz"}]}, "title": "FPGA based multiple-channel vibration analyzer for industrial applications with reconfigurable post-processing capabilities for automatic failure detection on machinery.", "venue": "FPGA", "pages": "263", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Contreras-MedinaRRM08", "doi": "10.1145/1344671.1344724", "ee": "https://doi.org/10.1145/1344671.1344724", "url": "https://dblp.org/rec/conf/fpga/Contreras-MedinaRRM08"}, "url": "URL#4969152"}, {"@score": "1", "@id": "4969153", "info": {"authors": {"author": [{"@pid": "36/246", "text": "Ishaan L. Dalal"}, {"@pid": "91/6118", "text": "Deian Stefan"}]}, "title": "A hardware framework for the fast generation of multiple long-period random number streams.", "venue": "FPGA", "pages": "245-254", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DalalS08", "doi": "10.1145/1344671.1344707", "ee": "https://doi.org/10.1145/1344671.1344707", "url": "https://dblp.org/rec/conf/fpga/DalalS08"}, "url": "URL#4969153"}, {"@score": "1", "@id": "4969154", "info": {"authors": {"author": [{"@pid": "74/1204", "text": "Florent de Dinechin"}, {"@pid": "73/2340", "text": "J\u00e9r\u00e9mie Detrey"}, {"@pid": "04/3204", "text": "Octavian Cret"}, {"@pid": "56/2735", "text": "Radu Tudoran"}]}, "title": "When FPGAs are better at floating-point than microprocessors.", "venue": "FPGA", "pages": "260", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DinechinDCT08", "doi": "10.1145/1344671.1344717", "ee": "https://doi.org/10.1145/1344671.1344717", "url": "https://dblp.org/rec/conf/fpga/DinechinDCT08"}, "url": "URL#4969154"}, {"@score": "1", "@id": "4969155", "info": {"authors": {"author": [{"@pid": "64/3078", "text": "Quang Dinh"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "w/MartinDFWong", "text": "Martin D. F. Wong"}]}, "title": "Efficient ASIP design for configurable processors with fine-grained resource sharing.", "venue": "FPGA", "pages": "99-106", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DinhCW08", "doi": "10.1145/1344671.1344687", "ee": "https://doi.org/10.1145/1344671.1344687", "url": "https://dblp.org/rec/conf/fpga/DinhCW08"}, "url": "URL#4969155"}, {"@score": "1", "@id": "4969156", "info": {"authors": {"author": [{"@pid": "e/TarekAElGhazawi", "text": "Tarek A. El-Ghazawi"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}]}, "title": "Extreme parallel architectures for the masses.", "venue": "FPGA", "pages": "127-128", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/El-GhazawiL08", "doi": "10.1145/1344671.1344691", "ee": "https://doi.org/10.1145/1344671.1344691", "url": "https://dblp.org/rec/conf/fpga/El-GhazawiL08"}, "url": "URL#4969156"}, {"@score": "1", "@id": "4969157", "info": {"authors": {"author": [{"@pid": "36/1352", "text": "Wei Mark Fang"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Modeling routing demand for early-stage FPGA architecture development.", "venue": "FPGA", "pages": "139-148", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FangR08", "doi": "10.1145/1344671.1344694", "ee": "https://doi.org/10.1145/1344671.1344694", "url": "https://dblp.org/rec/conf/fpga/FangR08"}, "url": "URL#4969157"}, {"@score": "1", "@id": "4969158", "info": {"authors": {"author": [{"@pid": "94/3646", "text": "Michael T. Frederick"}, {"@pid": "s/ArunKSomani", "text": "Arun K. Somani"}]}, "title": "Beyond the arithmetic constraint: depth-optimal mapping of logic chains in LUT-based FPGAs.", "venue": "FPGA", "pages": "37-46", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FrederickS08", "doi": "10.1145/1344671.1344679", "ee": "https://doi.org/10.1145/1344671.1344679", "url": "https://dblp.org/rec/conf/fpga/FrederickS08"}, "url": "URL#4969158"}, {"@score": "1", "@id": "4969159", "info": {"authors": {"author": [{"@pid": "23/2318", "text": "Michael Haselman"}, {"@pid": "79/4659", "text": "Robert Miyaoka"}, {"@pid": "53/2150", "text": "Thomas K. Lewellen"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Fpga-based data acquisition system for a positron emission tomography (PET) scanner.", "venue": "FPGA", "pages": "264", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HaselmanMLH08", "doi": "10.1145/1344671.1344727", "ee": "https://doi.org/10.1145/1344671.1344727", "url": "https://dblp.org/rec/conf/fpga/HaselmanMLH08"}, "url": "URL#4969159"}, {"@score": "1", "@id": "4969160", "info": {"authors": {"author": [{"@pid": "48/827", "text": "Stephen Jang"}, {"@pid": "61/2545", "text": "Billy Chan"}, {"@pid": "38/1419", "text": "Kevin Chung"}, {"@pid": "50/976", "text": "Alan Mishchenko"}]}, "title": "WireMap: FPGA technology mapping for improved routability.", "venue": "FPGA", "pages": "47-55", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JangCCM08", "doi": "10.1145/1344671.1344680", "ee": "https://doi.org/10.1145/1344671.1344680", "url": "https://dblp.org/rec/conf/fpga/JangCCM08"}, "url": "URL#4969160"}, {"@score": "1", "@id": "4969161", "info": {"authors": {"author": [{"@pid": "40/5906", "text": "Matthew Collin Jordan"}, {"@pid": "12/5062", "text": "Ramachandran Vaidyanathan"}]}, "title": "Configurable decoders with application in fast partial reconfiguration of FPGAs.", "venue": "FPGA", "pages": "259", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JordanV08", "doi": "10.1145/1344671.1344715", "ee": "https://doi.org/10.1145/1344671.1344715", "url": "https://dblp.org/rec/conf/fpga/JordanV08"}, "url": "URL#4969161"}, {"@score": "1", "@id": "4969162", "info": {"authors": {"author": [{"@pid": "95/0", "text": "John H. Kelm"}, {"@pid": "l/StevenSLumetta", "text": "Steven S. Lumetta"}]}, "title": "HybridOS: runtime support for reconfigurable accelerators.", "venue": "FPGA", "pages": "212-221", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KelmL08", "doi": "10.1145/1344671.1344703", "ee": "https://doi.org/10.1145/1344671.1344703", "url": "https://dblp.org/rec/conf/fpga/KelmL08"}, "url": "URL#4969162"}, {"@score": "1", "@id": "4969163", "info": {"authors": {"author": [{"@pid": "83/3075", "text": "Ian Kuon"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Area and delay trade-offs in the circuit and architecture design of FPGAs.", "venue": "FPGA", "pages": "149-158", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KuonR08", "doi": "10.1145/1344671.1344695", "ee": "https://doi.org/10.1145/1344671.1344695", "url": "https://dblp.org/rec/conf/fpga/KuonR08"}, "url": "URL#4969163"}, {"@score": "1", "@id": "4969164", "info": {"authors": {"author": [{"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "e/TarekAElGhazawi", "text": "Tarek A. El-Ghazawi"}]}, "title": "Designing with extreme parallelism.", "venue": "FPGA", "pages": "1-2", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LemieuxE08", "doi": "10.1145/1344671.1344673", "ee": "https://doi.org/10.1145/1344671.1344673", "url": "https://dblp.org/rec/conf/fpga/LemieuxE08"}, "url": "URL#4969164"}, {"@score": "1", "@id": "4969165", "info": {"authors": {"author": {"@pid": "92/3220", "text": "Mingjie Lin"}}, "title": "The amorphous FPGA architecture.", "venue": "FPGA", "pages": "191-200", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Lin08", "doi": "10.1145/1344671.1344700", "ee": "https://doi.org/10.1145/1344671.1344700", "url": "https://dblp.org/rec/conf/fpga/Lin08"}, "url": "URL#4969165"}, {"@score": "1", "@id": "4969166", "info": {"authors": {"author": [{"@pid": "92/3220", "text": "Mingjie Lin"}, {"@pid": "g/AbbasElGamal", "text": "Abbas El Gamal"}]}, "title": "TORCH: a design tool for routing channel segmentation in FPGAs.", "venue": "FPGA", "pages": "131-138", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinG08", "doi": "10.1145/1344671.1344693", "ee": "https://doi.org/10.1145/1344671.1344693", "url": "https://dblp.org/rec/conf/fpga/LinG08"}, "url": "URL#4969166"}, {"@score": "1", "@id": "4969167", "info": {"authors": {"author": [{"@pid": "58/2125", "text": "Adrian Ludwin"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "71/6570", "text": "Ketan Padalia"}]}, "title": "High-quality, deterministic parallel placement for FPGAs on commodity hardware.", "venue": "FPGA", "pages": "14-23", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LudwinBP08", "doi": "10.1145/1344671.1344676", "ee": "https://doi.org/10.1145/1344671.1344676", "url": "https://dblp.org/rec/conf/fpga/LudwinBP08"}, "url": "URL#4969167"}, {"@score": "1", "@id": "4969168", "info": {"authors": {"author": [{"@pid": "90/456", "text": "Atul Mahajan"}, {"@pid": "94/4602", "text": "Benfano Soewito"}, {"@pid": "95/6624", "text": "Sai K. Parsi"}, {"@pid": "24/3415", "text": "Ning Weng"}, {"@pid": "71/3583-5", "text": "Haibo Wang 0005"}]}, "title": "Implementing high-speed string matching hardware for network intrusion detection systems.", "venue": "FPGA", "pages": "264", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MahajanSPWW08", "doi": "10.1145/1344671.1344726", "ee": "https://doi.org/10.1145/1344671.1344726", "url": "https://dblp.org/rec/conf/fpga/MahajanSPWW08"}, "url": "URL#4969168"}, {"@score": "1", "@id": "4969169", "info": {"authors": {"author": [{"@pid": "46/5280", "text": "Terrence S. T. Mak"}, {"@pid": "90/1178", "text": "N. Pete Sedcole"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "High-throughput interconnect wave-pipelining for global communication in FPGAs.", "venue": "FPGA", "pages": "258", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MakSCL08", "doi": "10.1145/1344671.1344714", "ee": "https://doi.org/10.1145/1344671.1344714", "url": "https://dblp.org/rec/conf/fpga/MakSCL08"}, "url": "URL#4969169"}, {"@score": "1", "@id": "4969170", "info": {"authors": {"author": [{"@pid": "24/3295", "text": "Hidenori Matsubayashi"}, {"@pid": "94/1513", "text": "Shinsuke Nino"}, {"@pid": "29/3647", "text": "Toru Aramaki"}, {"@pid": "76/990", "text": "Yuichiro Shibata"}, {"@pid": "21/6623", "text": "Kiyoshi Oguri"}]}, "title": "Retrieving 3-d information with FPGA-based stream processing.", "venue": "FPGA", "pages": "261", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MatsubayashiNASO08", "doi": "10.1145/1344671.1344721", "ee": "https://doi.org/10.1145/1344671.1344721", "url": "https://dblp.org/rec/conf/fpga/MatsubayashiNASO08"}, "url": "URL#4969170"}, {"@score": "1", "@id": "4969171", "info": {"authors": {"author": [{"@pid": "12/6922", "text": "Paul Edward McKechnie"}, {"@pid": "77/1316", "text": "Nathan A. Lindop"}, {"@pid": "11/2815", "text": "Wim Vanderbauwhede"}]}, "title": "A type system for static typing of a domain-specific language.", "venue": "FPGA", "pages": "258", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/McKechnieLV08", "doi": "10.1145/1344671.1344712", "ee": "https://doi.org/10.1145/1344671.1344712", "url": "https://dblp.org/rec/conf/fpga/McKechnieLV08"}, "url": "URL#4969171"}, {"@score": "1", "@id": "4969172", "info": {"authors": {"author": [{"@pid": "27/566", "text": "Kirill Minkovich"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Mapping for better than worst-case delays in LUT-based FPGA designs.", "venue": "FPGA", "pages": "56-64", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MinkovichC08", "doi": "10.1145/1344671.1344681", "ee": "https://doi.org/10.1145/1344671.1344681", "url": "https://dblp.org/rec/conf/fpga/MinkovichC08"}, "url": "URL#4969172"}, {"@score": "1", "@id": "4969173", "info": {"authors": {"author": [{"@pid": "12/6980", "text": "Maryam Moazeni"}, {"@pid": "51/5821", "text": "Alireza Vahdatpour"}, {"@pid": "70/2554", "text": "Karthik Gururaj"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Communication bottleneck in hardware-software partitioning.", "venue": "FPGA", "pages": "262", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MoazeniVGS08", "doi": "10.1145/1344671.1344722", "ee": "https://doi.org/10.1145/1344671.1344722", "url": "https://dblp.org/rec/conf/fpga/MoazeniVGS08"}, "url": "URL#4969173"}, {"@score": "1", "@id": "4969174", "info": {"authors": {"author": [{"@pid": "87/6868", "text": "Jean-Baptiste Note"}, {"@pid": "94/6653", "text": "\u00c9ric Rannaud"}]}, "title": "From the bitstream to the netlist.", "venue": "FPGA", "pages": "264", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NoteR08", "doi": "10.1145/1344671.1344729", "ee": "https://doi.org/10.1145/1344671.1344729", "url": "https://dblp.org/rec/conf/fpga/NoteR08"}, "url": "URL#4969174"}, {"@score": "1", "@id": "4969175", "info": {"authors": {"author": [{"@pid": "92/3152", "text": "Hadi Parandeh-Afshar"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "A novel FPGA logic block for improved arithmetic performance.", "venue": "FPGA", "pages": "171-180", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Parandeh-AfsharBI08", "doi": "10.1145/1344671.1344698", "ee": "https://doi.org/10.1145/1344671.1344698", "url": "https://dblp.org/rec/conf/fpga/Parandeh-AfsharBI08"}, "url": "URL#4969175"}, {"@score": "1", "@id": "4969176", "info": {"authors": {"author": [{"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "67/3086", "text": "Muralidaran Vijayaraghavan"}, {"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "a/Arvind", "text": "Arvind"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "A-Ports: an efficient abstraction for cycle-accurate performance models on FPGAs.", "venue": "FPGA", "pages": "87-96", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PellauerVAAE08", "doi": "10.1145/1344671.1344685", "ee": "https://doi.org/10.1145/1344671.1344685", "url": "https://dblp.org/rec/conf/fpga/PellauerVAAE08"}, "url": "URL#4969176"}, {"@score": "1", "@id": "4969177", "info": {"authors": {"author": [{"@pid": "85/5822", "text": "Andrew Putnam"}, {"@pid": "28/4810", "text": "Dave Bennett"}, {"@pid": "86/3162", "text": "Eric Dellinger"}, {"@pid": "58/6993", "text": "Jeff Mason"}, {"@pid": "92/2525", "text": "Prasanna Sundararajan"}]}, "title": "CHiMPS: a high-level compilation flow for hybrid CPU-FPGA architectures.", "venue": "FPGA", "pages": "261", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PutnamBDMS08", "doi": "10.1145/1344671.1344720", "ee": "https://doi.org/10.1145/1344671.1344720", "url": "https://dblp.org/rec/conf/fpga/PutnamBDMS08"}, "url": "URL#4969177"}, {"@score": "1", "@id": "4969178", "info": {"authors": {"author": [{"@pid": "40/5459", "text": "Jose de Jesus Rangel-Magdaleno"}, {"@pid": "24/5110", "text": "Ren\u00e9 de Jes\u00fas Romero-Troncoso"}, {"@pid": "11/3456", "text": "Luis Miguel Contreras-Medina"}, {"@pid": "36/253", "text": "Arturo Garcia-Perez"}]}, "title": "FPGA implementation of a novel algorithm for on-line bar breakage detection on induction motors.", "venue": "FPGA", "pages": "263", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Rangel-MagdalenoRCG08", "doi": "10.1145/1344671.1344725", "ee": "https://doi.org/10.1145/1344671.1344725", "url": "https://dblp.org/rec/conf/fpga/Rangel-MagdalenoRCG08"}, "url": "URL#4969178"}, {"@score": "1", "@id": "4969179", "info": {"authors": {"author": [{"@pid": "90/1178", "text": "N. Pete Sedcole"}, {"@pid": "214/1009", "text": "Justin S. J. Wong"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Measuring and modeling FPGA clock variability.", "venue": "FPGA", "pages": "258", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SedcoleWC08", "doi": "10.1145/1344671.1344713", "ee": "https://doi.org/10.1145/1344671.1344713", "url": "https://dblp.org/rec/conf/fpga/SedcoleWC08"}, "url": "URL#4969179"}, {"@score": "1", "@id": "4969180", "info": {"authors": {"author": [{"@pid": "12/4791", "text": "David Sheldon"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "A pipelined binary tree as a case study on designing efficient circuits for an FPGA in a bram aware design.", "venue": "FPGA", "pages": "264", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SheldonV08", "doi": "10.1145/1344671.1344728", "ee": "https://doi.org/10.1145/1344671.1344728", "url": "https://dblp.org/rec/conf/fpga/SheldonV08"}, "url": "URL#4969180"}, {"@score": "1", "@id": "4969181", "info": {"authors": {"author": [{"@pid": "98/4581", "text": "Scott Sirowy"}, {"@pid": "15/1667", "text": "Greg Stitt"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "C is for circuits: capturing FPGA circuits as sequential code for portability.", "venue": "FPGA", "pages": "117-126", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SirowySV08", "doi": "10.1145/1344671.1344689", "ee": "https://doi.org/10.1145/1344671.1344689", "url": "https://dblp.org/rec/conf/fpga/SirowySV08"}, "url": "URL#4969181"}, {"@score": "1", "@id": "4969182", "info": {"authors": {"author": {"@pid": "26/5155", "text": "Keith So"}}, "title": "Enforcing long-path timing closure for FPGA routing with path searches on clamped lexicographic spirals.", "venue": "FPGA", "pages": "24-34", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/So08", "doi": "10.1145/1344671.1344677", "ee": "https://doi.org/10.1145/1344671.1344677", "url": "https://dblp.org/rec/conf/fpga/So08"}, "url": "URL#4969182"}, {"@score": "1", "@id": "4969183", "info": {"authors": {"author": [{"@pid": "26/1723", "text": "Yuuri Sugihara"}, {"@pid": "03/3313", "text": "Yohei Kume"}, {"@pid": "59/3155", "text": "Kazutoshi Kobayashi"}, {"@pid": "37/1497", "text": "Hidetoshi Onodera"}]}, "title": "Speed and yield enhancement by track swapping on critical paths utilizing random variations for FPGAs.", "venue": "FPGA", "pages": "257", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SugiharaKKO08", "doi": "10.1145/1344671.1344711", "ee": "https://doi.org/10.1145/1344671.1344711", "url": "https://dblp.org/rec/conf/fpga/SugiharaKKO08"}, "url": "URL#4969183"}, {"@score": "1", "@id": "4969184", "info": {"authors": {"author": [{"@pid": "93/438", "text": "David B. Thomas"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "FPGA-optimised high-quality uniform random number generators.", "venue": "FPGA", "pages": "235-244", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ThomasL08", "doi": "10.1145/1344671.1344706", "ee": "https://doi.org/10.1145/1344671.1344706", "url": "https://dblp.org/rec/conf/fpga/ThomasL08"}, "url": "URL#4969184"}, {"@score": "1", "@id": "4969185", "info": {"authors": {"author": [{"@pid": "13/4881", "text": "Xiaojun Wang"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}]}, "title": "Efficient FPGA implementation of qr decomposition using a systolic array architecture.", "venue": "FPGA", "pages": "260", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangL08", "doi": "10.1145/1344671.1344718", "ee": "https://doi.org/10.1145/1344671.1344718", "url": "https://dblp.org/rec/conf/fpga/WangL08"}, "url": "URL#4969185"}, {"@score": "1", "@id": "4969186", "info": {"authors": {"author": [{"@pid": "63/5595", "text": "Haile Yu"}, {"@pid": "13/2822", "text": "Yuk Hei Chan"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}]}, "title": "FPGA interconnect design using logical effort.", "venue": "FPGA", "pages": "257", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuCL08", "doi": "10.1145/1344671.1344710", "ee": "https://doi.org/10.1145/1344671.1344710", "url": "https://dblp.org/rec/conf/fpga/YuCL08"}, "url": "URL#4969186"}, {"@score": "1", "@id": "4969187", "info": {"authors": {"author": [{"@pid": "95/1498", "text": "Jason Yu"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "35/3755", "text": "Christopher Eagleston"}]}, "title": "Vector processing as a soft-core CPU accelerator.", "venue": "FPGA", "pages": "222-232", "year": "2008", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YuLE08", "doi": "10.1145/1344671.1344704", "ee": "https://doi.org/10.1145/1344671.1344704", "url": "https://dblp.org/rec/conf/fpga/YuLE08"}, "url": "URL#4969187"}, {"@score": "1", "@id": "5050666", "info": {"authors": {"author": [{"@pid": "h/MHutton", "text": "Mike Hutton"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Proceedings of the ACM/SIGDA 16th International Symposium on Field Programmable Gate Arrays, FPGA 2008, Monterey, California, USA, February 24-26, 2008", "venue": "FPGA", "publisher": "ACM", "year": "2008", "type": "Editorship", "key": "conf/fpga/2008", "doi": "10.1145/1344671", "ee": "https://doi.org/10.1145/1344671", "url": "https://dblp.org/rec/conf/fpga/2008"}, "url": "URL#5050666"}]}}}