#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 22 17:57:23 2018
# Process ID: 14216
# Current directory: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/danman/sauce/vivado/OpenSesame/ip_repo/qmaxi_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_1/design_1_coproc_0_1.dcp' for cell 'design_1_i/coproc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_qmaxi_0_0/design_1_qmaxi_0_0.dcp' for cell 'design_1_i/qmaxi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 3155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/constrs_1/new/qmcontr.xdc]
Finished Parsing XDC File [/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.srcs/constrs_1/new/qmcontr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1736.320 ; gain = 471.305 ; free physical = 8271 ; free virtual = 12170
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1736.320 ; gain = 0.000 ; free physical = 8263 ; free virtual = 12162

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 194c319ff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.062 ; gain = 481.742 ; free physical = 8140 ; free virtual = 11891

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 200e7d530

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8189 ; free virtual = 11945
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21389b780

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8189 ; free virtual = 11946
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b2f59712

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8180 ; free virtual = 11939
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 244 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 21476 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1afced370

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8177 ; free virtual = 11942
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 225b023f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8145 ; free virtual = 11927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 225b023f9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8145 ; free virtual = 11927
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8155 ; free virtual = 11926
Ending Logic Optimization Task | Checksum: 225b023f9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8153 ; free virtual = 11930

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 225b023f9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8152 ; free virtual = 11929

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 225b023f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2218.062 ; gain = 0.000 ; free physical = 8152 ; free virtual = 11929
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2218.062 ; gain = 481.742 ; free physical = 8153 ; free virtual = 11930
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2250.078 ; gain = 0.000 ; free physical = 8147 ; free virtual = 11926
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2250.078 ; gain = 32.016 ; free physical = 8158 ; free virtual = 11943
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2338.121 ; gain = 0.000 ; free physical = 8218 ; free virtual = 11958
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1702abcf4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2338.121 ; gain = 0.000 ; free physical = 8218 ; free virtual = 11958
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2338.121 ; gain = 0.000 ; free physical = 8203 ; free virtual = 11943

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f00d31df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2338.121 ; gain = 0.000 ; free physical = 8146 ; free virtual = 11889

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cb7df79a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 2479.777 ; gain = 141.656 ; free physical = 8240 ; free virtual = 11984

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cb7df79a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2479.777 ; gain = 141.656 ; free physical = 8241 ; free virtual = 11984
Phase 1 Placer Initialization | Checksum: 1cb7df79a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2479.777 ; gain = 141.656 ; free physical = 8241 ; free virtual = 11984

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 100d78800

Time (s): cpu = 00:00:49 ; elapsed = 00:00:19 . Memory (MB): peak = 2631.852 ; gain = 293.730 ; free physical = 8178 ; free virtual = 11921

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 8154 ; free virtual = 11899

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12ae7b94d

Time (s): cpu = 00:02:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 8153 ; free virtual = 11899
Phase 2 Global Placement | Checksum: 1a52b82de

Time (s): cpu = 00:02:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 8129 ; free virtual = 11858

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a52b82de

Time (s): cpu = 00:02:37 ; elapsed = 00:00:58 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 8128 ; free virtual = 11857

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e865c144

Time (s): cpu = 00:03:03 ; elapsed = 00:01:06 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 8032 ; free virtual = 11755

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bd6fd0a6

Time (s): cpu = 00:03:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 8023 ; free virtual = 11746

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bd6fd0a6

Time (s): cpu = 00:03:05 ; elapsed = 00:01:07 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 8021 ; free virtual = 11745

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dc414767

Time (s): cpu = 00:03:32 ; elapsed = 00:01:32 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7572 ; free virtual = 11296

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c7e2b80f

Time (s): cpu = 00:03:35 ; elapsed = 00:01:35 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7608 ; free virtual = 11332

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c7e2b80f

Time (s): cpu = 00:03:36 ; elapsed = 00:01:36 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7609 ; free virtual = 11333
Phase 3 Detail Placement | Checksum: c7e2b80f

Time (s): cpu = 00:03:36 ; elapsed = 00:01:36 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7582 ; free virtual = 11312

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 159484079

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/coproc_0/inst/reset_reg_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/qmaxi_0/inst/quickmaffs_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 159484079

Time (s): cpu = 00:04:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7563 ; free virtual = 11371
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.529. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1155749c3

Time (s): cpu = 00:04:11 ; elapsed = 00:01:52 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7570 ; free virtual = 11375
Phase 4.1 Post Commit Optimization | Checksum: 1155749c3

Time (s): cpu = 00:04:11 ; elapsed = 00:01:52 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7570 ; free virtual = 11376

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1155749c3

Time (s): cpu = 00:04:12 ; elapsed = 00:01:53 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7593 ; free virtual = 11374

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1155749c3

Time (s): cpu = 00:04:13 ; elapsed = 00:01:53 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7594 ; free virtual = 11375

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1343a997f

Time (s): cpu = 00:04:13 ; elapsed = 00:01:54 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7597 ; free virtual = 11375
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1343a997f

Time (s): cpu = 00:04:14 ; elapsed = 00:01:54 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7601 ; free virtual = 11375
Ending Placer Task | Checksum: e831b394

Time (s): cpu = 00:04:14 ; elapsed = 00:01:54 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7670 ; free virtual = 11444
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:19 ; elapsed = 00:01:58 . Memory (MB): peak = 2639.855 ; gain = 301.734 ; free physical = 7670 ; free virtual = 11444
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7561 ; free virtual = 11417
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7597 ; free virtual = 11418
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7582 ; free virtual = 11404
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7608 ; free virtual = 11415
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7607 ; free virtual = 11414
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 50a5bd0f ConstDB: 0 ShapeSum: 978bf685 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 146794cd5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7428 ; free virtual = 11232
Post Restoration Checksum: NetGraph: a7254fae NumContArr: 9f53fd27 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 146794cd5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7439 ; free virtual = 11238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 146794cd5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7403 ; free virtual = 11202

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 146794cd5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2639.855 ; gain = 0.000 ; free physical = 7403 ; free virtual = 11202
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1663d1af8

Time (s): cpu = 00:01:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2687.695 ; gain = 47.840 ; free physical = 7327 ; free virtual = 11126
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.497  | TNS=0.000  | WHS=-0.997 | THS=-4143.621|

Phase 2 Router Initialization | Checksum: d875f03d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 2687.695 ; gain = 47.840 ; free physical = 7320 ; free virtual = 11124

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ccb515f1

Time (s): cpu = 00:02:20 ; elapsed = 00:00:47 . Memory (MB): peak = 2821.242 ; gain = 181.387 ; free physical = 7297 ; free virtual = 11095

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19256
 Number of Nodes with overlaps = 1276
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193d24f86

Time (s): cpu = 00:22:20 ; elapsed = 00:05:08 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7008 ; free virtual = 10912
Phase 4 Rip-up And Reroute | Checksum: 193d24f86

Time (s): cpu = 00:22:20 ; elapsed = 00:05:08 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7008 ; free virtual = 10912

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1910192d9

Time (s): cpu = 00:22:25 ; elapsed = 00:05:10 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7002 ; free virtual = 10905
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1910192d9

Time (s): cpu = 00:22:25 ; elapsed = 00:05:10 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7002 ; free virtual = 10908

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1910192d9

Time (s): cpu = 00:22:25 ; elapsed = 00:05:10 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7002 ; free virtual = 10909
Phase 5 Delay and Skew Optimization | Checksum: 1910192d9

Time (s): cpu = 00:22:25 ; elapsed = 00:05:10 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 6993 ; free virtual = 10903

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18d6f3325

Time (s): cpu = 00:22:32 ; elapsed = 00:05:12 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 6999 ; free virtual = 10909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.219  | TNS=0.000  | WHS=-0.092 | THS=-0.283 |

Phase 6.1 Hold Fix Iter | Checksum: 1c62cc71b

Time (s): cpu = 00:22:32 ; elapsed = 00:05:12 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 6996 ; free virtual = 10903
Phase 6 Post Hold Fix | Checksum: 259fbdebe

Time (s): cpu = 00:22:33 ; elapsed = 00:05:13 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 6996 ; free virtual = 10903

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 31.9938 %
  Global Horizontal Routing Utilization  = 36.453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213eeb3f0

Time (s): cpu = 00:22:34 ; elapsed = 00:05:13 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 6991 ; free virtual = 10902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213eeb3f0

Time (s): cpu = 00:22:34 ; elapsed = 00:05:13 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 6994 ; free virtual = 10901

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 212d1bdec

Time (s): cpu = 00:22:39 ; elapsed = 00:05:18 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 6988 ; free virtual = 10896

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 29f20387d

Time (s): cpu = 00:22:46 ; elapsed = 00:05:21 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7159 ; free virtual = 11068
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.219  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 29f20387d

Time (s): cpu = 00:22:47 ; elapsed = 00:05:21 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7160 ; free virtual = 11069
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:22:47 ; elapsed = 00:05:21 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7264 ; free virtual = 11173

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:22:55 ; elapsed = 00:05:26 . Memory (MB): peak = 3109.242 ; gain = 469.387 ; free physical = 7264 ; free virtual = 11173
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3141.258 ; gain = 0.000 ; free physical = 7146 ; free virtual = 11163
INFO: [Common 17-1381] The checkpoint '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3141.258 ; gain = 32.016 ; free physical = 7037 ; free virtual = 10968
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3221.297 ; gain = 80.039 ; free physical = 6924 ; free virtual = 10860
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 3221.297 ; gain = 0.000 ; free physical = 6583 ; free virtual = 10523
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:18 . Memory (MB): peak = 3221.297 ; gain = 0.000 ; free physical = 6306 ; free virtual = 10245
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/danman/sauce/vivado/OpenSesame/opensesame/opensesame.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec 22 18:10:10 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:02:34 . Memory (MB): peak = 3443.125 ; gain = 221.828 ; free physical = 6236 ; free virtual = 10187
INFO: [Common 17-206] Exiting Vivado at Sat Dec 22 18:10:10 2018...
