Analysis & Synthesis report for main
Thu Nov 29 16:21:49 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |main|UART2:uart|RXstate
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: UART2:uart
 14. Parameter Settings for Inferred Entity Instance: buzzing:buz|lpm_divide:Div0
 15. Port Connectivity Checks: "UART2:uart"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 29 16:21:49 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; main                                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,084                                       ;
;     Total combinational functions  ; 1,083                                       ;
;     Dedicated logic registers      ; 108                                         ;
; Total registers                    ; 108                                         ;
; Total pins                         ; 79                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v                     ;         ;
; UART2.v                          ; yes             ; User Verilog HDL File        ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART2.v                    ;         ;
; output_files/main.v              ; yes             ; User Verilog HDL File        ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                    ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                         ;         ;
; db/lpm_divide_6jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/lpm_divide_6jm.tdf      ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/sign_div_unsign_ulh.tdf ;         ;
; db/alt_u_div_d7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/alt_u_div_d7f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/add_sub_8pc.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,084       ;
;                                             ;             ;
; Total combinational functions               ; 1083        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 265         ;
;     -- 3 input functions                    ; 308         ;
;     -- <=2 input functions                  ; 510         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 674         ;
;     -- arithmetic mode                      ; 409         ;
;                                             ;             ;
; Total registers                             ; 108         ;
;     -- Dedicated logic registers            ; 108         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 79          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; CLOCK~input ;
; Maximum fan-out                             ; 108         ;
; Total fan-out                               ; 3318        ;
; Average fan-out                             ; 2.45        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |main                                     ; 1083 (0)            ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 79   ; 0            ; |main                                                                                                             ; main                ; work         ;
;    |buzzing:buz|                          ; 1083 (186)          ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz                                                                                                 ; buzzing             ; work         ;
;       |lpm_divide:Div0|                   ; 897 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_6jm:auto_generated|  ; 897 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                   ; lpm_divide_6jm      ; work         ;
;             |sign_div_unsign_ulh:divider| ; 897 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh ; work         ;
;                |alt_u_div_d7f:divider|    ; 897 (897)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzing:buz|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_d7f:divider ; alt_u_div_d7f       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |main|UART2:uart|RXstate                                            ;
+-----------------+----------------+---------------+-----------------+----------------+
; Name            ; RXstate.RXwait ; RXstate.RXget ; RXstate.RXstart ; RXstate.RXidle ;
+-----------------+----------------+---------------+-----------------+----------------+
; RXstate.RXidle  ; 0              ; 0             ; 0               ; 0              ;
; RXstate.RXstart ; 0              ; 0             ; 1               ; 1              ;
; RXstate.RXget   ; 0              ; 1             ; 0               ; 1              ;
; RXstate.RXwait  ; 1              ; 0             ; 0               ; 1              ;
+-----------------+----------------+---------------+-----------------+----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; buzzing:buz|counter2[25..29]           ; Stuck at GND due to stuck port data_in ;
; UART2:uart|RXstate~6                   ; Lost fanout                            ;
; UART2:uart|RXstate~7                   ; Lost fanout                            ;
; UART2:uart|RXstate~8                   ; Lost fanout                            ;
; UART2:uart|RXstate~9                   ; Lost fanout                            ;
; UART2:uart|watchgod[2..19]             ; Lost fanout                            ;
; UART2:uart|RXcount[0..9]               ; Lost fanout                            ;
; UART2:uart|RXdataBit[0..5]             ; Lost fanout                            ;
; UART2:uart|watchgod[0,1]               ; Lost fanout                            ;
; UART2:uart|RXstate.RXidle              ; Lost fanout                            ;
; UART2:uart|RXstate.RXstart             ; Lost fanout                            ;
; UART2:uart|RXstate.RXget               ; Lost fanout                            ;
; UART2:uart|RXstate.RXwait              ; Lost fanout                            ;
; Total Number of Removed Registers = 49 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+-------------------------+--------------------+-------------------------------------------------------+
; Register name           ; Reason for Removal ; Registers Removed due to This Register                ;
+-------------------------+--------------------+-------------------------------------------------------+
; UART2:uart|RXstate~6    ; Lost Fanouts       ; UART2:uart|RXstate.RXstart, UART2:uart|RXstate.RXwait ;
; UART2:uart|RXcount[9]   ; Lost Fanouts       ; UART2:uart|RXcount[8], UART2:uart|RXcount[7]          ;
; UART2:uart|RXstate~7    ; Lost Fanouts       ; UART2:uart|RXstate.RXget                              ;
; UART2:uart|watchgod[19] ; Lost Fanouts       ; UART2:uart|RXstate.RXidle                             ;
+-------------------------+--------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 108   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 49    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main|UART2:uart|watchgod[12] ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |main|buzzing:buz|timex[29]   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |main|UART2:uart|RXdataBit[4] ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |main|UART2:uart|RXcount[2]   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |main|UART2:uart|Selector1    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART2:uart ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; RXidle         ; 0000  ; Unsigned Binary                ;
; RXstart        ; 0001  ; Unsigned Binary                ;
; RXget          ; 0010  ; Unsigned Binary                ;
; RXwait         ; 0011  ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buzzing:buz|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                            ;
; LPM_WIDTHD             ; 9              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART2:uart"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dataReceived ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataAvail    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataToSend   ; Input  ; Info     ; Stuck at GND                                                                        ;
; sendData     ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 79                          ;
; cycloneiii_ff         ; 108                         ;
;     ENA               ; 49                          ;
;     SCLR              ; 30                          ;
;     plain             ; 29                          ;
; cycloneiii_io_obuf    ; 4                           ;
; cycloneiii_lcell_comb ; 1084                        ;
;     arith             ; 409                         ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 303                         ;
;     normal            ; 675                         ;
;         0 data inputs ; 34                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 360                         ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 265                         ;
;                       ;                             ;
; Max LUT depth         ; 95.90                       ;
; Average LUT depth     ; 78.10                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 29 16:21:37 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectAlejandroWill -c main
Warning (125092): Tcl Script File ram1test.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ram1test.qip
Warning (125092): Tcl Script File ramTEST.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramTEST.qip
Warning (125092): Tcl Script File ramsad.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ramsad.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file audiotest/unnamed_bb.v
    Info (12023): Found entity 1: unnamed File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/audioTest/unnamed_bb.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: mouse_Inner_controller File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v Line: 8
    Info (12023): Found entity 2: Altera_UP_PS2_Data_In File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v Line: 152
    Info (12023): Found entity 3: Altera_UP_PS2_Command_Out File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/PS2_Controller.v Line: 225
Info (12021): Found 4 design units, including 4 entities, in source file mouse.v
    Info (12023): Found entity 1: ps2Mouse File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v Line: 19
    Info (12023): Found entity 2: twoComp File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v Line: 177
    Info (12023): Found entity 3: fullAdder File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v Line: 190
    Info (12023): Found entity 4: bit8Adder File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: ps2Keyboard File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/keyboard.v Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file ih8verilog_main.v
    Info (12023): Found entity 1: PP2VerilogDrawingController File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 4
    Info (12023): Found entity 2: animations File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 348
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgadriver.v
    Info (12023): Found entity 1: VGADriver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/VGADriver.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UARTold File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ramtimestable.v
    Info (12023): Found entity 1: ramtimesTable File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/ramtimesTable.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rameinstein.v
    Info (12023): Found entity 1: rameinstein File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/rameinstein.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rampeter.v
    Info (12023): Found entity 1: rampeter File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/rampeter.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rambasic_transparency.v
    Info (12023): Found entity 1: ramBasic_transparency File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/ramBasic_transparency.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rambouncer.v
    Info (12023): Found entity 1: rambouncer File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/rambouncer.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file uart2.v
    Info (12023): Found entity 1: UART2 File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/UART2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_fifo.v
    Info (12023): Found entity 1: cao_fifo File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_fifo.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_merge.v
    Info (12023): Found entity 1: cao_merge File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_merge.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_avalon.v
    Info (12023): Found entity 1: cao_avalon File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_avalon.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/cao_registers.v
    Info (12023): Found entity 1: cao_registers File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/cao_registers.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file test/altera_cao_reset_synchronizer.v
    Info (12023): Found entity 1: altera_cao_reset_synchronizer File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/altera_cao_reset_synchronizer.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file test/clocked_audio_output.v
    Info (12023): Found entity 1: clocked_audio_output File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/test/clocked_audio_output.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file output_files/main.v
    Info (12023): Found entity 1: buzzing File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(338): created implicit net for "timesTableY" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 338
Warning (10236): Verilog HDL Implicit Net warning at IH8Verilog_main.v(338): created implicit net for "timesTableX" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/IH8Verilog_main.v Line: 338
Critical Warning (10846): Verilog HDL Instantiation warning at mouse.v(185): instance has no name File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/mouse.v Line: 185
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10034): Output port "VGAr" at main.v(3) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
Warning (10034): Output port "VGAg" at main.v(4) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
Warning (10034): Output port "VGAb" at main.v(5) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
Warning (10034): Output port "leds[7..0]" at main.v(12) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
Warning (10034): Output port "hsync" at main.v(35) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 35
Warning (10034): Output port "vsync" at main.v(35) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 35
Warning (10034): Output port "VGAclock" at main.v(34) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 34
Warning (10034): Output port "VGAsync" at main.v(6) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 6
Warning (10034): Output port "VGAblanck" at main.v(6) has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 6
Info (12128): Elaborating entity "UART2" for hierarchy "UART2:uart" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 40
Info (12128): Elaborating entity "buzzing" for hierarchy "buzzing:buz" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 50
Warning (10858): Verilog HDL warning at main.v(14): object freq used but never assigned File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 14
Warning (10230): Verilog HDL assignment warning at main.v(31): truncated value with size 32 to match size of target (30) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 31
Warning (10230): Verilog HDL assignment warning at main.v(55): truncated value with size 40 to match size of target (10) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 55
Warning (10230): Verilog HDL assignment warning at main.v(60): truncated value with size 32 to match size of target (30) File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 60
Warning (10030): Net "freq[39..1]" at main.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 14
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "buzzing:buz|Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 55
Info (12130): Elaborated megafunction instantiation "buzzing:buz|lpm_divide:Div0" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 55
Info (12133): Instantiated megafunction "buzzing:buz|lpm_divide:Div0" with the following parameter: File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.v Line: 55
    Info (12134): Parameter "LPM_WIDTHN" = "40"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/lpm_divide_6jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_d7f.tdf
    Info (12023): Found entity 1: alt_u_div_d7f File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/alt_u_div_d7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/db/add_sub_8pc.tdf Line: 23
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "SDI Interface (SD, HD)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ps2ck" has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 15
    Warning (13040): bidirectional pin "ps2dt" has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 15
    Warning (13040): bidirectional pin "ps2ck2" has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 15
    Warning (13040): bidirectional pin "ps2dt2" has no driver File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 15
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hsync" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 35
    Warning (13410): Pin "vsync" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 35
    Warning (13410): Pin "VGAclock" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 34
    Warning (13410): Pin "VGAr[0]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAr[1]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAr[2]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAr[3]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAr[4]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAr[5]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAr[6]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAr[7]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 3
    Warning (13410): Pin "VGAg[0]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAg[1]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAg[2]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAg[3]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAg[4]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAg[5]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAg[6]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAg[7]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 4
    Warning (13410): Pin "VGAb[0]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAb[1]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAb[2]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAb[3]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAb[4]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAb[5]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAb[6]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAb[7]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 5
    Warning (13410): Pin "VGAsync" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 6
    Warning (13410): Pin "VGAblanck" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 6
    Warning (13410): Pin "leds[0]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
    Warning (13410): Pin "leds[1]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 44 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 13 assignments for entity "clocked_audio_output" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME clocked_audio_output -entity test -sip test.sip -library lib_test was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity test -sip test.sip -library lib_test was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity test -sip test.sip -library lib_test was ignored
Info (144001): Generated suppressed messages file C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[0]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[1]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[2]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[3]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[4]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[5]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[6]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[7]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[8]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[9]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[10]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[11]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[12]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[13]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[14]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[15]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[16]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "sw[17]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 13
    Warning (15610): No output dependent on input pin "key[0]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "key[2]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "key[3]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 14
    Warning (15610): No output dependent on input pin "key[1]" File: C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/main.v Line: 14
Info (21057): Implemented 1163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1084 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings
    Info: Peak virtual memory: 4819 megabytes
    Info: Processing ended: Thu Nov 29 16:21:49 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cabrera/Desktop/FinalProject/ECE287Project/VerilogExample/output_files/main.map.smsg.


