
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+145 (git sha1 59404f8ce, g++ 13.2.0-23ubuntu4 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \reg_file_assertions
Used module:     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file

2.2. Analyzing design hierarchy..
Top module:  \reg_file_assertions
Used module:     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file
Removed 0 unused modules.
Module reg_file_assertions directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== reg_file_assertions ===

   Number of wires:                 73
   Number of wire bits:            539
   Number of public wires:          17
   Number of public wire bits:     419
   Number of ports:                  9
   Number of port bits:            210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 78
     $add                            1
     $assert                         7
     $assume                         6
     $eq                            10
     $ff                            22
     $logic_and                      9
     $logic_not                      6
     $lt                             4
     $mux                           10
     $not                            1
     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file      1
     $reduce_bool                    1

=== $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file ===

   Number of wires:                 24
   Number of wire bits:            745
   Number of public wires:          13
   Number of public wire bits:     348
   Number of ports:                  9
   Number of port bits:            210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $anyseq                         4
     $assume                         1
     $logic_and                      1
     $logic_not                      1
     $mem_v2                         1
     $mux                            7
     $reduce_bool                    1

=== design hierarchy ===

   reg_file_assertions               1
     $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file      1

   Number of wires:                 97
   Number of wire bits:           1284
   Number of public wires:          30
   Number of public wire bits:     767
   Number of ports:                 18
   Number of port bits:            420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     $add                            1
     $anyseq                         4
     $assert                         7
     $assume                         7
     $eq                            10
     $ff                            22
     $logic_and                     10
     $logic_not                      7
     $lt                             4
     $mem_v2                         1
     $mux                           17
     $not                            1
     $reduce_bool                    2

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Creating SMT-LIBv2 representation of module reg_file_assertions.

End of script. Logfile hash: a9d1657f3d, CPU: user 0.02s system 0.01s, MEM: 16.33 MB peak
Yosys 0.45+145 (git sha1 59404f8ce, g++ 13.2.0-23ubuntu4 -fPIC -O3)
Time spent: 59% 2x write_smt2 (0 sec), 36% 2x read_ilang (0 sec), ...
