/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version   : Q-2019.12-SP2
// Date      : Wed Apr 29 03:29:58 2020
/////////////////////////////////////////////////////////////


module oc8051_top ( wb_rst_i, wb_clk_i, wbi_adr_o, wbi_dat_i, wbi_stb_o, 
        wbi_ack_i, wbi_cyc_o, wbi_err_i, wbd_dat_i, wbd_dat_o, wbd_adr_o, 
        wbd_we_o, wbd_ack_i, wbd_stb_o, wbd_cyc_o, wbd_err_i, int0_i, int1_i, 
        p0_i, p0_o, p1_i, p1_o, p2_i, p2_o, p3_i, p3_o, t0_i, t1_i, t2_i, 
        t2ex_i, ea_in );
  output [15:0] wbi_adr_o;
  input [31:0] wbi_dat_i;
  input [7:0] wbd_dat_i;
  output [7:0] wbd_dat_o;
  output [15:0] wbd_adr_o;
  input [7:0] p0_i;
  output [7:0] p0_o;
  input [7:0] p1_i;
  output [7:0] p1_o;
  input [7:0] p2_i;
  output [7:0] p2_o;
  input [7:0] p3_i;
  output [7:0] p3_o;
  input wb_rst_i, wb_clk_i, wbi_ack_i, wbi_err_i, wbd_ack_i, wbd_err_i, int0_i,
         int1_i, t0_i, t1_i, t2_i, t2ex_i, ea_in;
  output wbi_stb_o, wbi_cyc_o, wbd_we_o, wbd_stb_o, wbd_cyc_o;
  wire   wbd_cyc_o, src_sel3, wait_data, srcAc, cy, sfr_bit, rd_ind, int_ack,
         reti, \oc8051_decoder1/N2368 , \oc8051_decoder1/N2367 ,
         \oc8051_decoder1/N2366 , \oc8051_decoder1/wr ,
         \oc8051_ram_top1/rd_en_r ,
         \oc8051_ram_top1/oc8051_idata/buff[255][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[255][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[255][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[255][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[255][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[255][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[255][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[255][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[254][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[253][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[252][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[251][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[250][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[249][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[248][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[247][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[246][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[245][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[244][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[243][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[242][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[241][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[240][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[239][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[238][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[237][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[236][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[235][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[234][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[233][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[232][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[231][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[230][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[229][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[228][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[227][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[226][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[225][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[224][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[223][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[222][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[221][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[220][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[219][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[218][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[217][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[216][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[215][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[214][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[213][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[212][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[211][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[210][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[209][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[208][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[207][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[206][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[205][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[204][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[203][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[202][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[201][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[200][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[199][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[198][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[197][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[196][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[195][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[194][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[193][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[192][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[191][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[190][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[189][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[188][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[187][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[186][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[185][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[184][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[183][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[182][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[181][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[180][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[179][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[178][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[177][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[176][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[175][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[174][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[173][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[172][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[171][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[170][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[169][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[168][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[167][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[166][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[165][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[164][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[163][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[162][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[161][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[160][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[159][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[158][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[157][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[156][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[155][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[154][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[153][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[152][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[151][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[150][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[149][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[148][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[147][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[146][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[145][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[144][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[143][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[142][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[141][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[140][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[139][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[138][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[137][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[136][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[135][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[134][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[133][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[132][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[131][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[130][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[129][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[128][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[127][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[126][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[125][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[124][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[123][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[122][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[121][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[120][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[119][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[118][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[117][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[116][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[115][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[114][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[113][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[112][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[111][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[110][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[109][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[108][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[107][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[106][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[105][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[104][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[103][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[102][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[101][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[100][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[99][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[98][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[97][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[96][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[95][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[94][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[93][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[92][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[91][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[90][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[89][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[88][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[87][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[86][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[85][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[84][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[83][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[82][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[81][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[80][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[79][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[78][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[77][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[76][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[75][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[74][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[73][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[72][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[71][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[70][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[69][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[68][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[67][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[66][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[65][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[64][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[63][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[62][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[61][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[60][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[59][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[58][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[57][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[56][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[55][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[54][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[53][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[52][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[51][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[50][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[49][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[48][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[47][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[46][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[45][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[44][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[43][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[42][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[41][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[40][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[39][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[38][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[37][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[36][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[35][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[34][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[33][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[32][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[31][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[30][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[29][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[28][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[27][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[26][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[25][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[24][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[23][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[22][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[21][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[20][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[19][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[18][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[17][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[16][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[15][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[14][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[13][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[12][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[11][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[10][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[9][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[8][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[7][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[6][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[5][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[4][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[3][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[2][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[1][7] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][0] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][1] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][2] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][3] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][4] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][5] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][6] ,
         \oc8051_ram_top1/oc8051_idata/buff[0][7] ,
         \oc8051_indi_addr1/buff[0][7] , \oc8051_indi_addr1/buff[0][6] ,
         \oc8051_indi_addr1/buff[0][5] , \oc8051_indi_addr1/buff[0][4] ,
         \oc8051_indi_addr1/buff[0][3] , \oc8051_indi_addr1/buff[0][2] ,
         \oc8051_indi_addr1/buff[0][1] , \oc8051_indi_addr1/buff[0][0] ,
         \oc8051_indi_addr1/buff[1][7] , \oc8051_indi_addr1/buff[1][6] ,
         \oc8051_indi_addr1/buff[1][5] , \oc8051_indi_addr1/buff[1][4] ,
         \oc8051_indi_addr1/buff[1][3] , \oc8051_indi_addr1/buff[1][2] ,
         \oc8051_indi_addr1/buff[1][1] , \oc8051_indi_addr1/buff[1][0] ,
         \oc8051_indi_addr1/buff[2][7] , \oc8051_indi_addr1/buff[2][6] ,
         \oc8051_indi_addr1/buff[2][5] , \oc8051_indi_addr1/buff[2][4] ,
         \oc8051_indi_addr1/buff[2][3] , \oc8051_indi_addr1/buff[2][2] ,
         \oc8051_indi_addr1/buff[2][1] , \oc8051_indi_addr1/buff[2][0] ,
         \oc8051_indi_addr1/buff[3][7] , \oc8051_indi_addr1/buff[3][6] ,
         \oc8051_indi_addr1/buff[3][5] , \oc8051_indi_addr1/buff[3][4] ,
         \oc8051_indi_addr1/buff[3][3] , \oc8051_indi_addr1/buff[3][2] ,
         \oc8051_indi_addr1/buff[3][1] , \oc8051_indi_addr1/buff[3][0] ,
         \oc8051_indi_addr1/buff[4][7] , \oc8051_indi_addr1/buff[4][6] ,
         \oc8051_indi_addr1/buff[4][5] , \oc8051_indi_addr1/buff[4][4] ,
         \oc8051_indi_addr1/buff[4][3] , \oc8051_indi_addr1/buff[4][2] ,
         \oc8051_indi_addr1/buff[4][1] , \oc8051_indi_addr1/buff[4][0] ,
         \oc8051_indi_addr1/buff[5][7] , \oc8051_indi_addr1/buff[5][6] ,
         \oc8051_indi_addr1/buff[5][5] , \oc8051_indi_addr1/buff[5][4] ,
         \oc8051_indi_addr1/buff[5][3] , \oc8051_indi_addr1/buff[5][2] ,
         \oc8051_indi_addr1/buff[5][1] , \oc8051_indi_addr1/buff[5][0] ,
         \oc8051_indi_addr1/buff[6][7] , \oc8051_indi_addr1/buff[6][6] ,
         \oc8051_indi_addr1/buff[6][5] , \oc8051_indi_addr1/buff[6][4] ,
         \oc8051_indi_addr1/buff[6][3] , \oc8051_indi_addr1/buff[6][2] ,
         \oc8051_indi_addr1/buff[6][1] , \oc8051_indi_addr1/buff[6][0] ,
         \oc8051_indi_addr1/buff[7][7] , \oc8051_indi_addr1/buff[7][6] ,
         \oc8051_indi_addr1/buff[7][5] , \oc8051_indi_addr1/buff[7][4] ,
         \oc8051_indi_addr1/buff[7][3] , \oc8051_indi_addr1/buff[7][2] ,
         \oc8051_indi_addr1/buff[7][1] , \oc8051_indi_addr1/buff[7][0] ,
         \oc8051_memory_interface1/N1028 , \oc8051_memory_interface1/pc_wr_r ,
         \oc8051_memory_interface1/N860 , \oc8051_memory_interface1/N265 ,
         \oc8051_memory_interface1/int_ack_t ,
         \oc8051_memory_interface1/dack_ir , \oc8051_memory_interface1/cdone ,
         \oc8051_memory_interface1/istb_t ,
         \oc8051_memory_interface1/pc_wr_r2 ,
         \oc8051_memory_interface1/imem_wait ,
         \oc8051_memory_interface1/dmem_wait , \oc8051_sfr1/N187 ,
         \oc8051_sfr1/N186 , \oc8051_sfr1/N185 , \oc8051_sfr1/N175 ,
         \oc8051_sfr1/pres_ow , \oc8051_sfr1/tr1 , \oc8051_sfr1/tr0 ,
         \oc8051_sfr1/tf1 , \oc8051_sfr1/tf0 , \oc8051_sfr1/wr_bit_r ,
         \oc8051_sfr1/oc8051_sp1/pop , \oc8051_sfr1/oc8051_int1/tf0_buff ,
         \oc8051_sfr1/oc8051_int1/tf1_buff ,
         \oc8051_sfr1/oc8051_int1/int_lev[0][0] ,
         \oc8051_sfr1/oc8051_int1/int_lev[1][0] ,
         \oc8051_sfr1/oc8051_int1/isrc[1][2] ,
         \oc8051_sfr1/oc8051_int1/isrc[1][1] ,
         \oc8051_sfr1/oc8051_int1/isrc[1][0] ,
         \oc8051_sfr1/oc8051_int1/isrc[0][2] ,
         \oc8051_sfr1/oc8051_int1/isrc[0][1] ,
         \oc8051_sfr1/oc8051_int1/isrc[0][0] ,
         \oc8051_sfr1/oc8051_int1/int_proc , \oc8051_sfr1/oc8051_tc1/tf1_1 ,
         \oc8051_sfr1/oc8051_tc1/tf1_0 , \oc8051_sfr1/oc8051_tc1/t1_buff ,
         \oc8051_sfr1/oc8051_tc1/t0_buff , \oc8051_sfr1/oc8051_tc21/N232 ,
         \oc8051_sfr1/oc8051_tc21/N225 , \oc8051_sfr1/oc8051_tc21/tc2_event ,
         \oc8051_sfr1/oc8051_tc21/neg_trans ,
         \oc8051_sfr1/oc8051_tc21/tf2_set , n4261, n4262, n4268, n4269, n4270,
         n4271, n4272, n4273, n4274, n4275, n4276, n4277, n4278, n4279, n4280,
         n4281, n4282, n4283, n4284, n4285, n4297, n4298, n4299, n4300, n4301,
         n4302, n4303, n4304, n4305, n4307, n4308, n4309, n4310, n4311, n4312,
         n4313, n4314, n4315, n4316, n4317, n4318, n4319, n4320, n4321, n4322,
         n4323, n4324, n4325, n4326, n4327, n4328, n4329, n4330, n4331, n4332,
         n4333, n4334, n4335, n4336, n4337, n4338, n4339, n4340, n4341, n4342,
         n4343, n4344, n4345, n4346, n4347, n4348, n4349, n4350, n4351, n4352,
         n4353, n4354, n4355, n4356, n4357, n4358, n4359, n4360, n4361, n4362,
         n4363, n4364, n4365, n4366, n4367, n4368, n4369, n4370, n4371, n4372,
         n4373, n4374, n4375, n4376, n4377, n4378, n4379, n4380, n4381, n4382,
         n4383, n4384, n4385, n4386, n4387, n4388, n4389, n4390, n4391, n4392,
         n4393, n4394, n4395, n4396, n4397, n4398, n4399, n4400, n4401, n4402,
         n4403, n4404, n4405, n4406, n4407, n4408, n4409, n4410, n4411, n4412,
         n4413, n4414, n4415, n4416, n4417, n4418, n4419, n4420, n4421, n4422,
         n4423, n4424, n4425, n4426, n4427, n4428, n4429, n4430, n4431, n4432,
         n4433, n4434, n4435, n4436, n4437, n4438, n4439, n4440, n4441, n4442,
         n4443, n4444, n4445, n4446, n4447, n4448, n4449, n4450, n4451, n4452,
         n4453, n4454, n4455, n4456, n4457, n4458, n4459, n4460, n4461, n4462,
         n4463, n4464, n4465, n4466, n4467, n4468, n4469, n4470, n4471, n4472,
         n4473, n4474, n4475, n4476, n4477, n4478, n4479, n4480, n4481, n4482,
         n4483, n4484, n4485, n4486, n4487, n4488, n4489, n4490, n4491, n4492,
         n4493, n4494, n4495, n4496, n4497, n4498, n4499, n4500, n4501, n4502,
         n4503, n4504, n4505, n4506, n4507, n4508, n4509, n4510, n4511, n4512,
         n4513, n4514, n4515, n4516, n4517, n4518, n4519, n4520, n4521, n4522,
         n4523, n4524, n4525, n4526, n4527, n4528, n4529, n4530, n4531, n4532,
         n4533, n4534, n4535, n4536, n4537, n4538, n4539, n4540, n4541, n4542,
         n4543, n4544, n4545, n4546, n4547, n4548, n4549, n4550, n4551, n4552,
         n4553, n4554, n4555, n4556, n4557, n4558, n4559, n4560, n4561, n4562,
         n4563, n4564, n4565, n4566, n4567, n4568, n4569, n4570, n4571, n4572,
         n4573, n4574, n4575, n4576, n4577, n4578, n4579, n4580, n4581, n4582,
         n4583, n4584, n4585, n4586, n4587, n4588, n4589, n4590, n4591, n4592,
         n4593, n4594, n4595, n4596, n4597, n4598, n4599, n4600, n4601, n4602,
         n4603, n4604, n4605, n4606, n4607, n4608, n4609, n4610, n4611, n4612,
         n4613, n4614, n4615, n4616, n4617, n4618, n4619, n4620, n4621, n4622,
         n4623, n4624, n4625, n4626, n4627, n4628, n4629, n4630, n4631, n4632,
         n4633, n4634, n4635, n4636, n4637, n4638, n4639, n4640, n4641, n4642,
         n4643, n4644, n4645, n4646, n4647, n4648, n4649, n4650, n4651, n4652,
         n4653, n4654, n4655, n4656, n4657, n4658, n4659, n4660, n4661, n4662,
         n4663, n4664, n4665, n4666, n4667, n4668, n4669, n4670, n4671, n4672,
         n4673, n4674, n4675, n4676, n4677, n4678, n4679, n4680, n4681, n4682,
         n4683, n4684, n4685, n4686, n4687, n4688, n4689, n4690, n4691, n4692,
         n4693, n4694, n4695, n4696, n4697, n4698, n4699, n4700, n4701, n4702,
         n4703, n4704, n4705, n4706, n4707, n4708, n4709, n4710, n4711, n4712,
         n4713, n4714, n4715, n4716, n4717, n4718, n4719, n4720, n4721, n4722,
         n4723, n4724, n4725, n4726, n4727, n4728, n4729, n4730, n4731, n4732,
         n4733, n4734, n4735, n4736, n4737, n4738, n4739, n4740, n4741, n4742,
         n4743, n4744, n4745, n4746, n4747, n4748, n4749, n4750, n4751, n4752,
         n4753, n4754, n4755, n4756, n4757, n4758, n4759, n4760, n4761, n4762,
         n4763, n4764, n4765, n4766, n4767, n4768, n4769, n4770, n4771, n4772,
         n4773, n4774, n4775, n4776, n4777, n4778, n4779, n4780, n4781, n4782,
         n4783, n4784, n4785, n4786, n4787, n4788, n4789, n4790, n4791, n4792,
         n4793, n4794, n4795, n4796, n4797, n4798, n4799, n4800, n4801, n4802,
         n4803, n4804, n4805, n4806, n4807, n4808, n4809, n4810, n4811, n4812,
         n4813, n4814, n4815, n4816, n4817, n4818, n4819, n4820, n4821, n4822,
         n4823, n4824, n4825, n4826, n4827, n4828, n4829, n4830, n4831, n4832,
         n4833, n4834, n4835, n4836, n4837, n4838, n4839, n4840, n4841, n4842,
         n4843, n4844, n4845, n4846, n4847, n4848, n4849, n4850, n4851, n4852,
         n4853, n4854, n4855, n4856, n4857, n4858, n4859, n4860, n4861, n4862,
         n4863, n4864, n4865, n4866, n4867, n4868, n4869, n4870, n4871, n4872,
         n4873, n4874, n4875, n4876, n4877, n4878, n4879, n4880, n4881, n4882,
         n4883, n4884, n4885, n4886, n4887, n4888, n4889, n4890, n4891, n4892,
         n4893, n4894, n4895, n4896, n4897, n4898, n4899, n4900, n4901, n4902,
         n4903, n4904, n4905, n4906, n4907, n4908, n4909, n4910, n4911, n4912,
         n4913, n4914, n4915, n4916, n4917, n4918, n4919, n4920, n4921, n4922,
         n4923, n4924, n4925, n4926, n4927, n4928, n4929, n4930, n4931, n4932,
         n4933, n4934, n4935, n4936, n4937, n4938, n4939, n4940, n4941, n4942,
         n4943, n4944, n4945, n4946, n4947, n4948, n4949, n4950, n4951, n4952,
         n4953, n4954, n4955, n4956, n4957, n4958, n4959, n4960, n4961, n4962,
         n4963, n4964, n4965, n4966, n4967, n4968, n4969, n4970, n4971, n4972,
         n4973, n4974, n4975, n4976, n4977, n4978, n4979, n4980, n4981, n4982,
         n4983, n4984, n4985, n4986, n4987, n4988, n4989, n4990, n4991, n4992,
         n4993, n4994, n4995, n4996, n4997, n4998, n4999, n5000, n5001, n5002,
         n5003, n5004, n5005, n5006, n5007, n5008, n5009, n5010, n5011, n5012,
         n5013, n5014, n5015, n5016, n5017, n5018, n5019, n5020, n5021, n5022,
         n5023, n5024, n5025, n5026, n5027, n5028, n5029, n5030, n5031, n5032,
         n5033, n5034, n5035, n5036, n5037, n5038, n5039, n5040, n5041, n5042,
         n5043, n5044, n5045, n5046, n5047, n5048, n5049, n5050, n5051, n5052,
         n5053, n5054, n5055, n5056, n5057, n5058, n5059, n5060, n5061, n5062,
         n5063, n5064, n5065, n5066, n5067, n5068, n5069, n5070, n5071, n5072,
         n5073, n5074, n5075, n5076, n5077, n5078, n5079, n5080, n5081, n5082,
         n5083, n5084, n5085, n5086, n5087, n5088, n5089, n5090, n5091, n5092,
         n5093, n5094, n5095, n5096, n5097, n5098, n5099, n5100, n5101, n5102,
         n5103, n5104, n5105, n5106, n5107, n5108, n5109, n5110, n5111, n5112,
         n5113, n5114, n5115, n5116, n5117, n5118, n5119, n5120, n5121, n5122,
         n5123, n5124, n5125, n5126, n5127, n5128, n5129, n5130, n5131, n5132,
         n5133, n5134, n5135, n5136, n5137, n5138, n5139, n5140, n5141, n5142,
         n5143, n5144, n5145, n5146, n5147, n5148, n5149, n5150, n5151, n5152,
         n5153, n5154, n5155, n5156, n5157, n5158, n5159, n5160, n5161, n5162,
         n5163, n5164, n5165, n5166, n5167, n5168, n5169, n5170, n5171, n5172,
         n5173, n5174, n5175, n5176, n5177, n5178, n5179, n5180, n5181, n5182,
         n5183, n5184, n5185, n5186, n5187, n5188, n5189, n5190, n5191, n5192,
         n5193, n5194, n5195, n5196, n5197, n5198, n5199, n5200, n5201, n5202,
         n5203, n5204, n5205, n5206, n5207, n5208, n5209, n5210, n5211, n5212,
         n5213, n5214, n5215, n5216, n5217, n5218, n5219, n5220, n5221, n5222,
         n5223, n5224, n5225, n5226, n5227, n5228, n5229, n5230, n5231, n5232,
         n5233, n5234, n5235, n5236, n5237, n5238, n5239, n5240, n5241, n5242,
         n5243, n5244, n5245, n5246, n5247, n5248, n5249, n5250, n5251, n5252,
         n5253, n5254, n5255, n5256, n5257, n5258, n5259, n5260, n5261, n5262,
         n5263, n5264, n5265, n5266, n5267, n5268, n5269, n5270, n5271, n5272,
         n5273, n5274, n5275, n5276, n5277, n5278, n5279, n5280, n5281, n5282,
         n5283, n5284, n5285, n5286, n5287, n5288, n5289, n5290, n5291, n5292,
         n5293, n5294, n5295, n5296, n5297, n5298, n5299, n5300, n5301, n5302,
         n5303, n5304, n5305, n5306, n5307, n5308, n5309, n5310, n5311, n5312,
         n5313, n5314, n5315, n5316, n5317, n5318, n5319, n5320, n5321, n5322,
         n5323, n5324, n5325, n5326, n5327, n5328, n5329, n5330, n5331, n5332,
         n5333, n5334, n5335, n5336, n5337, n5338, n5339, n5340, n5341, n5342,
         n5343, n5344, n5345, n5346, n5347, n5348, n5349, n5350, n5351, n5352,
         n5353, n5354, n5355, n5356, n5357, n5358, n5359, n5360, n5361, n5362,
         n5363, n5364, n5365, n5366, n5367, n5368, n5369, n5370, n5371, n5372,
         n5373, n5374, n5375, n5376, n5377, n5378, n5379, n5380, n5381, n5382,
         n5383, n5384, n5385, n5386, n5387, n5388, n5389, n5390, n5391, n5392,
         n5393, n5394, n5395, n5396, n5397, n5398, n5399, n5400, n5401, n5402,
         n5403, n5404, n5405, n5406, n5407, n5408, n5409, n5410, n5411, n5412,
         n5413, n5414, n5415, n5416, n5417, n5418, n5419, n5420, n5421, n5422,
         n5423, n5424, n5425, n5426, n5427, n5428, n5429, n5430, n5431, n5432,
         n5433, n5434, n5435, n5436, n5437, n5438, n5439, n5440, n5441, n5442,
         n5443, n5444, n5445, n5446, n5447, n5448, n5449, n5450, n5451, n5452,
         n5453, n5454, n5455, n5456, n5457, n5458, n5459, n5460, n5461, n5462,
         n5463, n5464, n5465, n5466, n5467, n5468, n5469, n5470, n5471, n5472,
         n5473, n5474, n5475, n5476, n5477, n5478, n5479, n5480, n5481, n5482,
         n5483, n5484, n5485, n5486, n5487, n5488, n5489, n5490, n5491, n5492,
         n5493, n5494, n5495, n5496, n5497, n5498, n5499, n5500, n5501, n5502,
         n5503, n5504, n5505, n5506, n5507, n5508, n5509, n5510, n5511, n5512,
         n5513, n5514, n5515, n5516, n5517, n5518, n5519, n5520, n5521, n5522,
         n5523, n5524, n5525, n5526, n5527, n5528, n5529, n5530, n5531, n5532,
         n5533, n5534, n5535, n5536, n5537, n5538, n5539, n5540, n5541, n5542,
         n5543, n5544, n5545, n5546, n5547, n5548, n5549, n5550, n5551, n5552,
         n5553, n5554, n5555, n5556, n5557, n5558, n5559, n5560, n5561, n5562,
         n5563, n5564, n5565, n5566, n5567, n5568, n5569, n5570, n5571, n5572,
         n5573, n5574, n5575, n5576, n5577, n5578, n5579, n5580, n5581, n5582,
         n5583, n5584, n5585, n5586, n5587, n5588, n5589, n5590, n5591, n5592,
         n5593, n5594, n5595, n5596, n5597, n5598, n5599, n5600, n5601, n5602,
         n5603, n5604, n5605, n5606, n5607, n5608, n5609, n5610, n5611, n5612,
         n5613, n5614, n5615, n5616, n5617, n5618, n5619, n5620, n5621, n5622,
         n5623, n5624, n5625, n5626, n5627, n5628, n5629, n5630, n5631, n5632,
         n5633, n5634, n5635, n5636, n5637, n5638, n5639, n5640, n5641, n5642,
         n5643, n5644, n5645, n5646, n5647, n5648, n5649, n5650, n5651, n5652,
         n5653, n5654, n5655, n5656, n5657, n5658, n5659, n5660, n5661, n5662,
         n5663, n5664, n5665, n5666, n5667, n5668, n5669, n5670, n5671, n5672,
         n5673, n5674, n5675, n5676, n5677, n5678, n5679, n5680, n5681, n5682,
         n5683, n5684, n5685, n5686, n5687, n5688, n5689, n5690, n5691, n5692,
         n5693, n5694, n5695, n5696, n5697, n5698, n5699, n5700, n5701, n5702,
         n5703, n5704, n5705, n5706, n5707, n5708, n5709, n5710, n5711, n5712,
         n5713, n5714, n5715, n5716, n5717, n5718, n5719, n5720, n5721, n5722,
         n5723, n5724, n5725, n5726, n5727, n5728, n5729, n5730, n5731, n5732,
         n5733, n5734, n5735, n5736, n5737, n5738, n5739, n5740, n5741, n5742,
         n5743, n5744, n5745, n5746, n5747, n5748, n5749, n5750, n5751, n5752,
         n5753, n5754, n5755, n5756, n5757, n5758, n5759, n5760, n5761, n5762,
         n5763, n5764, n5765, n5766, n5767, n5768, n5769, n5770, n5771, n5772,
         n5773, n5774, n5775, n5776, n5777, n5778, n5779, n5780, n5781, n5782,
         n5783, n5784, n5785, n5786, n5787, n5788, n5789, n5790, n5791, n5792,
         n5793, n5794, n5795, n5796, n5797, n5798, n5799, n5800, n5801, n5802,
         n5803, n5804, n5805, n5806, n5807, n5808, n5809, n5810, n5811, n5812,
         n5813, n5814, n5815, n5816, n5817, n5818, n5819, n5820, n5821, n5822,
         n5823, n5824, n5825, n5826, n5827, n5828, n5829, n5830, n5831, n5832,
         n5833, n5834, n5835, n5836, n5837, n5838, n5839, n5840, n5841, n5842,
         n5843, n5844, n5845, n5846, n5847, n5848, n5849, n5850, n5851, n5852,
         n5853, n5854, n5855, n5856, n5857, n5858, n5859, n5860, n5861, n5862,
         n5863, n5864, n5865, n5866, n5867, n5868, n5869, n5870, n5871, n5872,
         n5873, n5874, n5875, n5876, n5877, n5878, n5879, n5880, n5881, n5882,
         n5883, n5884, n5885, n5886, n5887, n5888, n5889, n5890, n5891, n5892,
         n5893, n5894, n5895, n5896, n5897, n5898, n5899, n5900, n5901, n5902,
         n5903, n5904, n5905, n5906, n5907, n5908, n5909, n5910, n5911, n5912,
         n5913, n5914, n5915, n5916, n5917, n5918, n5919, n5920, n5921, n5922,
         n5923, n5924, n5925, n5926, n5927, n5928, n5929, n5930, n5931, n5932,
         n5933, n5934, n5935, n5936, n5937, n5938, n5939, n5940, n5941, n5942,
         n5943, n5944, n5945, n5946, n5947, n5948, n5949, n5950, n5951, n5952,
         n5953, n5954, n5955, n5956, n5957, n5958, n5959, n5960, n5961, n5962,
         n5963, n5964, n5965, n5966, n5967, n5968, n5969, n5970, n5971, n5972,
         n5973, n5974, n5975, n5976, n5977, n5978, n5979, n5980, n5981, n5982,
         n5983, n5984, n5985, n5986, n5987, n5988, n5989, n5990, n5991, n5992,
         n5993, n5994, n5995, n5996, n5997, n5998, n5999, n6000, n6001, n6002,
         n6003, n6004, n6005, n6006, n6007, n6008, n6009, n6010, n6011, n6012,
         n6013, n6014, n6015, n6016, n6017, n6018, n6019, n6020, n6021, n6022,
         n6023, n6024, n6025, n6026, n6027, n6028, n6029, n6030, n6031, n6032,
         n6033, n6034, n6035, n6036, n6037, n6038, n6039, n6040, n6041, n6042,
         n6043, n6044, n6045, n6046, n6047, n6048, n6049, n6050, n6051, n6052,
         n6053, n6054, n6055, n6056, n6057, n6058, n6059, n6060, n6061, n6062,
         n6063, n6064, n6065, n6066, n6067, n6068, n6069, n6070, n6071, n6072,
         n6073, n6074, n6075, n6076, n6077, n6078, n6079, n6080, n6081, n6082,
         n6083, n6084, n6085, n6086, n6087, n6088, n6089, n6090, n6091, n6092,
         n6093, n6094, n6095, n6096, n6097, n6098, n6099, n6100, n6101, n6102,
         n6103, n6104, n6105, n6106, n6107, n6108, n6109, n6110, n6111, n6112,
         n6113, n6114, n6115, n6116, n6117, n6118, n6119, n6120, n6121, n6122,
         n6123, n6124, n6125, n6126, n6127, n6128, n6129, n6130, n6131, n6132,
         n6133, n6134, n6135, n6136, n6137, n6138, n6139, n6140, n6141, n6142,
         n6143, n6144, n6145, n6146, n6147, n6148, n6149, n6150, n6151, n6152,
         n6153, n6154, n6155, n6156, n6157, n6158, n6159, n6160, n6161, n6162,
         n6163, n6164, n6165, n6166, n6167, n6168, n6169, n6170, n6171, n6172,
         n6173, n6174, n6175, n6176, n6177, n6178, n6179, n6180, n6181, n6182,
         n6183, n6184, n6185, n6186, n6187, n6188, n6189, n6190, n6191, n6192,
         n6193, n6194, n6195, n6196, n6197, n6198, n6199, n6200, n6201, n6202,
         n6203, n6204, n6205, n6206, n6207, n6208, n6209, n6210, n6211, n6212,
         n6213, n6214, n6215, n6216, n6217, n6218, n6219, n6220, n6221, n6222,
         n6223, n6224, n6225, n6226, n6227, n6228, n6229, n6230, n6231, n6232,
         n6233, n6234, n6235, n6236, n6237, n6238, n6239, n6240, n6241, n6242,
         n6243, n6244, n6245, n6246, n6247, n6248, n6249, n6250, n6251, n6252,
         n6253, n6254, n6255, n6256, n6257, n6258, n6259, n6260, n6261, n6262,
         n6263, n6264, n6265, n6266, n6267, n6268, n6269, n6270, n6271, n6272,
         n6273, n6274, n6275, n6276, n6277, n6278, n6279, n6280, n6281, n6282,
         n6283, n6284, n6285, n6286, n6287, n6288, n6289, n6290, n6291, n6292,
         n6293, n6294, n6295, n6296, n6297, n6298, n6299, n6300, n6301, n6302,
         n6303, n6304, n6305, n6306, n6307, n6308, n6309, n6310, n6311, n6312,
         n6313, n6314, n6315, n6316, n6317, n6318, n6319, n6320, n6321, n6322,
         n6323, n6324, n6325, n6326, n6327, n6328, n6329, n6330, n6331, n6332,
         n6333, n6334, n6335, n6336, n6337, n6338, n6339, n6340, n6341, n6342,
         n6343, n6344, n6345, n6346, n6347, n6348, n6349, n6350, n6351, n6352,
         n6353, n6354, n6355, n6356, n6357, n6358, n6359, n6360, n6361, n6362,
         n6363, n6364, n6365, n6366, n6367, n6368, n6369, n6370, n6371, n6372,
         n6373, n6374, n6375, n6376, n6377, n6378, n6379, n6380, n6381, n6382,
         n6383, n6384, n6385, n6386, n6387, n6388, n6389, n6390, n6391, n6392,
         n6393, n6394, n6395, n6396, n6397, n6398, n6399, n6400, n6401, n6402,
         n6403, n6404, n6405, n6406, n6407, n6408, n6409, n6410, n6411, n6412,
         n6413, n6414, n6415, n6416, n6417, n6418, n6419, n6420, n6421, n6422,
         n6423, n6424, n6425, n6426, n6427, n6428, n6429, n6430, n6431, n6432,
         n6433, n6434, n6435, n6436, n6437, n6438, n6439, n6440, n6441, n6442,
         n6443, n6444, n6445, n6446, n6447, n6448, n6449, n6450, n6451, n6452,
         n6453, n6454, n6455, n6456, n6457, n6458, n6459, n6460, n6461, n6462,
         n6463, n6464, n6465, n6466, n6467, n6468, n6469, n6470, n6471, n6472,
         n6473, n6474, n6475, n6476, n6477, n6478, n6479, n6480, n6481, n6482,
         n6483, n6484, n6485, n6486, n6487, n6488, n6489, n6490, n6491, n6492,
         n6493, n6494, n6495, n6496, n6497, n6498, n6499, n6500, n6501, n6502,
         n6503, n6504, n6505, n6506, n6507, n6508, n6509, n6510, n6511, n6512,
         n6513, n6514, n6515, n6516, n6517, n6518, n6519, n6520, n6521, n6522,
         n6523, n6524, n6525, n6526, n6527, n6528, n6529, n6530, n6531, n6532,
         n6533, n6534, n6535, n6536, n6537, n6538, n6539, n6540, n6541, n6542,
         n6543, n6544, n6545, n6546, n6547, n6548, n6549, n6550, n6551, n6552,
         n6553, n6554, n6555, n6556, n6557, n6558, n6559, n6560, n6561, n6562,
         n6563, n6564, n6565, n6566, n6567, n6568, n6569, n6570, n6571, n6572,
         n6573, n6574, n6575, n6576, n6577, n6578, n6579, n6580, n6581, n6582,
         n6583, n6584, n6585, n6586, n6587, n6588, n6589, n6590, n6591, n6592,
         n6593, n6594, n6595, n6596, n6597, n6598, n6599, n6600, n6601, n6602,
         n6603, n6604, n6605, n6606, n6607, n6608, n6609, n6610, n6611, n6612,
         n6613, n6614, n6615, n6616, n6617, n6618, n6619, n6620, n6621, n6622,
         n6623, n6624, n6625, n6626, n6627, n6628, n6629, n6630, n6631, n6632,
         n6633, n6634, n6635, n6636, n6637, n6638, n6639, n6640, n6641, n6642,
         n6643, n6644, n6645, n6646, n6647, n6648, n6649, n6650, n6651, n6652,
         n6653, n6654, n6655, n6656, n6657, n6658, n6659, n6660, n6661, n6662,
         n6663, n6664, n6665, n6666, n6667, n6668, n6669, n6670, n6671, n6672,
         n6673, n6674, n6675, n6676, n6677, n6678, n6679, n6680, n6681, n6682,
         n6683, n6684, n6685, n6686, n6687, n6688, n6689, n6690, n6691, n6692,
         n6693, n6694, n6695, n6696, n6697, n6698, n6699, n6700, n6701, n6702,
         n6703, n6704, n6705, n6706, n6707, n6708, n6709, n6710, n6711, n6712,
         n6713, n6714, n6715, n6716, n6717, n6718, n6719, n6720, n6721, n6722,
         n6723, n6724, n6725, n6726, n6727, n6728, n6729, n6730, n6731, n6732,
         n6733, n6734, n6735, n6736, n6737, n6738, n6739, n6740, n6741, n6742,
         n6743, n6744, n6745, n6746, n6747, n6748, n6749, n6750, n6751, n6752,
         n6753, n6754, n6755, n6756, n6757, n6758, n6759, n6760, n6761, n6762,
         n6763, n6764, n6765, n6766, n6767, n6768, n6769, n6770, n6771, n6772,
         n6773, n6774, n6775, n6776, n6777, n6778, n6779, n6780, n6781, n6782,
         n6783, n6784, n6785, n6786, n6787, n6798, n6799, n6800, n6801, n6802,
         n6803, n6804, n6805, n6806, n6807, n6808, n6809, n6810, n6811, n6812,
         n6813, n6814, n6815, n6816, n6817, n6818, n6819, n6820, n6821, n6822,
         n6823, n6824, n6825, n6826, n6827, n6828, n6829, n6830, n6831, n6832,
         n6833, n6834, n6835, n6836, n6837, n6838, n6839, n6840, n6841, n6842,
         n6843, n6844, n6845, n6846, n6847, n6848, n6849, n6850, n6851, n6852,
         n6853, n6854, n6855, n6856, n6857, n6858, n6859, n6860, n6861, n6862,
         n6863, n6864, n6865, n6866, n6867, n6868, n6869, n6870, n6871, n6872,
         n6873, n6874, n6875, n6876, n6877, n6878, n6879, n6880, n6881, n6882,
         n6883, n6884, n6885, n6886, n6887, n6888, n6889, n6890, n6891, n6892,
         n6893, n6894, n6895, n6896, n6897, n6898, n6899, n6900, n6901, n6902,
         n6903, n6904, n6905, n6906, n6907, n6908, n6909, n6910, n6911, n6912,
         n6913, n6914, n6915, n6916, n6917, n6918, n6919, n6920, n6921, n6922,
         n6923, n6924, n6925, n6926, n6927, n6928, n6929, n6930, n6931, n6932,
         n6933, n6934, n6935, n6936, n6937, n6938, n6939, n6940, n6941, n6942,
         n6943, n6944, n6945, n6946, n6947, n6948, n6949, n6950, n6951, n6952,
         n6953, n6954, n6955, n6956, n6957, n6958, n6959, n6960, n6961, n6962,
         n6963, n6964, n6965, n6966, n6967, n6968, n6969, n6970, n6971, n6972,
         n6973, n6974, n6975, n6976, n6977, n6978, n6979, n6980, n6981, n6982,
         n6983, n6984, n6985, n6986, n6987, n6988, n6989, n6990, n6991, n6992,
         n6993, n6994, n6995, n6996, n6997, n6998, n6999, n7000, n7001, n7002,
         n7003, n7004, n7005, n7006, n7007, n7008, n7009, n7010, n7011, n7012,
         n7013, n7014, n7015, n7016, n7017, n7018, n7019, n7020, n7021, n7022,
         n7023, n7024, n7025, n7026, n7027, n7028, n7029, n7030, n7031, n7032,
         n7033, n7034, n7035, n7036, n7037, n7038, n7039, n7040, n7041, n7042,
         n7043, n7044, n7045, n7046, n7047, n7048, n7049, n7050, n7051, n7052,
         n7053, n7054, n7055, n7056, n7057, n7058, n7059, n7060, n7061, n7062,
         n7063, n7064, n7065, n7066, n7067, n7068, n7069, n7070, n7071, n7072,
         n7073, n7074, n7075, n7076, n7077, n7078, n7079, n7080, n7081, n7082,
         n7083, n7084, n7085, n7086, n7087, n7088, n7089, n7090, n7091, n7092,
         n7093, n7094, n7095, n7096, n7097, n7098, n7099, n7100, n7101, n7102,
         n7103, n7104, n7105, n7106, n7107, n7108, n7109, n7110, n7111, n7112,
         n7113, n7114, n7115, n7116, n7117, n7118, n7119, n7120, n7121, n7122,
         n7123, n7124, n7125, n7126, n7127, n7128, n7129, n7130, n7131, n7132,
         n7133, n7134, n7135, n7136, n7137, n7138, n7139, n7140, n7141, n7142,
         n7143, n7144, n7145, n7146, n7147, n7148, n7149, n7150, n7151, n7152,
         n7153, n7154, n7155, n7156, n7157, n7158, n7159, n7160, n7161, n7162,
         n7163, n7164, n7165, n7166, n7167, n7168, n7169, n7170, n7171, n7172,
         n7173, n7174, n7175, n7176, n7177, n7178, n7179, n7180, n7181, n7182,
         n7183, n7184, n7185, n7186, n7187, n7188, n7189, n7190, n7191, n7192,
         n7193, n7194, n7195, n7196, n7197, n7198, n7199, n7200, n7201, n7202,
         n7203, n7204, n7205, n7206, n7207, n7208, n7209, n7210, n7211, n7212,
         n7213, n7214, n7215, n7216, n7217, n7218, n7219, n7220, n7221, n7222,
         n7223, n7224, n7225, n7226, n7227, n7228, n7229, n7230, n7231, n7232,
         n7233, n7234, n7235, n7236, n7237, n7238, n7239, n7240, n7241, n7242,
         n7243, n7244, n7245, n7246, n7247, n7248, n7249, n7250, n7251, n7252,
         n7253, n7254, n7255, n7256, n7257, n7258, n7259, n7260, n7261, n7262,
         n7263, n7264, n7265, n7266, n7267, n7268, n7269, n7270, n7271, n7272,
         n7273, n7274, n7275, n7276, n7277, n7278, n7279, n7280, n7281, n7282,
         n7283, n7284, n7285, n7286, n7287, n7288, n7289, n7290, n7291, n7292,
         n7293, n7294, n7295, n7296, n7297, n7298, n7299, n7300, n7301, n7302,
         n7303, n7304, n7305, n7306, n7307, n7308, n7309, n7310, n7311, n7312,
         n7313, n7314, n7315, n7316, n7317, n7318, n7319, n7320, n7321, n7322,
         n7323, n7324, n7325, n7326, n7327, n7328, n7329, n7330, n7331, n7332,
         n7333, n7334, n7335, n7336, n7337, n7338, n7339, n7340, n7341, n7342,
         n7343, n7344, n7345, n7346, n7347, n7348, n7349, n7350, n7351, n7352,
         n7353, n7354, n7355, n7356, n7357, n7358, n7359, n7360, n7361, n7362,
         n7363, n7364, n7365, n7366, n7367, n7368, n7369, n7370, n7371, n7372,
         n7373, n7374, n7375, n7376, n7377, n7378, n7379, n7380, n7381, n7382,
         n7383, n7384, n7385, n7386, n7387, n7388, n7389, n7390, n7391, n7392,
         n7393, n7394, n7395, n7396, n7397, n7398, n7399, n7400, n7401, n7402,
         n7403, n7404, n7405, n7406, n7407, n7408, n7409, n7410, n7411, n7412,
         n7413, n7414, n7415, n7416, n7417, n7418, n7419, n7420, n7421, n7422,
         n7423, n7424, n7425, n7426, n7427, n7428, n7429, n7430, n7431, n7432,
         n7433, n7434, n7435, n7436, n7437, n7438, n7439, n7440, n7441, n7442,
         n7443, n7444, n7445, n7446, n7447, n7448, n7449, n7450, n7451, n7452,
         n7453, n7454, n7455, n7456, n7457, n7458, n7459, n7460, n7461, n7462,
         n7463, n7464, n7465, n7466, n7467, n7468, n7469, n7470, n7471, n7472,
         n7473, n7474, n7475, n7476, n7477, n7478, n7479, n7480, n7481, n7482,
         n7483, n7484, n7485, n7486, n7487, n7488, n7489, n7490, n7491, n7492,
         n7493, n7494, n7495, n7496, n7497, n7498, n7499, n7500, n7501, n7502,
         n7503, n7504, n7505, n7506, n7507, n7508, n7509, n7510, n7511, n7512,
         n7513, n7514, n7515, n7516, n7517, n7518, n7519, n7520, n7521, n7522,
         n7523, n7524, n7525, n7526, n7527, n7528, n7529, n7530, n7531, n7532,
         n7533, n7534, n7535, n7536, n7537, n7538, n7539, n7540, n7541, n7542,
         n7543, n7544, n7545, n7546, n7547, n7548, n7549, n7550, n7551, n7552,
         n7553, n7554, n7555, n7556, n7557, n7558, n7559, n7560, n7561, n7562,
         n7563, n7564, n7565, n7566, n7567, n7568, n7569, n7570, n7571, n7572,
         n7573, n7574, n7575, n7576, n7577, n7578, n7579, n7580, n7581, n7582,
         n7583, n7584, n7585, n7586, n7587, n7588, n7589, n7590, n7591, n7592,
         n7593, n7594, n7595, n7596, n7597, n7598, n7599, n7600, n7601, n7602,
         n7603, n7604, n7605, n7606, n7607, n7608, n7609, n7610, n7611, n7612,
         n7613, n7614, n7615, n7616, n7617, n7618, n7619, n7620, n7621, n7622,
         n7623, n7624, n7625, n7626, n7627, n7628, n7629, n7630, n7631, n7632,
         n7633, n7634, n7635, n7636, n7637, n7638, n7639, n7640, n7641, n7642,
         n7643, n7644, n7645, n7646, n7647, n7648, n7649, n7650, n7651, n7652,
         n7653, n7654, n7655, n7656, n7657, n7658, n7659, n7660, n7661, n7662,
         n7663, n7664, n7665, n7666, n7667, n7668, n7669, n7670, n7671, n7672,
         n7673, n7674, n7675, n7676, n7677, n7678, n7679, n7680, n7681, n7682,
         n7683, n7684, n7685, n7686, n7687, n7688, n7689, n7690, n7691, n7692,
         n7693, n7694, n7695, n7696, n7697, n7698, n7699, n7700, n7701, n7702,
         n7703, n7704, n7705, n7706, n7707, n7708, n7709, n7710, n7711, n7712,
         n7713, n7714, n7715, n7716, n7717, n7718, n7719, n7720, n7721, n7722,
         n7723, n7724, n7725, n7726, n7727, n7728, n7729, n7730, n7731, n7732,
         n7733, n7734, n7735, n7736, n7737, n7738, n7739, n7740, n7741, n7742,
         n7743, n7744, n7745, n7746, n7747, n7748, n7749, n7750, n7751, n7752,
         n7753, n7754, n7755, n7756, n7757, n7758, n7759, n7760, n7761, n7762,
         n7763, n7764, n7765, n7766, n7767, n7768, n7769, n7770, n7771, n7772,
         n7773, n7774, n7775, n7776, n7777, n7778, n7779, n7780, n7781, n7782,
         n7783, n7784, n7785, n7786, n7787, n7788, n7789, n7790, n7791, n7792,
         n7793, n7794, n7795, n7796, n7797, n7798, n7799, n7800, n7801, n7802,
         n7803, n7804, n7805, n7806, n7807, n7808, n7809, n7810, n7811, n7812,
         n7813, n7814, n7815, n7816, n7817, n7818, n7819, n7820, n7821, n7822,
         n7823, n7824, n7825, n7826, n7827, n7828, n7829, n7830, n7831, n7832,
         n7833, n7834, n7835, n7836, n7837, n7838, n7839, n7840, n7841, n7842,
         n7843, n7844, n7845, n7846, n7847, n7848, n7849, n7850, n7851, n7852,
         n7853, n7854, n7855, n7856, n7857, n7858, n7859, n7860, n7861, n7862,
         n7863, n7864, n7865, n7866, n7867, n7868, n7869, n7870, n7871, n7872,
         n7873, n7874, n7875, n7876, n7877, n7878, n7879, n7880, n7881, n7882,
         n7883, n7884, n7885, n7886, n7887, n7888, n7889, n7890, n7891, n7892,
         n7893, n7894, n7895, n7896, n7897, n7898, n7899, n7900, n7901, n7902,
         n7903, n7904, n7905, n7906, n7907, n7908, n7909, n7910, n7911, n7912,
         n7913, n7914, n7915, n7916, n7917, n7918, n7919, n7920, n7921, n7922,
         n7923, n7924, n7925, n7926, n7927, n7928, n7929, n7930, n7931, n7932,
         n7933, n7934, n7935, n7936, n7937, n7938, n7939, n7940, n7941, n7942,
         n7943, n7944, n7945, n7946, n7947, n7948, n7949, n7950, n7951, n7952,
         n7953, n7954, n7955, n7956, n7957, n7958, n7959, n7960, n7961, n7962,
         n7963, n7964, n7965, n7966, n7967, n7968, n7969, n7970, n7971, n7972,
         n7973, n7974, n7975, n7976, n7977, n7978, n7979, n7980, n7981, n7982,
         n7983, n7984, n7985, n7986, n7987, n7988, n7989, n7990, n7991, n7992,
         n7993, n7994, n7995, n7996, n7997, n7998, n7999, n8000, n8001, n8002,
         n8003, n8004, n8005, n8006, n8007, n8008, n8009, n8010, n8011, n8012,
         n8013, n8014, n8015, n8016, n8017, n8018, n8019, n8020, n8021, n8022,
         n8023, n8024, n8025, n8026, n8027, n8028, n8029, n8030, n8031, n8032,
         n8033, n8034, n8035, n8036, n8037, n8038, n8039, n8040, n8041, n8042,
         n8043, n8044, n8045, n8046, n8047, n8048, n8049, n8050, n8051, n8052,
         n8053, n8054, n8055, n8056, n8057, n8058, n8059, n8060, n8061, n8062,
         n8063, n8064, n8065, n8066, n8067, n8068, n8069, n8070, n8071, n8072,
         n8073, n8074, n8075, n8076, n8077, n8078, n8079, n8080, n8081, n8082,
         n8083, n8084, n8085, n8086, n8087, n8088, n8089, n8090, n8091, n8092,
         n8093, n8094, n8095, n8096, n8097, n8098, n8099, n8100, n8101, n8102,
         n8103, n8104, n8105, n8106, n8107, n8108, n8109, n8110, n8111, n8112,
         n8113, n8114, n8115, n8116, n8117, n8118, n8119, n8120, n8121, n8122,
         n8123, n8124, n8125, n8126, n8127, n8128, n8129, n8130, n8131, n8132,
         n8133, n8134, n8135, n8136, n8137, n8138, n8139, n8140, n8141, n8142,
         n8143, n8144, n8145, n8146, n8147, n8148, n8149, n8150, n8151, n8152,
         n8153, n8154, n8155, n8156, n8157, n8158, n8159, n8160, n8161, n8162,
         n8163, n8164, n8165, n8166, n8167, n8168, n8169, n8170, n8171, n8172,
         n8173, n8174, n8175, n8176, n8177, n8178, n8179, n8180, n8181, n8182,
         n8183, n8184, n8185, n8186, n8187, n8188, n8189, n8190, n8191, n8192,
         n8193, n8194, n8195, n8196, n8197, n8198, n8199, n8200, n8201, n8202,
         n8203, n8204, n8205, n8206, n8207, n8208, n8209, n8210, n8211, n8212,
         n8213, n8214, n8215, n8216, n8217, n8218, n8219, n8220, n8221, n8222,
         n8223, n8224, n8225, n8226, n8227, n8228, n8229, n8230, n8231, n8232,
         n8233, n8234, n8235, n8236, n8237, n8238, n8239, n8240, n8241, n8242,
         n8243, n8244, n8245, n8246, n8247, n8248, n8249, n8250, n8251, n8252,
         n8253, n8254, n8255, n8256, n8257, n8258, n8259, n8260, n8261, n8262,
         n8263, n8264, n8265, n8266, n8267, n8268, n8269, n8270, n8271, n8272,
         n8273, n8274, n8275, n8276, n8277, n8278, n8279, n8280, n8281, n8282,
         n8283, n8284, n8285, n8286, n8287, n8288, n8289, n8290, n8291, n8292,
         n8293, n8294, n8295, n8296, n8297, n8298, n8299, n8300, n8301, n8302,
         n8303, n8304, n8305, n8306, n8307, n8308, n8309, n8310, n8311, n8312,
         n8313, n8314, n8315, n8316, n8317, n8318, n8319, n8320, n8321, n8322,
         n8323, n8324, n8325, n8326, n8327, n8328, n8329, n8330, n8331, n8332,
         n8333, n8334, n8335, n8336, n8337, n8338, n8339, n8340, n8341, n8342,
         n8343, n8344, n8345, n8346, n8347, n8348, n8349, n8350, n8351, n8352,
         n8353, n8354, n8355, n8356, n8357, n8358, n8359, n8360, n8361, n8362,
         n8363, n8364, n8365, n8366, n8367, n8368, n8369, n8370, n8371, n8372,
         n8373, n8374, n8375, n8376, n8377, n8378, n8379, n8380, n8381, n8382,
         n8383, n8384, n8385, n8386, n8387, n8388, n8389, n8390, n8391, n8392,
         n8393, n8394, n8395, n8396, n8397, n8398, n8399, n8400, n8401, n8402,
         n8403, n8404, n8405, n8406, n8407, n8408, n8409, n8410, n8411, n8412,
         n8413, n8414, n8415, n8416, n8417, n8418, n8419, n8420, n8421, n8422,
         n8423, n8424, n8425, n8426, n8427, n8428, n8429, n8430, n8431, n8432,
         n8433, n8434, n8435, n8436, n8437, n8438, n8439, n8440, n8441, n8442,
         n8443, n8444, n8445, n8446, n8447, n8448, n8449, n8450, n8451, n8452,
         n8453, n8454, n8455, n8456, n8457, n8458, n8459, n8460, n8461, n8462,
         n8463, n8464, n8465, n8466, n8467, n8468, n8469, n8470, n8471, n8472,
         n8473, n8474, n8475, n8476, n8477, n8478, n8479, n8480, n8481, n8482,
         n8483, n8484, n8485, n8486, n8487, n8488, n8489, n8490, n8491, n8492,
         n8493, n8494, n8495, n8496, n8497, n8498, n8499, n8500, n8501, n8502,
         n8503, n8504, n8505, n8506, n8507, n8508, n8509, n8510, n8511, n8512,
         n8513, n8514, n8515, n8516, n8517, n8518, n8519, n8520, n8521, n8522,
         n8523, n8524, n8525, n8526, n8527, n8528, n8529, n8530, n8531, n8532,
         n8533, n8534, n8535, n8536, n8537, n8538, n8539, n8540, n8541, n8542,
         n8543, n8544, n8545, n8546, n8547, n8548, n8549, n8550, n8551, n8552,
         n8553, n8554, n8555, n8556, n8557, n8558, n8559, n8560, n8561, n8562,
         n8563, n8564, n8565, n8566, n8567, n8568, n8569, n8570, n8571, n8572,
         n8573, n8574, n8575, n8576, n8577, n8578, n8579, n8580, n8581, n8582,
         n8583, n8584, n8585, n8586, n8587, n8588, n8589, n8590, n8591, n8592,
         n8593, n8594, n8595, n8596, n8597, n8598, n8599, n8600, n8601, n8602,
         n8603, n8604, n8605, n8606, n8607, n8608, n8609, n8610, n8611, n8612,
         n8613, n8614, n8615, n8616, n8617, n8618, n8619, n8620, n8621, n8622,
         n8623, n8624, n8625, n8626, n8627, n8628, n8629, n8630, n8631, n8632,
         n8633, n8634, n8635, n8636, n8637, n8638, n8639, n8640, n8641, n8642,
         n8643, n8644, n8645, n8646, n8647, n8648, n8649, n8650, n8651, n8652,
         n8653, n8654, n8655, n8656, n8657, n8658, n8659, n8660, n8661, n8662,
         n8663, n8664, n8665, n8666, n8667, n8668, n8669, n8670, n8671, n8672,
         n8673, n8674, n8675, n8676, n8677, n8678, n8679, n8680, n8681, n8682,
         n8683, n8684, n8685, n8686, n8687, n8688, n8689, n8690, n8691, n8692,
         n8693, n8694, n8695, n8696, n8697, n8698, n8699, n8700, n8701, n8702,
         n8703, n8704, n8705, n8706, n8707, n8708, n8709, n8710, n8711, n8712,
         n8713, n8714, n8715, n8716, n8717, n8718, n8719, n8720, n8721, n8722,
         n8723, n8724, n8725, n8726, n8727, n8728, n8729, n8730, n8731, n8732,
         n8733, n8734, n8735, n8736, n8737, n8738, n8739, n8740, n8741, n8742,
         n8743, n8744, n8745, n8746, n8747, n8748, n8749, n8750, n8751, n8752,
         n8753, n8754, n8755, n8756, n8757, n8758, n8759, n8760, n8761, n8762,
         n8763, n8764, n8765, n8766, n8767, n8768, n8769, n8770, n8771, n8772,
         n8773, n8774, n8775, n8776, n8777, n8778, n8779, n8780, n8781, n8782,
         n8783, n8784, n8785, n8786, n8787, n8788, n8789, n8790, n8791, n8792,
         n8793, n8794, n8795, n8796, n8797, n8798, n8799, n8800, n8801, n8802,
         n8803, n8804, n8805, n8806, n8807, n8808, n8809, n8810, n8811, n8812,
         n8813, n8814, n8815, n8816, n8817, n8818, n8819, n8820, n8821, n8822,
         n8823, n8824, n8825, n8826, n8827, n8828, n8829, n8830, n8831, n8832,
         n8833, n8834, n8835, n8836, n8837, n8838, n8839, n8840, n8841, n8842,
         n8843, n8844, n8845, n8846, n8847, n8848, n8849, n8850, n8851, n8852,
         n8853, n8854, n8855, n8856, n8857, n8858, n8859, n8860, n8861, n8862,
         n8863, n8864, n8865, n8866, n8867, n8868, n8869, n8870, n8871, n8872,
         n8873, n8874, n8875, n8876, n8877, n8878, n8879, n8880, n8881, n8882,
         n8883, n8884, n8885, n8886, n8887, n8888, n8889, n8890, n8891, n8892,
         n8893, n8894, n8895, n8896, n8897, n8898, n8899, n8900, n8901, n8902,
         n8903, n8904, n8905, n8906, n8907, n8908, n8909, n8910, n8911, n8912,
         n8913, n8914, n8915, n8916, n8917, n8918, n8919, n8920, n8921, n8922,
         n8923, n8924, n8925, n8926, n8927, n8928, n8929, n8930, n8931, n8932,
         n8933, n8934, n8935, n8936, n8937, n8938, n8939, n8940, n8941, n8942,
         n8943, n8944, n8945, n8946, n8947, n8948, n8949, n8950, n8951, n8952,
         n8953, n8954, n8955, n8956, n8957, n8958, n8959, n8960, n8961, n8962,
         n8963, n8964, n8965, n8966, n8967, n8968, n8969, n8970, n8971, n8972,
         n8973, n8974, n8975, n8976, n8977, n8978, n8979, n8980, n8981, n8982,
         n8983, n8984, n8985, n8986, n8987, n8988, n8989, n8990, n8991, n8992,
         n8993, n8994, n8995, n8996, n8997, n8998, n8999, n9000, n9001, n9002,
         n9003, n9004, n9005, n9006, n9007, n9008, n9009, n9010, n9011, n9012,
         n9013, n9014, n9015, n9016, n9017, n9018, n9019, n9020, n9021, n9022,
         n9023, n9024, n9025, n9026, n9027, n9028, n9029, n9030, n9031, n9032,
         n9033, n9034, n9035, n9036, n9037, n9038, n9039, n9040, n9041, n9042,
         n9043, n9044, n9045, n9046, n9047, n9048, n9049, n9050, n9051, n9052,
         n9053, n9054, n9055, n9056, n9057, n9058, n9059, n9060, n9061, n9062,
         n9063, n9064, n9065, n9066, n9067, n9068, n9069, n9070, n9071, n9072,
         n9073, n9074, n9075, n9076, n9077, n9078, n9079, n9080, n9081, n9082,
         n9083, n9084, n9085, n9086, n9087, n9088, n9089, n9090, n9091, n9092,
         n9093, n9094, n9095, n9096, n9097, n9098, n9099, n9100, n9101, n9102,
         n9103, n9104, n9105, n9106, n9107, n9108, n9109, n9110, n9111, n9112,
         n9113, n9114, n9115, n9116, n9117, n9118, n9119, n9120, n9121, n9122,
         n9123, n9124, n9125, n9126, n9127, n9128, n9129, n9130, n9131, n9132,
         n9133, n9134, n9135, n9136, n9137, n9138, n9139, n9140, n9141, n9142,
         n9143, n9144, n9145, n9146, n9147, n9148, n9149, n9150, n9151, n9152,
         n9153, n9154, n9155, n9156, n9157, n9158, n9159, n9160, n9161, n9162,
         n9163, n9164, n9165, n9166, n9167, n9168, n9169, n9170, n9171, n9172,
         n9173, n9174, n9175, n9176, n9177, n9178, n9179, n9180, n9181, n9182,
         n9183, n9184, n9185, n9186, n9187, n9188, n9189, n9190, n9191, n9192,
         n9193, n9194, n9195, n9196, n9197, n9198, n9199, n9200, n9201, n9202,
         n9203, n9204, n9205, n9206, n9207, n9208, n9209, n9210, n9211, n9212,
         n9213, n9214, n9215, n9216, n9217, n9218, n9219, n9220, n9221, n9222,
         n9223, n9224, n9225, n9226, n9227, n9228, n9229, n9230, n9231, n9232,
         n9233, n9234, n9235, n9236, n9237, n9238, n9239, n9240, n9241, n9242,
         n9243, n9244, n9245, n9246, n9247, n9248, n9249, n9250, n9251, n9252,
         n9253, n9254, n9255, n9256, n9257, n9258, n9259, n9260, n9261, n9262,
         n9263, n9264, n9265, n9266, n9267, n9268, n9269, n9270, n9271, n9272,
         n9273, n9274, n9275, n9276, n9277, n9278, n9279, n9280, n9281, n9282,
         n9283, n9284, n9285, n9286, n9287, n9288, n9289, n9290, n9291, n9292,
         n9293, n9294, n9295, n9296, n9297, n9298, n9299, n9300, n9301, n9302,
         n9303, n9304, n9305, n9306, n9307, n9308, n9309, n9310, n9311, n9312,
         n9313, n9314, n9315, n9316, n9317, n9318, n9319, n9320, n9321, n9322,
         n9323, n9324, n9325, n9326, n9327, n9328, n9329, n9330, n9331, n9332,
         n9333, n9334, n9335, n9336, n9337, n9338, n9339, n9340, n9341, n9342,
         n9343, n9344, n9345, n9346, n9347, n9348, n9349, n9350, n9351, n9352,
         n9353, n9354, n9355, n9356, n9357, n9358, n9359, n9360, n9361, n9362,
         n9363, n9364, n9365, n9366, n9367, n9368, n9369, n9370, n9371, n9372,
         n9373, n9374, n9375, n9376, n9377, n9378, n9379, n9380, n9381, n9382,
         n9383, n9384, n9385, n9386, n9387, n9388, n9389, n9390, n9391, n9392,
         n9393, n9394, n9395, n9396, n9397, n9398, n9399, n9400, n9401, n9402,
         n9403, n9404, n9405, n9406, n9407, n9408, n9409, n9410, n9411, n9412,
         n9413, n9414, n9415, n9416, n9417, n9418, n9419, n9420, n9421, n9422,
         n9423, n9424, n9425, n9426, n9427, n9428, n9429, n9430, n9431, n9432,
         n9433, n9434, n9435, n9436, n9437, n9438, n9439, n9440, n9441, n9442,
         n9443, n9444, n9445, n9446, n9447, n9448, n9449, n9450, n9451, n9452,
         n9453, n9454, n9455, n9456, n9457, n9458, n9459, n9460, n9461, n9462,
         n9463, n9464, n9465, n9466, n9467, n9468, n9469, n9470, n9471, n9472,
         n9473, n9474, n9475, n9476, n9477, n9478, n9479, n9480, n9481, n9482,
         n9483, n9484, n9485, n9486, n9487, n9488, n9489, n9490, n9491, n9492,
         n9493, n9494, n9495, n9496, n9497, n9498, n9499, n9500, n9501, n9502,
         n9503, n9504, n9505, n9506, n9507, n9508, n9509, n9510, n9511, n9512,
         n9513, n9514, n9515, n9516, n9517, n9518, n9519, n9520, n9521, n9522,
         n9523, n9524, n9525, n9526, n9527, n9528, n9529, n9530, n9531, n9532,
         n9533, n9534, n9535, n9536, n9537, n9538, n9539, n9540, n9541, n9542,
         n9543, n9544, n9545, n9546, n9547, n9548, n9549, n9550, n9551, n9552,
         n9553, n9554, n9555, n9556, n9557, n9558, n9559, n9560, n9561, n9562,
         n9563, n9564, n9565, n9566, n9567, n9568, n9569, n9570, n9571, n9572,
         n9573, n9574, n9575, n9576, n9577, n9578, n9579, n9580, n9581, n9582,
         n9583, n9584, n9585, n9586, n9587, n9588, n9589, n9590, n9591, n9592,
         n9593, n9594, n9595, n9596, n9597, n9598, n9599, n9600, n9601, n9602,
         n9603, n9604, n9605, n9606, n9607, n9608, n9609, n9610, n9611, n9612,
         n9613, n9614, n9615, n9616, n9617, n9618, n9619, n9620, n9621, n9622,
         n9623, n9624, n9625, n9626, n9627, n9628, n9629, n9630, n9631, n9632,
         n9633, n9634, n9635, n9636, n9637, n9638, n9639, n9640, n9641, n9642,
         n9643, n9644, n9645, n9646, n9647, n9648, n9649, n9650, n9651, n9652,
         n9653, n9654, n9655, n9656, n9657, n9658, n9659, n9660, n9661, n9662,
         n9663, n9664, n9665, n9666, n9667, n9668, n9669, n9670, n9671, n9672,
         n9673, n9674, n9675, n9676, n9677, n9678, n9679, n9680, n9681, n9682,
         n9683, n9684, n9685, n9686, n9687, n9688, n9689, n9690, n9691, n9692,
         n9693, n9694, n9695, n9696, n9697, n9698, n9699, n9700, n9701, n9702,
         n9703, n9704, n9705, n9706, n9707, n9708, n9709, n9710, n9711, n9712,
         n9713, n9714, n9715, n9716, n9717, n9718, n9719, n9720, n9721, n9722,
         n9723, n9724, n9725, n9726, n9727, n9728, n9729, n9730, n9731, n9732,
         n9733, n9734, n9735, n9736, n9737, n9738, n9739, n9740, n9741, n9742,
         n9743, n9744, n9745, n9746, n9747, n9748, n9749, n9750, n9751, n9752,
         n9753, n9754, n9755, n9756, n9757, n9758, n9759, n9760, n9761, n9762,
         n9763, n9764, n9765, n9766, n9767, n9768, n9769, n9770, n9771, n9772,
         n9773, n9774, n9775, n9776, n9777, n9778, n9779, n9780, n9781, n9782,
         n9783, n9784, n9785, n9786, n9787, n9788, n9789, n9790, n9791, n9792,
         n9793, n9794, n9795, n9796, n9797, n9798, n9799, n9800, n9801, n9802,
         n9803, n9804, n9805, n9806, n9807, n9808, n9809, n9810, n9811, n9812,
         n9813, n9814, n9815, n9816, n9817, n9818, n9819, n9820, n9821, n9822,
         n9823, n9824, n9825, n9826, n9827, n9828, n9829, n9830, n9831, n9832,
         n9833, n9834, n9835, n9836, n9837, n9838, n9839, n9840, n9841, n9842,
         n9843, n9844, n9845, n9846, n9847, n9848, n9849, n9850, n9851, n9852,
         n9853, n9854, n9855, n9856, n9857, n9858, n9859, n9860, n9861, n9862,
         n9863, n9864, n9865, n9866, n9867, n9868, n9869, n9870, n9871, n9872,
         n9873, n9874, n9875, n9876, n9877, n9878, n9879, n9880, n9881, n9882,
         n9883, n9884, n9885, n9886, n9887, n9888, n9889, n9890, n9891, n9892,
         n9893, n9894, n9895, n9896, n9897, n9898, n9899, n9900, n9901, n9902,
         n9903, n9904, n9905, n9906, n9907, n9908, n9909, n9910, n9911, n9912,
         n9913, n9914, n9915, n9916, n9917, n9918, n9919, n9920, n9921, n9922,
         n9923, n9924, n9925, n9926, n9927, n9928, n9929, n9930, n9931, n9932,
         n9933, n9934, n9935, n9936, n9937, n9938, n9939, n9940, n9941, n9942,
         n9943, n9944, n9945, n9946, n9947, n9948, n9949, n9950, n9951, n9952,
         n9953, n9954, n9955, n9956, n9957, n9958, n9959, n9960, n9961, n9962,
         n9963, n9964, n9965, n9966, n9967, n9968, n9969, n9970, n9971, n9972,
         n9973, n9974, n9975, n9976, n9977, n9978, n9979, n9980, n9981, n9982,
         n9983, n9984, n9985, n9986, n9987, n9988, n9989, n9990, n9991, n9992,
         n9993, n9994, n9995, n9996, n9997, n9998, n9999, n10000, n10001,
         n10002, n10003, n10004, n10005, n10006, n10007, n10008, n10009,
         n10010, n10011, n10012, n10013, n10014, n10015, n10016, n10017,
         n10018, n10019, n10020, n10021, n10022, n10023, n10024, n10025,
         n10026, n10027, n10028, n10029, n10030, n10031, n10032, n10033,
         n10034, n10035, n10036, n10037, n10038, n10039, n10040, n10041,
         n10042, n10043, n10044, n10045, n10046, n10047, n10048, n10049,
         n10050, n10051, n10052, n10053, n10054, n10055, n10056, n10057,
         n10058, n10059, n10060, n10061, n10062, n10063, n10064, n10065,
         n10066, n10067, n10068, n10069, n10070, n10071, n10072, n10073,
         n10074, n10075, n10076, n10077, n10078, n10079, n10080, n10081,
         n10082, n10083, n10084, n10085, n10086, n10087, n10088, n10089,
         n10090, n10091, n10092, n10093, n10094, n10095, n10096, n10097,
         n10098, n10099, n10100, n10101, n10102, n10103, n10104, n10105,
         n10106, n10107, n10108, n10109, n10110, n10111, n10112, n10113,
         n10114, n10115, n10116, n10117, n10118, n10119, n10120, n10121,
         n10122, n10123, n10124, n10125, n10126, n10127, n10128, n10129,
         n10130, n10131, n10132, n10133, n10134, n10135, n10136, n10137,
         n10138, n10139, n10140, n10141, n10142, n10143, n10144, n10145,
         n10146, n10147, n10148, n10149, n10150, n10151, n10152, n10153,
         n10154, n10155, n10156, n10157, n10158, n10159, n10160, n10161,
         n10162, n10163, n10164, n10165, n10166, n10167, n10168, n10169,
         n10170, n10171, n10172, n10173, n10174, n10175, n10176, n10177,
         n10178, n10179, n10180, n10181, n10182, n10183, n10184, n10185,
         n10186, n10187, n10188, n10189, n10190, n10191, n10192, n10193,
         n10194, n10195, n10196, n10197, n10198, n10199, n10200, n10201,
         n10202, n10203, n10204, n10205, n10206, n10207, n10208, n10209,
         n10210, n10211, n10212, n10213, n10214, n10215, n10216, n10217,
         n10218, n10219, n10220, n10221, n10222, n10223, n10224, n10225,
         n10226, n10227, n10228, n10229, n10230, n10231, n10232, n10233,
         n10234, n10235, n10236, n10237, n10238, n10239, n10240, n10241,
         n10242, n10243, n10244, n10245, n10246, n10247, n10248, n10249,
         n10250, n10251, n10252, n10253, n10254, n10255, n10256, n10257,
         n10258, n10259, n10260, n10261, n10262, n10263, n10264, n10265,
         n10266, n10267, n10268, n10269, n10270, n10271, n10272, n10273,
         n10274, n10275, n10276, n10277, n10278, n10279, n10280, n10281,
         n10282, n10283, n10284, n10285, n10286, n10287, n10288, n10289,
         n10290, n10291, n10292, n10293, n10294, n10295, n10296, n10297,
         n10298, n10299, n10300, n10301, n10302, n10303, n10304, n10305,
         n10306, n10307, n10308, n10309, n10310, n10311, n10312, n10313,
         n10314, n10315, n10316, n10317, n10318, n10319, n10320, n10321,
         n10322, n10323, n10324, n10325, n10326, n10327, n10328, n10329,
         n10330, n10331, n10332, n10333, n10334, n10335, n10336, n10337,
         n10338, n10339, n10340, n10341, n10342, n10343, n10344, n10345,
         n10346, n10347, n10348, n10349, n10350, n10351, n10352, n10353,
         n10354, n10355, n10356, n10357, n10358, n10359, n10360, n10361,
         n10362, n10363, n10364, n10365, n10366, n10367, n10368, n10369,
         n10370, n10371, n10372, n10373, n10374, n10375, n10376, n10377,
         n10378, n10379, n10380, n10381, n10382, n10383, n10384, n10385,
         n10386, n10387, n10388, n10389, n10390, n10391, n10392, n10393,
         n10394, n10395, n10396, n10397, n10398, n10399, n10400, n10401,
         n10402, n10403, n10404, n10405, n10406, n10407, n10408, n10409,
         n10410, n10411, n10412, n10413, n10414, n10415, n10416, n10417,
         n10418, n10419, n10420, n10421, n10422, n10423, n10424, n10425,
         n10426, n10427, n10428, n10429, n10430, n10431, n10432, n10433,
         n10434, n10435, n10436, n10437, n10438, n10439, n10440, n10441,
         n10442, n10443, n10444, n10445, n10446, n10447, n10448, n10449,
         n10450, n10451, n10452, n10453, n10454, n10455, n10456, n10457,
         n10458, n10459, n10460, n10461, n10462, n10463, n10464, n10465,
         n10466, n10467, n10468, n10469, n10470, n10471, n10472, n10473,
         n10474, n10475, n10476, n10477, n10478, n10479, n10480, n10481,
         n10482, n10483, n10484, n10485, n10486, n10487, n10488, n10489,
         n10490, n10491, n10492, n10493, n10494, n10495, n10496, n10497,
         n10498, n10499, n10500, n10501, n10502, n10503, n10504, n10505,
         n10506, n10507, n10508, n10509, n10510, n10511, n10512, n10513,
         n10514, n10515, n10516, n10517, n10518, n10519, n10520, n10521,
         n10522, n10523, n10524, n10525, n10526, n10527, n10528, n10529,
         n10530, n10531, n10532, n10533, n10534, n10535, n10536, n10537,
         n10538, n10539, n10540, n10541, n10542, n10543, n10544, n10545,
         n10546, n10547, n10548, n10549, n10550, n10551, n10552, n10553,
         n10554, n10555, n10556, n10557, n10558, n10559, n10560, n10561,
         n10562, n10563, n10564, n10565, n10566, n10567, n10568, n10569,
         n10570, n10571, n10572, n10573, n10574, n10575, n10576, n10577,
         n10578, n10579, n10580, n10581, n10582, n10583, n10584, n10585,
         n10586, n10587, n10588, n10589, n10590, n10591, n10592, n10593,
         n10594, n10595, n10596, n10597, n10598, n10599, n10600, n10601,
         n10602, n10603, n10604, n10605, n10606, n10607, n10608, n10609,
         n10610, n10611, n10612, n10613, n10614, n10615, n10616, n10617,
         n10618, n10619, n10620, n10621, n10622, n10623, n10624, n10625,
         n10626, n10627, n10628, n10629, n10630, n10631, n10632, n10633,
         n10634, n10635, n10636, n10637, n10638, n10639, n10640, n10641,
         n10642, n10643, n10644, n10645, n10646, n10647, n10648, n10649,
         n10650, n10651, n10652, n10653, n10654, n10655, n10656, n10657,
         n10658, n10659, n10660, n10661, n10662, n10663, n10664, n10665,
         n10666, n10667, n10668, n10669, n10670, n10671, n10672, n10673,
         n10674, n10675, n10676, n10677, n10678, n10679, n10680, n10681,
         n10682, n10683, n10684, n10685, n10686, n10687, n10688, n10689,
         n10690, n10691, n10692, n10693, n10694, n10695, n10696, n10697,
         n10698, n10699, n10700, n10701, n10702, n10703, n10704, n10705,
         n10706, n10707, n10708, n10709, n10710, n10711, n10712, n10713,
         n10714, n10715, n10716, n10717, n10718, n10719, n10720, n10721,
         n10722, n10723, n10724, n10725, n10726, n10727, n10728, n10729,
         n10730, n10731, n10732, n10733, n10734, n10735, n10736, n10737,
         n10738, n10739, n10740, n10741, n10742, n10743, n10744, n10745,
         n10746, n10747, n10748, n10749, n10750, n10751, n10752, n10753,
         n10754, n10755, n10756, n10757, n10758, n10759, n10760, n10761,
         n10762, n10763, n10764, n10765, n10766, n10767, n10768, n10769,
         n10770, n10771, n10772, n10773, n10774, n10775, n10776, n10777,
         n10778, n10779, n10780, n10781, n10782, n10783, n10784, n10785,
         n10786, n10787, n10788, n10789, n10790, n10791, n10792, n10793,
         n10794, n10795, n10796, n10797, n10798, n10799, n10800, n10801,
         n10802, n10803, n10804, n10805, n10806, n10807, n10808, n10809,
         n10810, n10811, n10812, n10813, n10814, n10815, n10816, n10817,
         n10818, n10819, n10820, n10821, n10822, n10823, n10824, n10825,
         n10826, n10827, n10828, n10829, n10830, n10831, n10832, n10833,
         n10834, n10835, n10836, n10837, n10838, n10839, n10840, n10841,
         n10842, n10843, n10844, n10845, n10846, n10847, n10848, n10849,
         n10850, n10851, n10852, n10853, n10854, n10855, n10856, n10857,
         n10858, n10859, n10860, n10861, n10862, n10863, n10864, n10865,
         n10866, n10867, n10868, n10869, n10870, n10871, n10872, n10873,
         n10874, n10875, n10876, n10877, n10878, n10879, n10880, n10881,
         n10882, n10883, n10884, n10885, n10886, n10887, n10888, n10889,
         n10890, n10891, n10892, n10893, n10894, n10895, n10896, n10897,
         n10898, n10899, n10900, n10901, n10902, n10903, n10904, n10905,
         n10906, n10907, n10908, n10909, n10910, n10911, n10912, n10913,
         n10914, n10915, n10916, n10917, n10918, n10919, n10920, n10921,
         n10922, n10923, n10924, n10925, n10926, n10927, n10928, n10929,
         n10930, n10931, n10932, n10933, n10934, n10935, n10936, n10937,
         n10938, n10939, n10940, n10941, n10942, n10943, n10944, n10945,
         n10946, n10947, n10948, n10949, n10950, n10951, n10952, n10953,
         n10954, n10955, n10956, n10957, n10958, n10959, n10960, n10961,
         n10962, n10963, n10964, n10965, n10966, n10967, n10968, n10969,
         n10970, n10971, n10972, n10973, n10974, n10975, n10976, n10977,
         n10978, n10979, n10980, n10981, n10982, n10983, n10984, n10985,
         n10986, n10987, n10988, n10989, n10990, n10991, n10992, n10993,
         n10994, n10995, n10996, n10997, n10998, n10999, n11000, n11001,
         n11002, n11003, n11004, n11005, n11006, n11007, n11008, n11009,
         n11010, n11011, n11012, n11013, n11014, n11015, n11016, n11017,
         n11018, n11019, n11020, n11021, n11022, n11023, n11024, n11025,
         n11026, n11027, n11028, n11029, n11030, n11031, n11032, n11033,
         n11034, n11035, n11036, n11037, n11038, n11039, n11040, n11041,
         n11042, n11043, n11044, n11045, n11046, n11047, n11048, n11049,
         n11050, n11051, n11052, n11053, n11054, n11055, n11056, n11057,
         n11058, n11059, n11060, n11061, n11062, n11063, n11064, n11065,
         n11066, n11067, n11068, n11069, n11070, n11071, n11072, n11073,
         n11074, n11075, n11076, n11077, n11078, n11079, n11080, n11081,
         n11082, n11083, n11084, n11085, n11086, n11087, n11088, n11089,
         n11090, n11091, n11092, n11093, n11094, n11095, n11096, n11097,
         n11098, n11099, n11100, n11101, n11102, n11103, n11104, n11105,
         n11106, n11107, n11108, n11109, n11110, n11111, n11112, n11113,
         n11114, n11115, n11116, n11117, n11118, n11119, n11120, n11121,
         n11122, n11123, n11124, n11125, n11126, n11127, n11128, n11129,
         n11130, n11131, n11132, n11133, n11134, n11135, n11136, n11137,
         n11138, n11139, n11140, n11141, n11142, n11143, n11144, n11145,
         n11146, n11147, n11148, n11149, n11150, n11151, n11152, n11153,
         n11154, n11155, n11156, n11157, n11158, n11159, n11160, n11161,
         n11162, n11163, n11164, n11165, n11166, n11167, n11168, n11169,
         n11170, n11171, n11172, n11173, n11174, n11175, n11176, n11177,
         n11178, n11179, n11180, n11181, n11182, n11183, n11184, n11185,
         n11186, n11187, n11188, n11189, n11190, n11191, n11192, n11193,
         n11194, n11195, n11196, n11197, n11198, n11199, n11200, n11201,
         n11202, n11203, n11204, n11205, n11206, n11207, n11208, n11209,
         n11210, n11211, n11212, n11213, n11214, n11215, n11216, n11217,
         n11218, n11219, n11220, n11221, n11222, n11223, n11224, n11225,
         n11226, n11227, n11228, n11229, n11230, n11231, n11232, n11233,
         n11234, n11235, n11236, n11237, n11238, n11239, n11240, n11241,
         n11242, n11243, n11244, n11245, n11246, n11247, n11248, n11249,
         n11250, n11251, n11252, n11253, n11254, n11255, n11256, n11257,
         n11258, n11259, n11260, n11261, n11262, n11263, n11264, n11265,
         n11266, n11267, n11268, n11269, n11270, n11271, n11272, n11273,
         n11274, n11275, n11276, n11277, n11278, n11279, n11280, n11281,
         n11282, n11283, n11284, n11285, n11286, n11287, n11288, n11289,
         n11290, n11291, n11292, n11293, n11294, n11295, n11296, n11297,
         n11298, n11299, n11300, n11301, n11302, n11303, n11304, n11305,
         n11306, n11307, n11308, n11309, n11310, n11311, n11312, n11313,
         n11314, n11315, n11316, n11317, n11318, n11319, n11320, n11321,
         n11322, n11323, n11324, n11325, n11326, n11327, n11328, n11329,
         n11330, n11331, n11332, n11333, n11334, n11335, n11336, n11337,
         n11338, n11339, n11340, n11341, n11342, n11343, n11344, n11345,
         n11346, n11347, n11348, n11349, n11350, n11351, n11352, n11353,
         n11354, n11355, n11356, n11357, n11358, n11359, n11360, n11361,
         n11362, n11363, n11364, n11365, n11366, n11367, n11368, n11369,
         n11370, n11371, n11372, n11373, n11374, n11375, n11376, n11377,
         n11378, n11379, n11380, n11381, n11382, n11383, n11384, n11385,
         n11386, n11387, n11388, n11389, n11390, n11391, n11392, n11393,
         n11394, n11395, n11396, n11397, n11398, n11399, n11400, n11401,
         n11402, n11403, n11404, n11405, n11406, n11407, n11408, n11409,
         n11410, n11411, n11412, n11413, n11414, n11415, n11416, n11417,
         n11418, n11419, n11420, n11421, n11422, n11423, n11424, n11425,
         n11426, n11427, n11428, n11429, n11430, n11431, n11432, n11433,
         n11434, n11435, n11436, n11437, n11438, n11439, n11440, n11441,
         n11442, n11443, n11444, n11445, n11446, n11447, n11448, n11449,
         n11450, n11451, n11452, n11453, n11454, n11455, n11456, n11457,
         n11458, n11459, n11460, n11461, n11462, n11463, n11464, n11465,
         n11466, n11467, n11468, n11469, n11470, n11471, n11472, n11473,
         n11474, n11475, n11476, n11477, n11478, n11479, n11480, n11481,
         n11482, n11483, n11484, n11485, n11486, n11487, n11488, n11489,
         n11490, n11491, n11492, n11493, n11494, n11495, n11496, n11497,
         n11498, n11499, n11500, n11501, n11502, n11503, n11504, n11505,
         n11506, n11507, n11508, n11509, n11510, n11511, n11512, n11513,
         n11514, n11515, n11516, n11517, n11518, n11519, n11520, n11521,
         n11522, n11523, n11524, n11525, n11526, n11527, n11528, n11529,
         n11530, n11531, n11532, n11533, n11534, n11535, n11536, n11537,
         n11538, n11539, n11540, n11541, n11542, n11543, n11544, n11545,
         n11546, n11547, n11548, n11549, n11550, n11551, n11552, n11553,
         n11554, n11555, n11556, n11557, n11558, n11559, n11560, n11561,
         n11562, n11563, n11564, n11565, n11566, n11567, n11568, n11569,
         n11570, n11571, n11572, n11573, n11574, n11575, n11576, n11577,
         n11578, n11579, n11580, n11581, n11582, n11583, n11584, n11585,
         n11586, n11587, n11588, n11589, n11590, n11591, n11592, n11593,
         n11594, n11595, n11596, n11597, n11598, n11599, n11600, n11601,
         n11602, n11603, n11604, n11605, n11606, n11607, n11608, n11609,
         n11610, n11611, n11612, n11613, n11614, n11615, n11616, n11617,
         n11618, n11619, n11620, n11621, n11622, n11623, n11624, n11625,
         n11626, n11627, n11628, n11629, n11630, n11631, n11632, n11633,
         n11634, n11635, n11636, n11637, n11638, n11639, n11640, n11641,
         n11642, n11643, n11644, n11645, n11646, n11647, n11648, n11649,
         n11650, n11651, n11652, n11653, n11654, n11655, n11656, n11657,
         n11658, n11659, n11660, n11661, n11662, n11663, n11664, n11665,
         n11666, n11667, n11668, n11669, n11670, n11671, n11672, n11673,
         n11674, n11675, n11676, n11677, n11678, n11679, n11680, n11681,
         n11682, n11683, n11684, n11685, n11686, n11687, n11688, n11689,
         n11690, n11691, n11692, n11693, n11694, n11695, n11696, n11697,
         n11698, n11699, n11700, n11701, n11702, n11703, n11704, n11705,
         n11706, n11707, n11708, n11709, n11710, n11711, n11712, n11713,
         n11714, n11715, n11716, n11717, n11718, n11719, n11720, n11721,
         n11722, n11723, n11724, n11725, n11726, n11727, n11728, n11729,
         n11730, n11731, n11732, n11733, n11734, n11735, n11736, n11737,
         n11738, n11739, n11740, n11741, n11742, n11743, n11744, n11745,
         n11746, n11747, n11748, n11749, n11750, n11751, n11752, n11753,
         n11754, n11755, n11756, n11757, n11758, n11759, n11760, n11761,
         n11762, n11763, n11764, n11765, n11766, n11767, n11768, n11769,
         n11770, n11771, n11772, n11773, n11774, n11775, n11776, n11777,
         n11778, n11779, n11780, n11781, n11782, n11783, n11784, n11785,
         n11786, n11787, n11788, n11789, n11790, n11791, n11792, n11793,
         n11794, n11795, n11796, n11797, n11798, n11799, n11800, n11801,
         n11802, n11803, n11804, n11805, n11806, n11807, n11808, n11809,
         n11810, n11811, n11812, n11813, n11814, n11815, n11816, n11817,
         n11818, n11819, n11820, n11821, n11822, n11823, n11824, n11825,
         n11826, n11827, n11828, n11829, n11830, n11831, n11832, n11833,
         n11834, n11835, n11836, n11837, n11838, n11839, n11840, n11841,
         n11842, n11843, n11844, n11845, n11846, n11847, n11848, n11849,
         n11850, n11851, n11852, n11853, n11854, n11855, n11856, n11857,
         n11858, n11859, n11860, n11861, n11862, n11863, n11864, n11865,
         n11866, n11867, n11868, n11869, n11870, n11871, n11872, n11873,
         n11874, n11875, n11876, n11877, n11878, n11879, n11880, n11881,
         n11882, n11883, n11884, n11885, n11886, n11887, n11888, n11889,
         n11890, n11891, n11892, n11893, n11894, n11895, n11896, n11897,
         n11898, n11899, n11900, n11901, n11902, n11903, n11904, n11905,
         n11906, n11907, n11908, n11909, n11910, n11911, n11912, n11913,
         n11914, n11915, n11916, n11917, n11918, n11919, n11920, n11921,
         n11922, n11923, n11924, n11925, n11926, n11927, n11928, n11929,
         n11930, n11931, n11932, n11933, n11934, n11935, n11936, n11937,
         n11938, n11939, n11940, n11941, n11942, n11943, n11944, n11945,
         n11946, n11947, n11948, n11949, n11950, n11951, n11952, n11953,
         n11954, n11955, n11956, n11957, n11958, n11959, n11960, n11961,
         n11962, n11963, n11964, n11965, n11966, n11967, n11968, n11969,
         n11970, n11971, n11972, n11973, n11974, n11975, n11976, n11977,
         n11978, n11979, n11980, n11981, n11982, n11983, n11984, n11985,
         n11986, n11987, n11988, n11989, n11990, n11991, n11992, n11993,
         n11994, n11995, n11996, n11997, n11998, n11999, n12000, n12001,
         n12002, n12003, n12004, n12005, n12006, n12007, n12008, n12009,
         n12010, n12011, n12012, n12013, n12014, n12015, n12016, n12017,
         n12018, n12019, n12020, n12021, n12022, n12023, n12024, n12025,
         n12026, n12027, n12028, n12029, n12030, n12031, n12032, n12033,
         n12034, n12035, n12036, n12037, n12038, n12039, n12040, n12041,
         n12042, n12043, n12044, n12045, n12046, n12047, n12048, n12049,
         n12050, n12051, n12052, n12053, n12054, n12055, n12056, n12057,
         n12058, n12059, n12060, n12061, n12062, n12063, n12064, n12065,
         n12066, n12067, n12068, n12069, n12070, n12071, n12072, n12073,
         n12074, n12075, n12076, n12077, n12078, n12079;
  wire   [2:0] src_sel1;
  wire   [1:0] src_sel2;
  wire   [1:0] psw_set;
  wire   [1:0] cy_sel;
  wire   [2:0] mem_act;
  wire   [7:0] acc;
  wire   [15:0] pc;
  wire   [7:0] dptr_hi;
  wire   [7:0] dptr_lo;
  wire   [7:0] sfr_out;
  wire   [7:0] int_src;
  wire   [2:0] \oc8051_decoder1/ram_wr_sel ;
  wire   [2:0] \oc8051_decoder1/ram_rd_sel_r ;
  wire   [1:0] \oc8051_decoder1/wr_sfr ;
  wire   [3:0] \oc8051_decoder1/alu_op ;
  wire   [7:0] \oc8051_decoder1/op ;
  wire   [1:0] \oc8051_decoder1/state ;
  wire   [7:0] \oc8051_alu1/divsrc2 ;
  wire   [13:0] \oc8051_alu1/oc8051_mul1/tmp_mul ;
  wire   [1:0] \oc8051_alu1/oc8051_mul1/cycle ;
  wire   [7:0] \oc8051_alu1/oc8051_div1/tmp_rem ;
  wire   [1:0] \oc8051_alu1/oc8051_div1/cycle ;
  wire   [7:0] \oc8051_ram_top1/rd_data_m ;
  wire   [7:0] \oc8051_ram_top1/wr_data_r ;
  wire   [2:0] \oc8051_ram_top1/bit_select ;
  wire   [7:0] \oc8051_alu_src_sel1/op1_r ;
  wire   [15:0] \oc8051_memory_interface1/pc_buf ;
  wire   [7:0] \oc8051_memory_interface1/int_vec_buff ;
  wire   [7:0] \oc8051_memory_interface1/ddat_ir ;
  wire   [2:0] \oc8051_memory_interface1/op_pos ;
  wire   [7:0] \oc8051_memory_interface1/cdata ;
  wire   [31:0] \oc8051_memory_interface1/idat_cur ;
  wire   [31:0] \oc8051_memory_interface1/idat_old ;
  wire   [15:0] \oc8051_memory_interface1/pc_out ;
  wire   [15:0] \oc8051_memory_interface1/iadr_t ;
  wire   [7:0] \oc8051_memory_interface1/imm2_r ;
  wire   [7:0] \oc8051_memory_interface1/imm_r ;
  wire   [7:0] \oc8051_memory_interface1/ri_r ;
  wire   [4:0] \oc8051_memory_interface1/rn_r ;
  wire   [3:0] \oc8051_sfr1/prescaler ;
  wire   [7:0] \oc8051_sfr1/rcap2h ;
  wire   [7:0] \oc8051_sfr1/rcap2l ;
  wire   [7:0] \oc8051_sfr1/th2 ;
  wire   [7:0] \oc8051_sfr1/tl2 ;
  wire   [7:0] \oc8051_sfr1/t2con ;
  wire   [7:0] \oc8051_sfr1/th1 ;
  wire   [7:0] \oc8051_sfr1/tl1 ;
  wire   [7:0] \oc8051_sfr1/th0 ;
  wire   [7:0] \oc8051_sfr1/tl0 ;
  wire   [7:0] \oc8051_sfr1/tmod ;
  wire   [7:0] \oc8051_sfr1/ip ;
  wire   [7:0] \oc8051_sfr1/tcon ;
  wire   [7:0] \oc8051_sfr1/ie ;
  wire   [7:0] \oc8051_sfr1/b_reg ;
  wire   [5:0] \oc8051_sfr1/psw ;
  wire   [7:0] \oc8051_sfr1/oc8051_sp1/sp ;
  wire   [1:0] \oc8051_sfr1/oc8051_int1/int_dept ;
  assign wbd_stb_o = wbd_cyc_o;
  assign wbi_cyc_o = 1'b1;
  assign wbi_stb_o = 1'b1;

  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[0]  ( .D(n11866), .CLK(n7151), 
        .RSTB(n12074), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [0]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[1]  ( .D(n11872), .CLK(n7191), 
        .RSTB(n6818), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [1]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[2]  ( .D(n11868), .CLK(n7141), 
        .RSTB(n12075), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [2]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[3]  ( .D(n11892), .CLK(n7175), 
        .RSTB(n12079), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [3]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[4]  ( .D(n11887), .CLK(n7125), 
        .RSTB(n12076), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [4]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[5]  ( .D(n11879), .CLK(wb_clk_i), .RSTB(n12079), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [5]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[6]  ( .D(n11877), .CLK(n7124), 
        .RSTB(n12077), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [6]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[7]  ( .D(n11869), .CLK(n7136), 
        .RSTB(n12079), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [7]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[8]  ( .D(n11865), .CLK(n7195), 
        .RSTB(n6805), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [8]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[9]  ( .D(n11871), .CLK(n7131), 
        .RSTB(n6808), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [9]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[10]  ( .D(n11867), .CLK(n7129), 
        .RSTB(n6807), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [10]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[11]  ( .D(n11890), .CLK(n7186), 
        .RSTB(n6806), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [11]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[12]  ( .D(n11888), .CLK(n7147), 
        .RSTB(n6805), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [12]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/tmp_mul_reg[13]  ( .D(n11880), .CLK(n7192), 
        .RSTB(n6808), .Q(\oc8051_alu1/oc8051_mul1/tmp_mul [13]) );
  DFFARX1 \oc8051_memory_interface1/dack_ir_reg  ( .D(wbd_ack_i), .CLK(n7126), 
        .RSTB(n6807), .Q(\oc8051_memory_interface1/dack_ir ) );
  DFFARX1 \oc8051_memory_interface1/dstb_o_reg  ( .D(n11932), .CLK(n7187), 
        .RSTB(n12079), .Q(wbd_cyc_o) );
  DFFARX1 \oc8051_memory_interface1/dmem_wait_reg  ( .D(n11932), .CLK(n7167), 
        .RSTB(n6806), .Q(\oc8051_memory_interface1/dmem_wait ) );
  DFFARX1 \oc8051_sfr1/prescaler_reg[3]  ( .D(\oc8051_sfr1/N187 ), .CLK(n7185), 
        .RSTB(n12079), .Q(\oc8051_sfr1/prescaler [3]) );
  DFFARX1 \oc8051_sfr1/prescaler_reg[0]  ( .D(n12072), .CLK(n7190), .RSTB(
        n6805), .Q(\oc8051_sfr1/prescaler [0]), .QN(n12072) );
  DFFARX1 \oc8051_sfr1/prescaler_reg[1]  ( .D(\oc8051_sfr1/N185 ), .CLK(n7197), 
        .RSTB(n12079), .Q(\oc8051_sfr1/prescaler [1]) );
  DFFARX1 \oc8051_sfr1/prescaler_reg[2]  ( .D(\oc8051_sfr1/N186 ), .CLK(n7180), 
        .RSTB(n6807), .Q(\oc8051_sfr1/prescaler [2]) );
  DFFARX1 \oc8051_sfr1/pres_ow_reg  ( .D(n6798), .CLK(n7196), .RSTB(n12077), 
        .Q(\oc8051_sfr1/pres_ow ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie1_buff_reg  ( .D(int1_i), .CLK(n7128), 
        .RSTB(n6810), .QN(n12073) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie0_buff_reg  ( .D(int0_i), .CLK(n7131), 
        .RSTB(n6808), .QN(n12070) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/t1_buff_reg  ( .D(t1_i), .CLK(n7142), .RSTB(
        n6812), .Q(\oc8051_sfr1/oc8051_tc1/t1_buff ) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/t0_buff_reg  ( .D(t0_i), .CLK(n7198), .RSTB(
        n6808), .Q(\oc8051_sfr1/oc8051_tc1/t0_buff ) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2_r_reg  ( .D(t2_i), .CLK(n7127), .RSTB(
        n12078), .QN(n12040) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tc2_event_reg  ( .D(
        \oc8051_sfr1/oc8051_tc21/N232 ), .CLK(n7153), .RSTB(n12075), .Q(
        \oc8051_sfr1/oc8051_tc21/tc2_event ) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2ex_r_reg  ( .D(t2ex_i), .CLK(n7128), 
        .RSTB(n6805), .QN(n12041) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/neg_trans_reg  ( .D(
        \oc8051_sfr1/oc8051_tc21/N225 ), .CLK(n7156), .RSTB(n6811), .Q(
        \oc8051_sfr1/oc8051_tc21/neg_trans ) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[7]  ( .D(n6787), .CLK(n7120), 
        .RSTB(n12078), .Q(\oc8051_sfr1/t2con [7]) );
  DFFARX1 \oc8051_sfr1/dat0_reg[7]  ( .D(n4305), .CLK(n7179), .RSTB(n6811), 
        .Q(sfr_out[7]) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[7]  ( .D(n6837), .CLK(n7179), .RSTB(
        n6805), .Q(\oc8051_ram_top1/wr_data_r [7]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[7]  ( .D(n4329), .CLK(
        n7172), .RSTB(n12077), .Q(\oc8051_ram_top1/rd_data_m [7]) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[4]  ( .D(n6801), .CLK(n7161), .RSTB(
        n12077), .Q(\oc8051_ram_top1/wr_data_r [4]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[4]  ( .D(n4326), .CLK(
        n7191), .RSTB(n12076), .Q(\oc8051_ram_top1/rd_data_m [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[0]  ( .D(n11905), .CLK(n7131), 
        .RSTB(n12074), .Q(acc[0]), .QN(n11971) );
  DFFARX1 \oc8051_sfr1/dat0_reg[0]  ( .D(n4313), .CLK(n7189), .RSTB(n6813), 
        .Q(sfr_out[0]) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[0]  ( .D(n11934), .CLK(n7195), 
        .RSTB(n6807), .Q(\oc8051_memory_interface1/ri_r [0]) );
  DFFARX1 \oc8051_ram_top1/bit_select_reg[0]  ( .D(n11946), .CLK(n7130), 
        .RSTB(n6807), .Q(\oc8051_ram_top1/bit_select [0]), .QN(n11972) );
  DFFARX1 \oc8051_sfr1/dat0_reg[6]  ( .D(n4307), .CLK(n7198), .RSTB(n6816), 
        .Q(sfr_out[6]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[2]  ( .D(n11907), .CLK(n7165), 
        .RSTB(n6810), .Q(acc[2]), .QN(n12001) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[2]  ( .D(n6847), .CLK(n7151), .RSTB(
        n6806), .Q(\oc8051_ram_top1/wr_data_r [2]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[2]  ( .D(n4324), .CLK(
        n7170), .RSTB(n12076), .Q(\oc8051_ram_top1/rd_data_m [2]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_div_reg[1]  ( .D(n11873), .CLK(n7189), 
        .RSTB(n6808), .Q(\oc8051_alu1/divsrc2 [3]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_div_reg[3]  ( .D(
        \oc8051_alu1/divsrc2 [3]), .CLK(wb_clk_i), .RSTB(n6807), .Q(
        \oc8051_alu1/divsrc2 [5]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_div_reg[5]  ( .D(
        \oc8051_alu1/divsrc2 [5]), .CLK(n7170), .RSTB(n6806), .Q(
        \oc8051_alu1/divsrc2 [7]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[7]  ( .D(n11870), .CLK(wb_clk_i), .RSTB(n6805), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[7]  ( .D(n11911), .CLK(n7197), 
        .RSTB(n6808), .Q(acc[7]), .QN(n11957) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[5]  ( .D(n6832), .CLK(n7168), .RSTB(
        n6807), .Q(\oc8051_ram_top1/wr_data_r [5]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[5]  ( .D(n4327), .CLK(
        n7148), .RSTB(n6806), .Q(\oc8051_ram_top1/rd_data_m [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[1]  ( .D(n11906), .CLK(n7186), 
        .RSTB(n6805), .Q(acc[1]), .QN(n12002) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[1]  ( .D(n11935), .CLK(n7166), 
        .RSTB(n6808), .Q(\oc8051_memory_interface1/ri_r [1]) );
  DFFARX1 \oc8051_ram_top1/bit_select_reg[1]  ( .D(n11945), .CLK(n7127), 
        .RSTB(n6807), .Q(\oc8051_ram_top1/bit_select [1]) );
  DFFARX1 \oc8051_sfr1/dat0_reg[3]  ( .D(n4310), .CLK(n7179), .RSTB(n6806), 
        .Q(sfr_out[3]) );
  DFFARX1 \oc8051_memory_interface1/rn_r_reg[3]  ( .D(n11874), .CLK(n7129), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/rn_r [3]) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[5]  ( .D(n11939), .CLK(n7128), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/ri_r [5]) );
  DFFARX1 \oc8051_sfr1/wait_data_reg  ( .D(n11955), .CLK(n7162), .RSTB(n12075), 
        .Q(wait_data), .QN(n12010) );
  DFFARX1 \oc8051_decoder1/ram_rd_sel_r_reg[1]  ( .D(n11875), .CLK(n7171), 
        .RSTB(n12078), .Q(\oc8051_decoder1/ram_rd_sel_r [1]) );
  DFFARX1 \oc8051_memory_interface1/pc_wr_r_reg  ( .D(
        \oc8051_memory_interface1/N1028 ), .CLK(n7125), .RSTB(n6807), .Q(
        \oc8051_memory_interface1/pc_wr_r ) );
  DFFARX1 \oc8051_memory_interface1/pc_wr_r2_reg  ( .D(
        \oc8051_memory_interface1/pc_wr_r ), .CLK(n7183), .RSTB(n6806), .Q(
        \oc8051_memory_interface1/pc_wr_r2 ), .QN(n11988) );
  DFFARX1 \oc8051_memory_interface1/rn_r_reg[1]  ( .D(n11919), .CLK(n7121), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/rn_r [1]) );
  DFFARX1 \oc8051_decoder1/src_sel2_reg[1]  ( .D(n6769), .CLK(n7137), .RSTB(
        n12077), .Q(src_sel2[1]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_div_reg[0]  ( .D(n11885), .CLK(n7170), 
        .RSTB(n12077), .Q(\oc8051_alu1/divsrc2 [2]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_div_reg[2]  ( .D(
        \oc8051_alu1/divsrc2 [2]), .CLK(n7132), .RSTB(n6807), .Q(
        \oc8051_alu1/divsrc2 [4]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_div_reg[4]  ( .D(
        \oc8051_alu1/divsrc2 [4]), .CLK(n7189), .RSTB(n6810), .Q(
        \oc8051_alu1/divsrc2 [6]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[6]  ( .D(n11876), .CLK(n7147), 
        .RSTB(n6815), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[6]  ( .D(n11912), .CLK(n7138), 
        .RSTB(n6808), .Q(acc[6]), .QN(n11961) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[6]  ( .D(n11933), .CLK(n7193), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/ri_r [6]) );
  DFFARX1 \oc8051_memory_interface1/rn_r_reg[4]  ( .D(n11878), .CLK(n7135), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/rn_r [4]) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[4]  ( .D(n11938), .CLK(n7121), 
        .RSTB(n6806), .Q(\oc8051_memory_interface1/ri_r [4]) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][0]  ( .D(n6675), .CLK(n7165), .RSTB(
        n12075), .Q(\oc8051_indi_addr1/buff[4][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][1]  ( .D(n6674), .CLK(n7131), .RSTB(
        n12077), .Q(\oc8051_indi_addr1/buff[4][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][2]  ( .D(n6673), .CLK(n7178), .RSTB(
        n6806), .Q(\oc8051_indi_addr1/buff[4][2] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][3]  ( .D(n6672), .CLK(n7190), .RSTB(
        n6810), .Q(\oc8051_indi_addr1/buff[4][3] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][4]  ( .D(n6671), .CLK(n7175), .RSTB(
        n6816), .Q(\oc8051_indi_addr1/buff[4][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][6]  ( .D(n6669), .CLK(n7181), .RSTB(
        n12076), .Q(\oc8051_indi_addr1/buff[4][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][7]  ( .D(n6668), .CLK(n7134), .RSTB(
        n12079), .Q(\oc8051_indi_addr1/buff[4][7] ) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[7]  ( .D(n11940), .CLK(n7196), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/ri_r [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[5]  ( .D(n11910), .CLK(n7145), 
        .RSTB(n12074), .Q(acc[5]), .QN(n11958) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[4][5]  ( .D(n6670), .CLK(n7198), .RSTB(
        n12075), .Q(\oc8051_indi_addr1/buff[4][5] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_tf0_reg  ( .D(n4452), .CLK(n7179), 
        .RSTB(n12078), .Q(\oc8051_sfr1/tcon [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_dept_reg[1]  ( .D(n4380), .CLK(n7158), 
        .RSTB(n12076), .Q(\oc8051_sfr1/oc8051_int1/int_dept [1]), .QN(n12028)
         );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_proc_reg  ( .D(n4384), .CLK(n7135), 
        .RSTB(n12077), .Q(\oc8051_sfr1/oc8051_int1/int_proc ), .QN(n11996) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_dept_reg[0]  ( .D(n4381), .CLK(n7165), 
        .RSTB(n12074), .Q(\oc8051_sfr1/oc8051_int1/int_dept [0]), .QN(n11965)
         );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_vec_reg[0]  ( .D(n6705), .CLK(n7191), 
        .RSTB(n12075), .Q(int_src[0]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_vec_reg[4]  ( .D(n6701), .CLK(n7124), 
        .RSTB(n12078), .Q(int_src[4]) );
  DFFARX1 \oc8051_memory_interface1/int_ack_t_reg  ( .D(n6729), .CLK(n7180), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/int_ack_t ) );
  DFFARX1 \oc8051_memory_interface1/int_ack_buff_reg  ( .D(
        \oc8051_memory_interface1/int_ack_t ), .CLK(n7172), .RSTB(n12077), 
        .QN(n12039) );
  DFFARX1 \oc8051_memory_interface1/int_ack_reg  ( .D(
        \oc8051_memory_interface1/N860 ), .CLK(n7188), .RSTB(n12074), .Q(
        int_ack), .QN(n12054) );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[7]  ( .D(n11926), .CLK(n7185), .RSTB(
        n12075), .Q(\oc8051_alu_src_sel1/op1_r [7]) );
  DFFARX1 \oc8051_memory_interface1/op_pos_reg[2]  ( .D(n4449), .CLK(n7127), 
        .RSTB(n6808), .Q(\oc8051_memory_interface1/op_pos [2]), .QN(n11967) );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[1]  ( .D(n11917), .CLK(n7131), .RSTB(
        n12077), .Q(\oc8051_alu_src_sel1/op1_r [1]) );
  DFFARX1 \oc8051_memory_interface1/op_pos_reg[1]  ( .D(n4450), .CLK(n7133), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/op_pos [1]), .QN(n11959)
         );
  DFFARX1 \oc8051_memory_interface1/op_pos_reg[0]  ( .D(n4451), .CLK(n7153), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/op_pos [0]), .QN(n11990)
         );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[0]  ( .D(n4448), .CLK(n7127), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/idat_cur [0]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[0]  ( .D(n4447), .CLK(n7157), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/idat_old [0]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[31]  ( .D(n4446), .CLK(n7181), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_cur [31]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[31]  ( .D(n4445), .CLK(n7179), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/idat_old [31]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[30]  ( .D(n4444), .CLK(n7124), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/idat_cur [30]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[30]  ( .D(n4443), .CLK(n7199), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/idat_old [30]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[29]  ( .D(n4442), .CLK(n7174), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/idat_cur [29]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[29]  ( .D(n4441), .CLK(n7138), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_old [29]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[28]  ( .D(n4440), .CLK(n7139), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/idat_cur [28]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[28]  ( .D(n4439), .CLK(n7136), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_old [28]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[27]  ( .D(n4438), .CLK(n7184), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/idat_cur [27]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[27]  ( .D(n4437), .CLK(n7129), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_old [27]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[26]  ( .D(n4436), .CLK(n7128), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/idat_cur [26]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[26]  ( .D(n4435), .CLK(n7154), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/idat_old [26]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[25]  ( .D(n4434), .CLK(n7132), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_cur [25]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[25]  ( .D(n4433), .CLK(n7127), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/idat_old [25]), .QN(n12044) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[24]  ( .D(n4432), .CLK(n7155), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_cur [24]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[24]  ( .D(n4431), .CLK(n7174), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/idat_old [24]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[23]  ( .D(n4430), .CLK(n7175), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/idat_cur [23]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[23]  ( .D(n4429), .CLK(n7121), 
        .RSTB(n12079), .Q(\oc8051_memory_interface1/idat_old [23]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[22]  ( .D(n4428), .CLK(n7126), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_cur [22]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[22]  ( .D(n4427), .CLK(n7181), 
        .RSTB(n6812), .Q(\oc8051_memory_interface1/idat_old [22]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[21]  ( .D(n4426), .CLK(n7123), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_cur [21]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[21]  ( .D(n4425), .CLK(n7161), 
        .RSTB(n6807), .Q(\oc8051_memory_interface1/idat_old [21]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[20]  ( .D(n4424), .CLK(
        wb_clk_i), .RSTB(n6818), .Q(\oc8051_memory_interface1/idat_cur [20])
         );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[20]  ( .D(n4423), .CLK(n7190), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/idat_old [20]), .QN(n11973) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[19]  ( .D(n4422), .CLK(n7155), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/idat_cur [19]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[19]  ( .D(n4421), .CLK(n7188), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/idat_old [19]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[18]  ( .D(n4420), .CLK(n7198), 
        .RSTB(n6806), .Q(\oc8051_memory_interface1/idat_cur [18]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[18]  ( .D(n4419), .CLK(n7127), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/idat_old [18]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[17]  ( .D(n4418), .CLK(n7165), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_cur [17]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[17]  ( .D(n4417), .CLK(n7151), 
        .RSTB(n6810), .Q(\oc8051_memory_interface1/idat_old [17]), .QN(n11974)
         );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[16]  ( .D(n4416), .CLK(n7128), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/idat_cur [16]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[16]  ( .D(n4415), .CLK(n7130), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_old [16]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[15]  ( .D(n4414), .CLK(n7189), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_cur [15]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[15]  ( .D(n4413), .CLK(n7129), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/idat_old [15]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[14]  ( .D(n4412), .CLK(n7184), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/idat_cur [14]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[14]  ( .D(n4411), .CLK(n7128), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/idat_old [14]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[13]  ( .D(n4410), .CLK(n7133), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/idat_cur [13]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[13]  ( .D(n4409), .CLK(n7124), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/idat_old [13]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[12]  ( .D(n4408), .CLK(n7187), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_cur [12]), .QN(n12043) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[12]  ( .D(n4407), .CLK(n7174), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/idat_old [12]), .QN(n12017) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[11]  ( .D(n4406), .CLK(n7183), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/idat_cur [11]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[11]  ( .D(n4405), .CLK(n7168), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/idat_old [11]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[10]  ( .D(n4404), .CLK(n7166), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/idat_cur [10]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[10]  ( .D(n4403), .CLK(n7137), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/idat_old [10]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[9]  ( .D(n4402), .CLK(n7121), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/idat_cur [9]), .QN(n12068)
         );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[9]  ( .D(n4401), .CLK(n7122), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/idat_old [9]), .QN(n11962)
         );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[8]  ( .D(n4400), .CLK(n7139), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/idat_cur [8]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[8]  ( .D(n4399), .CLK(n7121), 
        .RSTB(n6806), .Q(\oc8051_memory_interface1/idat_old [8]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[7]  ( .D(n4398), .CLK(n7143), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_cur [7]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[7]  ( .D(n4397), .CLK(n7184), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_old [7]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[6]  ( .D(n4396), .CLK(n7199), 
        .RSTB(n6812), .Q(\oc8051_memory_interface1/idat_cur [6]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[6]  ( .D(n4395), .CLK(n7185), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/idat_old [6]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[5]  ( .D(n4394), .CLK(n7139), 
        .RSTB(n6808), .Q(\oc8051_memory_interface1/idat_cur [5]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[5]  ( .D(n4393), .CLK(n7186), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/idat_old [5]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[4]  ( .D(n4392), .CLK(n7128), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/idat_cur [4]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[4]  ( .D(n4391), .CLK(n7169), 
        .RSTB(n6810), .Q(\oc8051_memory_interface1/idat_old [4]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[3]  ( .D(n4390), .CLK(n7182), 
        .RSTB(n6807), .Q(\oc8051_memory_interface1/idat_cur [3]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[3]  ( .D(n4389), .CLK(n7126), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/idat_old [3]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[2]  ( .D(n4388), .CLK(n7173), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/idat_cur [2]) );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[2]  ( .D(n4387), .CLK(n7146), 
        .RSTB(n6807), .Q(\oc8051_memory_interface1/idat_old [2]) );
  DFFARX1 \oc8051_memory_interface1/idat_cur_reg[1]  ( .D(n4386), .CLK(n7130), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/idat_cur [1]), .QN(n12042)
         );
  DFFARX1 \oc8051_memory_interface1/idat_old_reg[1]  ( .D(n4385), .CLK(n7179), 
        .RSTB(n6812), .Q(\oc8051_memory_interface1/idat_old [1]) );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[2]  ( .D(n11897), .CLK(n7123), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/imm2_r [2]) );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[6]  ( .D(n11902), .CLK(n7127), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/imm2_r [6]) );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[7]  ( .D(n11920), .CLK(n7171), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/imm2_r [7]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[7]  ( .D(n11931), .CLK(n7171), 
        .RSTB(n6808), .Q(\oc8051_memory_interface1/imm_r [7]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[0]  ( .D(n11922), .CLK(n7134), 
        .RSTB(n6812), .Q(\oc8051_memory_interface1/imm_r [0]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[1]  ( .D(n11924), .CLK(n7177), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/imm_r [1]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[3]  ( .D(n11927), .CLK(n7154), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/imm_r [3]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[2]  ( .D(n11925), .CLK(n7129), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/imm_r [2]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[4]  ( .D(n11928), .CLK(n7173), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/imm_r [4]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[6]  ( .D(n11930), .CLK(n7186), 
        .RSTB(n6818), .Q(\oc8051_memory_interface1/imm_r [6]) );
  DFFARX1 \oc8051_memory_interface1/imm_r_reg[5]  ( .D(n11929), .CLK(n7169), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/imm_r [5]) );
  DFFARX1 \oc8051_memory_interface1/reti_reg  ( .D(
        \oc8051_memory_interface1/N265 ), .CLK(n7169), .RSTB(n6815), .Q(reti)
         );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[2]  ( .D(n11956), .CLK(n7133), .RSTB(
        n12075), .Q(\oc8051_alu_src_sel1/op1_r [2]) );
  DFFARX1 \oc8051_memory_interface1/rn_r_reg[2]  ( .D(n11896), .CLK(n7184), 
        .RSTB(n6818), .Q(\oc8051_memory_interface1/rn_r [2]) );
  DFFARX1 \oc8051_memory_interface1/imem_wait_reg  ( .D(n6779), .CLK(n7164), 
        .RSTB(n6810), .Q(\oc8051_memory_interface1/imem_wait ) );
  DFFARX1 \oc8051_memory_interface1/istb_t_reg  ( .D(n6780), .CLK(n7193), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/istb_t ) );
  DFFARX1 \oc8051_memory_interface1/cdone_reg  ( .D(
        \oc8051_memory_interface1/istb_t ), .CLK(n7130), .RSTB(n12074), .Q(
        \oc8051_memory_interface1/cdone ), .QN(n12038) );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[0]  ( .D(n11913), .CLK(n7141), .RSTB(
        n6817), .Q(\oc8051_alu_src_sel1/op1_r [0]) );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[6]  ( .D(n11923), .CLK(n7182), .RSTB(
        n6811), .Q(\oc8051_alu_src_sel1/op1_r [6]) );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[5]  ( .D(n11921), .CLK(n7159), .RSTB(
        n12077), .Q(\oc8051_alu_src_sel1/op1_r [5]) );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[4]  ( .D(n11916), .CLK(n7131), .RSTB(
        n12076), .Q(\oc8051_alu_src_sel1/op1_r [4]) );
  DFFARX1 \oc8051_memory_interface1/rn_r_reg[0]  ( .D(n11904), .CLK(n7143), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/rn_r [0]) );
  DFFARX1 \oc8051_memory_interface1/dwe_o_reg  ( .D(n11914), .CLK(n7172), 
        .RSTB(n12078), .Q(wbd_we_o) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[0]  ( .D(n6740), .CLK(n7195), 
        .RSTB(n6808), .Q(wbd_dat_o[0]) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[1]  ( .D(n6739), .CLK(n7188), 
        .RSTB(n6807), .Q(wbd_dat_o[1]) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[2]  ( .D(n6738), .CLK(n7174), 
        .RSTB(n6817), .Q(wbd_dat_o[2]) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[5]  ( .D(n6735), .CLK(n7183), 
        .RSTB(n12078), .Q(wbd_dat_o[5]) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[6]  ( .D(n6734), .CLK(n7182), 
        .RSTB(n6816), .Q(wbd_dat_o[6]) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[7]  ( .D(n6733), .CLK(n7181), 
        .RSTB(n6808), .Q(wbd_dat_o[7]) );
  DFFARX1 \oc8051_alu_src_sel1/op1_r_reg[3]  ( .D(n11918), .CLK(n7124), .RSTB(
        n12075), .Q(\oc8051_alu_src_sel1/op1_r [3]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[6]  ( .D(n6741), .CLK(n7134), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/iadr_t [6]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[9]  ( .D(n4376), .CLK(wb_clk_i), 
        .RSTB(n6818), .Q(\oc8051_memory_interface1/iadr_t [9]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[10]  ( .D(n4373), .CLK(n7194), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/iadr_t [10]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[8]  ( .D(n4372), .CLK(n7146), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/iadr_t [8]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[7]  ( .D(n4351), .CLK(n7159), 
        .RSTB(n6810), .Q(\oc8051_memory_interface1/iadr_t [7]) );
  DFFARX1 \oc8051_decoder1/src_sel1_reg[2]  ( .D(n6763), .CLK(n7179), .RSTB(
        n6805), .Q(src_sel1[2]), .QN(n12009) );
  DFFARX1 \oc8051_decoder1/ram_wr_sel_reg[1]  ( .D(n6761), .CLK(n7177), .RSTB(
        n12075), .Q(\oc8051_decoder1/ram_wr_sel [1]), .QN(n12025) );
  DFFARX1 \oc8051_decoder1/src_sel3_reg  ( .D(n6774), .CLK(n7128), .RSTB(
        n12079), .Q(src_sel3) );
  DFFARX1 \oc8051_decoder1/ram_rd_sel_r_reg[2]  ( .D(n11881), .CLK(n7135), 
        .RSTB(n12078), .Q(\oc8051_decoder1/ram_rd_sel_r [2]) );
  DFFARX1 \oc8051_sfr1/wr_bit_r_reg  ( .D(n11941), .CLK(n7133), .RSTB(n6807), 
        .Q(\oc8051_sfr1/wr_bit_r ), .QN(n12012) );
  DFFARX1 \oc8051_decoder1/wr_sfr_reg[1]  ( .D(n6759), .CLK(n7125), .RSTB(
        n12074), .Q(\oc8051_decoder1/wr_sfr [1]), .QN(n12029) );
  DFFARX1 \oc8051_decoder1/src_sel2_reg[0]  ( .D(n6770), .CLK(n7164), .RSTB(
        n6812), .Q(src_sel2[0]), .QN(n12045) );
  DFFARX1 \oc8051_decoder1/psw_set_reg[0]  ( .D(n6768), .CLK(n7169), .RSTB(
        n6806), .Q(psw_set[0]) );
  DFFARX1 \oc8051_decoder1/ram_wr_sel_reg[2]  ( .D(n6760), .CLK(n7126), .RSTB(
        n6808), .Q(\oc8051_decoder1/ram_wr_sel [2]), .QN(n11997) );
  DFFARX1 \oc8051_decoder1/src_sel1_reg[0]  ( .D(n6765), .CLK(n7122), .RSTB(
        n12078), .Q(src_sel1[0]) );
  DFFARX1 \oc8051_decoder1/src_sel1_reg[1]  ( .D(n6764), .CLK(n7168), .RSTB(
        n6818), .Q(src_sel1[1]), .QN(n12022) );
  DFFARX1 \oc8051_decoder1/alu_op_reg[0]  ( .D(n6767), .CLK(n7122), .RSTB(
        n6817), .Q(\oc8051_decoder1/alu_op [0]), .QN(n11981) );
  DFFARX1 \oc8051_decoder1/wr_sfr_reg[0]  ( .D(n6762), .CLK(n7135), .RSTB(
        n12076), .Q(\oc8051_decoder1/wr_sfr [0]), .QN(n12030) );
  DFFARX1 \oc8051_decoder1/cy_sel_reg[0]  ( .D(n6773), .CLK(n7192), .RSTB(
        n6817), .Q(cy_sel[0]) );
  DFFARX1 \oc8051_decoder1/cy_sel_reg[1]  ( .D(n6772), .CLK(n7142), .RSTB(
        n6810), .Q(cy_sel[1]) );
  DFFARX1 \oc8051_decoder1/alu_op_reg[1]  ( .D(n6766), .CLK(n7126), .RSTB(
        n6813), .Q(\oc8051_decoder1/alu_op [1]), .QN(n12011) );
  DFFARX1 \oc8051_decoder1/alu_op_reg[3]  ( .D(n6771), .CLK(n7121), .RSTB(
        n6805), .Q(\oc8051_decoder1/alu_op [3]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/cycle_reg[0]  ( .D(n6776), .CLK(n7124), 
        .RSTB(n6808), .Q(\oc8051_alu1/oc8051_div1/cycle [0]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/cycle_reg[1]  ( .D(n6775), .CLK(n7178), 
        .RSTB(n12074), .Q(\oc8051_alu1/oc8051_div1/cycle [1]), .QN(n11986) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[0]  ( .D(n11882), .CLK(n7122), 
        .RSTB(n12076), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [0]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[1]  ( .D(n11883), .CLK(n7134), 
        .RSTB(n12076), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [1]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[2]  ( .D(n11884), .CLK(n7162), 
        .RSTB(n12075), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [2]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[3]  ( .D(n11891), .CLK(n7172), 
        .RSTB(n12074), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [3]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[4]  ( .D(n11889), .CLK(n7134), 
        .RSTB(n6815), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [4]) );
  DFFARX1 \oc8051_alu1/oc8051_div1/tmp_rem_reg[5]  ( .D(n11886), .CLK(n7125), 
        .RSTB(n6816), .Q(\oc8051_alu1/oc8051_div1/tmp_rem [5]) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/cycle_reg[0]  ( .D(n6778), .CLK(n7154), 
        .RSTB(n6818), .Q(\oc8051_alu1/oc8051_mul1/cycle [0]), .QN(n11983) );
  DFFARX1 \oc8051_alu1/oc8051_mul1/cycle_reg[1]  ( .D(n6777), .CLK(n7185), 
        .RSTB(n6812), .Q(\oc8051_alu1/oc8051_mul1/cycle [1]), .QN(n11966) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[15]  ( .D(n4379), .CLK(n7160), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/iadr_t [15]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[12]  ( .D(n4374), .CLK(n7142), 
        .RSTB(n6805), .Q(\oc8051_memory_interface1/iadr_t [12]) );
  DFFARX1 \oc8051_decoder1/ram_wr_sel_reg[0]  ( .D(n4332), .CLK(n7123), .RSTB(
        n6817), .Q(\oc8051_decoder1/ram_wr_sel [0]), .QN(n11994) );
  DFFARX1 \oc8051_decoder1/wr_reg  ( .D(n4331), .CLK(n7148), .RSTB(n6808), .Q(
        \oc8051_decoder1/wr ), .QN(n12064) );
  DFFARX1 \oc8051_memory_interface1/int_vec_buff_reg[0]  ( .D(n6704), .CLK(
        n7194), .RSTB(n6807), .Q(\oc8051_memory_interface1/int_vec_buff [0])
         );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[0]  ( .D(n11898), .CLK(n7150), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/imm2_r [0]) );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[1]  ( .D(n11899), .CLK(n7150), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/imm2_r [1]) );
  DFFARX1 \oc8051_memory_interface1/int_vec_buff_reg[3]  ( .D(n6702), .CLK(
        n7160), .RSTB(n6807), .Q(\oc8051_memory_interface1/int_vec_buff [3])
         );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[3]  ( .D(n11900), .CLK(n7134), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/imm2_r [3]) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][0]  ( .D(n6699), .CLK(n7198), .RSTB(
        n6810), .Q(\oc8051_indi_addr1/buff[7][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][1]  ( .D(n6698), .CLK(n7167), .RSTB(
        n6805), .Q(\oc8051_indi_addr1/buff[7][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][2]  ( .D(n6697), .CLK(wb_clk_i), 
        .RSTB(n6806), .Q(\oc8051_indi_addr1/buff[7][2] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][3]  ( .D(n6696), .CLK(n7163), .RSTB(
        n12074), .Q(\oc8051_indi_addr1/buff[7][3] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][4]  ( .D(n6695), .CLK(n7164), .RSTB(
        n12078), .Q(\oc8051_indi_addr1/buff[7][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][5]  ( .D(n6694), .CLK(n7161), .RSTB(
        n12077), .Q(\oc8051_indi_addr1/buff[7][5] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][6]  ( .D(n6693), .CLK(n7149), .RSTB(
        n12078), .Q(\oc8051_indi_addr1/buff[7][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[7][7]  ( .D(n6692), .CLK(n7198), .RSTB(
        n12077), .Q(\oc8051_indi_addr1/buff[7][7] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][0]  ( .D(n6691), .CLK(n7131), .RSTB(
        n12076), .Q(\oc8051_indi_addr1/buff[6][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][1]  ( .D(n6690), .CLK(n7162), .RSTB(
        n6808), .Q(\oc8051_indi_addr1/buff[6][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][2]  ( .D(n6689), .CLK(n7158), .RSTB(
        n6813), .Q(\oc8051_indi_addr1/buff[6][2] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][3]  ( .D(n6688), .CLK(n7132), .RSTB(
        n6805), .Q(\oc8051_indi_addr1/buff[6][3] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][4]  ( .D(n6687), .CLK(n7155), .RSTB(
        n6815), .Q(\oc8051_indi_addr1/buff[6][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][5]  ( .D(n6686), .CLK(n7145), .RSTB(
        n6813), .Q(\oc8051_indi_addr1/buff[6][5] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][6]  ( .D(n6685), .CLK(n7132), .RSTB(
        n12075), .Q(\oc8051_indi_addr1/buff[6][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[6][7]  ( .D(n6684), .CLK(n7153), .RSTB(
        n6806), .Q(\oc8051_indi_addr1/buff[6][7] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][0]  ( .D(n6667), .CLK(n7199), .RSTB(
        n12076), .Q(\oc8051_indi_addr1/buff[3][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][1]  ( .D(n6666), .CLK(n7199), .RSTB(
        n6818), .Q(\oc8051_indi_addr1/buff[3][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][2]  ( .D(n6665), .CLK(n7144), .RSTB(
        n6810), .Q(\oc8051_indi_addr1/buff[3][2] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][3]  ( .D(n6664), .CLK(n7139), .RSTB(
        n6817), .Q(\oc8051_indi_addr1/buff[3][3] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][4]  ( .D(n6663), .CLK(n7180), .RSTB(
        n12077), .Q(\oc8051_indi_addr1/buff[3][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][5]  ( .D(n6662), .CLK(n7124), .RSTB(
        n6818), .Q(\oc8051_indi_addr1/buff[3][5] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][6]  ( .D(n6661), .CLK(n7156), .RSTB(
        n6811), .Q(\oc8051_indi_addr1/buff[3][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[3][7]  ( .D(n6660), .CLK(n7178), .RSTB(
        n12074), .Q(\oc8051_indi_addr1/buff[3][7] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][0]  ( .D(n6659), .CLK(n7133), .RSTB(
        n6817), .Q(\oc8051_indi_addr1/buff[2][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][1]  ( .D(n6658), .CLK(n7147), .RSTB(
        n12077), .Q(\oc8051_indi_addr1/buff[2][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][2]  ( .D(n6657), .CLK(n7124), .RSTB(
        n6810), .Q(\oc8051_indi_addr1/buff[2][2] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][3]  ( .D(n6656), .CLK(n7157), .RSTB(
        n6815), .Q(\oc8051_indi_addr1/buff[2][3] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][4]  ( .D(n6655), .CLK(n7131), .RSTB(
        n12077), .Q(\oc8051_indi_addr1/buff[2][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][5]  ( .D(n6654), .CLK(n7194), .RSTB(
        n6818), .Q(\oc8051_indi_addr1/buff[2][5] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][6]  ( .D(n6653), .CLK(n7173), .RSTB(
        n6812), .Q(\oc8051_indi_addr1/buff[2][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[2][7]  ( .D(n6652), .CLK(n7121), .RSTB(
        n6808), .Q(\oc8051_indi_addr1/buff[2][7] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][0]  ( .D(n6651), .CLK(n7124), .RSTB(
        n12074), .Q(\oc8051_indi_addr1/buff[1][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][1]  ( .D(n6650), .CLK(n7123), .RSTB(
        n12076), .Q(\oc8051_indi_addr1/buff[1][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][2]  ( .D(n6649), .CLK(n7126), .RSTB(
        n6806), .Q(\oc8051_indi_addr1/buff[1][2] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][3]  ( .D(n6648), .CLK(n7163), .RSTB(
        n12075), .Q(\oc8051_indi_addr1/buff[1][3] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][4]  ( .D(n6647), .CLK(n7128), .RSTB(
        n12078), .Q(\oc8051_indi_addr1/buff[1][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][5]  ( .D(n6646), .CLK(n7173), .RSTB(
        n6818), .Q(\oc8051_indi_addr1/buff[1][5] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][6]  ( .D(n6645), .CLK(n7135), .RSTB(
        n6806), .Q(\oc8051_indi_addr1/buff[1][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[1][7]  ( .D(n6644), .CLK(n7143), .RSTB(
        n6815), .Q(\oc8051_indi_addr1/buff[1][7] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][0]  ( .D(n6683), .CLK(n7125), .RSTB(
        n6813), .Q(\oc8051_indi_addr1/buff[5][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][1]  ( .D(n6682), .CLK(n7196), .RSTB(
        n12079), .Q(\oc8051_indi_addr1/buff[5][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][2]  ( .D(n6681), .CLK(n7136), .RSTB(
        n12079), .Q(\oc8051_indi_addr1/buff[5][2] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][3]  ( .D(n6680), .CLK(n7122), .RSTB(
        n12075), .Q(\oc8051_indi_addr1/buff[5][3] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][4]  ( .D(n6679), .CLK(n7151), .RSTB(
        n12079), .Q(\oc8051_indi_addr1/buff[5][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][5]  ( .D(n6678), .CLK(n7152), .RSTB(
        n6816), .Q(\oc8051_indi_addr1/buff[5][5] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][6]  ( .D(n6677), .CLK(n7122), .RSTB(
        n12079), .Q(\oc8051_indi_addr1/buff[5][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[5][7]  ( .D(n6676), .CLK(n7125), .RSTB(
        n6811), .Q(\oc8051_indi_addr1/buff[5][7] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][0]  ( .D(n6643), .CLK(n7160), .RSTB(
        n6810), .Q(\oc8051_indi_addr1/buff[0][0] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][1]  ( .D(n6642), .CLK(n7126), .RSTB(
        n6813), .Q(\oc8051_indi_addr1/buff[0][1] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][2]  ( .D(n6641), .CLK(n7183), .RSTB(
        n6812), .Q(\oc8051_indi_addr1/buff[0][2] ) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[2]  ( .D(n11936), .CLK(n7152), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/ri_r [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[5]  ( .D(n6623), .CLK(n7134), .RSTB(
        n6810), .Q(\oc8051_sfr1/ie [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_vec_reg[5]  ( .D(n6731), .CLK(n7122), 
        .RSTB(n6813), .Q(int_src[5]) );
  DFFARX1 \oc8051_memory_interface1/int_vec_buff_reg[5]  ( .D(n6730), .CLK(
        n7172), .RSTB(n6815), .Q(\oc8051_memory_interface1/int_vec_buff [5])
         );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[5]  ( .D(n11903), .CLK(n7155), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/imm2_r [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[5]  ( .D(n6732), .CLK(n7130), .RSTB(
        n6805), .Q(\oc8051_sfr1/ip [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[0]  ( .D(n6633), .CLK(n7136), .RSTB(
        n6816), .Q(\oc8051_sfr1/ip [0]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[1]  ( .D(n6632), .CLK(n7134), .RSTB(
        n12078), .Q(\oc8051_sfr1/ip [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[2]  ( .D(n6631), .CLK(n7125), .RSTB(
        n12076), .Q(\oc8051_sfr1/ip [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[3]  ( .D(n6630), .CLK(n7133), .RSTB(
        n12076), .Q(\oc8051_sfr1/ip [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[4]  ( .D(n6629), .CLK(n7141), .RSTB(
        n12077), .Q(\oc8051_sfr1/ip [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[6]  ( .D(n4353), .CLK(n7130), .RSTB(
        n12077), .Q(\oc8051_sfr1/ip [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ip_reg[7]  ( .D(n4352), .CLK(n7196), .RSTB(
        n6816), .Q(\oc8051_sfr1/ip [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[6]  ( .D(n4315), .CLK(
        n7187), .RSTB(n6810), .Q(\oc8051_sfr1/b_reg [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[7]  ( .D(n4314), .CLK(
        n7191), .RSTB(n6806), .Q(\oc8051_sfr1/b_reg [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[7]  ( .D(n6713), .CLK(n7131), .RSTB(
        n12074), .Q(\oc8051_sfr1/ie [7]), .QN(n12036) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[0]  ( .D(n6628), .CLK(n7194), .RSTB(
        n6807), .Q(\oc8051_sfr1/ie [0]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[1]  ( .D(n6627), .CLK(n7192), .RSTB(
        n6807), .Q(\oc8051_sfr1/ie [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[2]  ( .D(n6626), .CLK(n7120), .RSTB(
        n6812), .Q(\oc8051_sfr1/ie [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[3]  ( .D(n6625), .CLK(n7126), .RSTB(
        n6815), .Q(\oc8051_sfr1/ie [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[4]  ( .D(n6624), .CLK(n7165), .RSTB(
        n12078), .Q(\oc8051_sfr1/ie [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_sp1/sp_reg[3]  ( .D(n11950), .CLK(n7170), .RSTB(
        n6811), .Q(\oc8051_sfr1/oc8051_sp1/sp [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_sp1/sp_reg[4]  ( .D(n11951), .CLK(n7135), .RSTB(
        n6810), .Q(\oc8051_sfr1/oc8051_sp1/sp [4]), .QN(n12046) );
  DFFARX1 \oc8051_sfr1/oc8051_sp1/sp_reg[5]  ( .D(n11952), .CLK(n7185), .RSTB(
        n6813), .Q(\oc8051_sfr1/oc8051_sp1/sp [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_sp1/sp_reg[6]  ( .D(n11953), .CLK(n7198), .RSTB(
        n6812), .Q(\oc8051_sfr1/oc8051_sp1/sp [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_sp1/sp_reg[7]  ( .D(n11954), .CLK(n7127), .RSTB(
        n6812), .Q(\oc8051_sfr1/oc8051_sp1/sp [7]), .QN(n12053) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[5]  ( .D(n4527), .CLK(n7129), 
        .RSTB(n6806), .Q(\oc8051_sfr1/t2con [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[0]  ( .D(n4523), .CLK(n7175), 
        .RSTB(n12075), .Q(\oc8051_sfr1/t2con [0]), .QN(n12000) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[1]  ( .D(n4522), .CLK(n7132), 
        .RSTB(n6813), .Q(\oc8051_sfr1/t2con [1]), .QN(n12065) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[2]  ( .D(n4521), .CLK(n7190), 
        .RSTB(n12076), .Q(\oc8051_sfr1/t2con [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[3]  ( .D(n4513), .CLK(n7129), 
        .RSTB(n6811), .Q(\oc8051_sfr1/t2con [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[4]  ( .D(n4512), .CLK(n7195), 
        .RSTB(n6806), .Q(\oc8051_sfr1/t2con [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[7]  ( .D(n4488), .CLK(n7149), 
        .RSTB(n6817), .Q(\oc8051_sfr1/rcap2l [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[7]  ( .D(n4496), .CLK(n7180), 
        .RSTB(n12075), .Q(\oc8051_sfr1/tl2 [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tf2_set_reg  ( .D(n4524), .CLK(n7167), 
        .RSTB(n6807), .Q(\oc8051_sfr1/oc8051_tc21/tf2_set ), .QN(n12019) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/t2con_reg[6]  ( .D(n4504), .CLK(n7132), 
        .RSTB(n6816), .Q(\oc8051_sfr1/t2con [6]), .QN(n12069) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[7]  ( .D(n4526), .CLK(n7163), 
        .RSTB(n12074), .Q(\oc8051_sfr1/th2 [7]), .QN(n12062) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[7]  ( .D(n4525), .CLK(n7156), 
        .RSTB(n12078), .Q(\oc8051_sfr1/rcap2h [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[0]  ( .D(n4520), .CLK(n7130), 
        .RSTB(n6816), .Q(\oc8051_sfr1/th2 [0]), .QN(n12020) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[0]  ( .D(n4511), .CLK(n7161), 
        .RSTB(n6817), .Q(\oc8051_sfr1/rcap2h [0]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[6]  ( .D(n4519), .CLK(n7188), 
        .RSTB(n6805), .Q(\oc8051_sfr1/th2 [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[6]  ( .D(n4510), .CLK(n7177), 
        .RSTB(n6811), .Q(\oc8051_sfr1/rcap2h [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[5]  ( .D(n4518), .CLK(n7186), 
        .RSTB(n6813), .Q(\oc8051_sfr1/th2 [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[5]  ( .D(n4509), .CLK(n7170), 
        .RSTB(n6816), .Q(\oc8051_sfr1/rcap2h [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[4]  ( .D(n4517), .CLK(n7198), 
        .RSTB(n12077), .Q(\oc8051_sfr1/th2 [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[4]  ( .D(n4508), .CLK(n7185), 
        .RSTB(n12075), .Q(\oc8051_sfr1/rcap2h [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[3]  ( .D(n4516), .CLK(n7159), 
        .RSTB(n6812), .Q(\oc8051_sfr1/th2 [3]), .QN(n11993) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[3]  ( .D(n4507), .CLK(n7131), 
        .RSTB(n12076), .Q(\oc8051_sfr1/rcap2h [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[2]  ( .D(n4515), .CLK(n7163), 
        .RSTB(n6816), .Q(\oc8051_sfr1/th2 [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[2]  ( .D(n4506), .CLK(n7157), 
        .RSTB(n6810), .Q(\oc8051_sfr1/rcap2h [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/th2_reg[1]  ( .D(n4514), .CLK(n7125), 
        .RSTB(n6813), .Q(\oc8051_sfr1/th2 [1]), .QN(n12015) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2h_reg[1]  ( .D(n4505), .CLK(n7130), 
        .RSTB(n12077), .Q(\oc8051_sfr1/rcap2h [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[0]  ( .D(n4503), .CLK(n7158), 
        .RSTB(n12078), .Q(\oc8051_sfr1/tl2 [0]), .QN(n12021) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[0]  ( .D(n4495), .CLK(n7199), 
        .RSTB(n12074), .Q(\oc8051_sfr1/rcap2l [0]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[1]  ( .D(n4502), .CLK(n7121), 
        .RSTB(n6807), .Q(\oc8051_sfr1/tl2 [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[1]  ( .D(n4494), .CLK(n7182), 
        .RSTB(n12078), .Q(\oc8051_sfr1/rcap2l [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[2]  ( .D(n4501), .CLK(n7128), 
        .RSTB(n6807), .Q(\oc8051_sfr1/tl2 [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[2]  ( .D(n4493), .CLK(n7191), 
        .RSTB(n6810), .Q(\oc8051_sfr1/rcap2l [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[3]  ( .D(n4500), .CLK(n7181), 
        .RSTB(n12075), .Q(\oc8051_sfr1/tl2 [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[3]  ( .D(n4492), .CLK(n7185), 
        .RSTB(n6806), .Q(\oc8051_sfr1/rcap2l [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[4]  ( .D(n4499), .CLK(n7147), 
        .RSTB(n6811), .Q(\oc8051_sfr1/tl2 [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[4]  ( .D(n4491), .CLK(n7166), 
        .RSTB(n12074), .Q(\oc8051_sfr1/rcap2l [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[5]  ( .D(n4498), .CLK(n7137), 
        .RSTB(n6813), .Q(\oc8051_sfr1/tl2 [5]), .QN(n11992) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[5]  ( .D(n4490), .CLK(n7188), 
        .RSTB(n6818), .Q(\oc8051_sfr1/rcap2l [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/tl2_reg[6]  ( .D(n4497), .CLK(n7122), 
        .RSTB(n6812), .Q(\oc8051_sfr1/tl2 [6]), .QN(n12037) );
  DFFARX1 \oc8051_sfr1/oc8051_tc21/rcap2l_reg[6]  ( .D(n4489), .CLK(n7197), 
        .RSTB(n12074), .Q(\oc8051_sfr1/rcap2l [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[0]  ( .D(n6615), .CLK(n7179), 
        .RSTB(n6815), .Q(\oc8051_sfr1/tmod [0]), .QN(n12024) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[7]  ( .D(n6614), .CLK(n7129), 
        .RSTB(n6811), .Q(\oc8051_sfr1/tmod [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[6]  ( .D(n6613), .CLK(n7138), 
        .RSTB(n12079), .Q(\oc8051_sfr1/tmod [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[5]  ( .D(n6612), .CLK(n7175), 
        .RSTB(n6813), .Q(\oc8051_sfr1/tmod [5]), .QN(n11969) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[4]  ( .D(n6611), .CLK(wb_clk_i), 
        .RSTB(n6808), .Q(\oc8051_sfr1/tmod [4]), .QN(n12026) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[3]  ( .D(n6610), .CLK(n7154), 
        .RSTB(n6817), .Q(\oc8051_sfr1/tmod [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[2]  ( .D(n6609), .CLK(n7122), 
        .RSTB(n6810), .Q(\oc8051_sfr1/tmod [2]), .QN(n12013) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tmod_reg[1]  ( .D(n6608), .CLK(n7121), 
        .RSTB(n6813), .Q(\oc8051_sfr1/tmod [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_s_reg[0]  ( .D(n6621), .CLK(n7127), 
        .RSTB(n6815), .Q(\oc8051_sfr1/tcon [0]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_s_reg[1]  ( .D(n6620), .CLK(n7161), 
        .RSTB(n12074), .Q(\oc8051_sfr1/tcon [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_s_reg[2]  ( .D(n6619), .CLK(n7186), 
        .RSTB(n6805), .Q(\oc8051_sfr1/tr0 ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_s_reg[3]  ( .D(n6618), .CLK(n7131), 
        .RSTB(n12075), .Q(\oc8051_sfr1/tr1 ), .QN(n12048) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[0]  ( .D(n4480), .CLK(n7176), .RSTB(
        n12077), .Q(\oc8051_sfr1/th1 [0]), .QN(n12034) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[1]  ( .D(n4479), .CLK(n7192), .RSTB(
        n6818), .Q(\oc8051_sfr1/th1 [1]), .QN(n12050) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[2]  ( .D(n4478), .CLK(n7193), .RSTB(
        n6817), .Q(\oc8051_sfr1/th1 [2]), .QN(n12033) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[3]  ( .D(n4477), .CLK(n7126), .RSTB(
        n12077), .Q(\oc8051_sfr1/th1 [3]), .QN(n12049) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[4]  ( .D(n4476), .CLK(n7140), .RSTB(
        n12076), .Q(\oc8051_sfr1/th1 [4]), .QN(n12032) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[5]  ( .D(n4475), .CLK(n7190), .RSTB(
        n12074), .Q(\oc8051_sfr1/th1 [5]), .QN(n12051) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[6]  ( .D(n4474), .CLK(n7122), .RSTB(
        n12074), .Q(\oc8051_sfr1/th1 [6]), .QN(n12031) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th1_reg[7]  ( .D(n4473), .CLK(n7128), .RSTB(
        n12077), .Q(\oc8051_sfr1/th1 [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[6]  ( .D(n4471), .CLK(n7182), .RSTB(
        n6806), .Q(\oc8051_sfr1/tl1 [6]), .QN(n12005) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tf1_1_reg  ( .D(n4486), .CLK(n7125), .RSTB(
        n12077), .Q(\oc8051_sfr1/oc8051_tc1/tf1_1 ), .QN(n12052) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[7]  ( .D(n4487), .CLK(n7141), .RSTB(
        n6810), .Q(\oc8051_sfr1/tl1 [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[0]  ( .D(n4485), .CLK(wb_clk_i), 
        .RSTB(n12075), .Q(\oc8051_sfr1/tl1 [0]), .QN(n11975) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[4]  ( .D(n4484), .CLK(n7143), .RSTB(
        n6816), .Q(\oc8051_sfr1/tl1 [4]), .QN(n12057) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[3]  ( .D(n4483), .CLK(n7168), .RSTB(
        n6818), .Q(\oc8051_sfr1/tl1 [3]), .QN(n12003) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[2]  ( .D(n4482), .CLK(n7134), .RSTB(
        n6817), .Q(\oc8051_sfr1/tl1 [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[1]  ( .D(n4481), .CLK(n7129), .RSTB(
        n12078), .Q(\oc8051_sfr1/tl1 [1]), .QN(n12066) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl1_reg[5]  ( .D(n4472), .CLK(n7136), .RSTB(
        n12079), .Q(\oc8051_sfr1/tl1 [5]), .QN(n12004) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tf1_0_reg  ( .D(n4469), .CLK(n7189), .RSTB(
        n6807), .Q(\oc8051_sfr1/oc8051_tc1/tf1_0 ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tf1_buff_reg  ( .D(\oc8051_sfr1/tf1 ), 
        .CLK(n7125), .RSTB(n6807), .Q(\oc8051_sfr1/oc8051_int1/tf1_buff ) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[0]  ( .D(n4460), .CLK(n7144), .RSTB(
        n6805), .Q(\oc8051_sfr1/th0 [0]), .QN(n12023) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[1]  ( .D(n4459), .CLK(n7123), .RSTB(
        n12074), .Q(\oc8051_sfr1/th0 [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[2]  ( .D(n4458), .CLK(n7189), .RSTB(
        n6816), .Q(\oc8051_sfr1/th0 [2]), .QN(n12063) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[3]  ( .D(n4457), .CLK(n7190), .RSTB(
        n6806), .Q(\oc8051_sfr1/th0 [3]), .QN(n12067) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[4]  ( .D(n4456), .CLK(n7196), .RSTB(
        n6818), .Q(\oc8051_sfr1/th0 [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[5]  ( .D(n4455), .CLK(n7121), .RSTB(
        n12075), .Q(\oc8051_sfr1/th0 [5]), .QN(n12061) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[6]  ( .D(n4454), .CLK(n7150), .RSTB(
        n12076), .Q(\oc8051_sfr1/th0 [6]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/th0_reg[7]  ( .D(n4453), .CLK(n7178), .RSTB(
        n12078), .Q(\oc8051_sfr1/th0 [7]), .QN(n12060) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[7]  ( .D(n4470), .CLK(n7132), .RSTB(
        n6806), .Q(\oc8051_sfr1/tl0 [7]), .QN(n12006) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tf0_reg  ( .D(n4468), .CLK(n7187), .RSTB(
        n12079), .Q(\oc8051_sfr1/tf0 ), .QN(n12047) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tf0_buff_reg  ( .D(\oc8051_sfr1/tf0 ), 
        .CLK(n7162), .RSTB(n12076), .Q(\oc8051_sfr1/oc8051_int1/tf0_buff ) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[0]  ( .D(n4467), .CLK(n7134), .RSTB(
        n12079), .Q(\oc8051_sfr1/tl0 [0]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[1]  ( .D(n4466), .CLK(n7130), .RSTB(
        n6818), .Q(\oc8051_sfr1/tl0 [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[2]  ( .D(n4465), .CLK(n7173), .RSTB(
        n12079), .Q(\oc8051_sfr1/tl0 [2]), .QN(n12056) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[3]  ( .D(n4464), .CLK(n7191), .RSTB(
        n6808), .Q(\oc8051_sfr1/tl0 [3]), .QN(n12008) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[4]  ( .D(n4463), .CLK(n7135), .RSTB(
        n12079), .Q(\oc8051_sfr1/tl0 [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[5]  ( .D(n4462), .CLK(n7182), .RSTB(
        n6811), .Q(\oc8051_sfr1/tl0 [5]), .QN(n12007) );
  DFFARX1 \oc8051_sfr1/oc8051_tc1/tl0_reg[6]  ( .D(n4461), .CLK(n7140), .RSTB(
        n6816), .Q(\oc8051_sfr1/tl0 [6]), .QN(n12058) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[6]  ( .D(n6635), .CLK(n7176), 
        .RSTB(n12078), .Q(dptr_lo[6]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[7]  ( .D(n4350), .CLK(n7146), 
        .RSTB(n6812), .Q(dptr_lo[7]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[7]  ( .D(n4334), .CLK(n7130), 
        .RSTB(n12078), .Q(dptr_hi[7]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[15]  ( .D(n4333), .CLK(n7130), 
        .RSTB(n12074), .Q(wbd_adr_o[15]) );
  DFFARX1 \oc8051_sfr1/oc8051_psw1/data_reg[6]  ( .D(n6785), .CLK(n7127), 
        .RSTB(n6805), .Q(srcAc), .QN(n12027) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[0]  ( .D(n4371), .CLK(n7187), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/iadr_t [0]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[0]  ( .D(n4370), .CLK(n7133), 
        .RSTB(n6810), .Q(dptr_lo[0]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[0]  ( .D(n4369), .CLK(n7171), 
        .RSTB(n12077), .Q(wbd_adr_o[0]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[0]  ( .D(n4348), .CLK(n7187), 
        .RSTB(n6815), .Q(dptr_hi[0]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[8]  ( .D(n4347), .CLK(n7135), 
        .RSTB(n6808), .Q(wbd_adr_o[8]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[0]  ( .D(n4321), .CLK(
        n7123), .RSTB(n6811), .Q(\oc8051_sfr1/b_reg [0]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[1]  ( .D(n4368), .CLK(n7123), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/iadr_t [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[1]  ( .D(n4367), .CLK(n7132), 
        .RSTB(n6811), .Q(dptr_lo[1]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[1]  ( .D(n4366), .CLK(n7133), 
        .RSTB(n6818), .Q(wbd_adr_o[1]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[1]  ( .D(n4346), .CLK(n7180), 
        .RSTB(n6818), .Q(dptr_hi[1]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[9]  ( .D(n4345), .CLK(n7133), 
        .RSTB(n6808), .Q(wbd_adr_o[9]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[1]  ( .D(n4320), .CLK(
        n7140), .RSTB(n6810), .Q(\oc8051_sfr1/b_reg [1]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[2]  ( .D(n4365), .CLK(n7127), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/iadr_t [2]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[2]  ( .D(n4364), .CLK(n7120), 
        .RSTB(n12078), .Q(dptr_lo[2]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[2]  ( .D(n4344), .CLK(n7192), 
        .RSTB(n6805), .Q(dptr_hi[2]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[10]  ( .D(n4343), .CLK(n7152), 
        .RSTB(n6813), .Q(wbd_adr_o[10]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[2]  ( .D(n4319), .CLK(
        n7194), .RSTB(n12075), .Q(\oc8051_sfr1/b_reg [2]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[3]  ( .D(n4362), .CLK(n7137), 
        .RSTB(n6812), .Q(\oc8051_memory_interface1/iadr_t [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[3]  ( .D(n4361), .CLK(n7171), 
        .RSTB(n12076), .Q(dptr_lo[3]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[3]  ( .D(n4318), .CLK(
        n7169), .RSTB(n12078), .Q(\oc8051_sfr1/b_reg [3]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[4]  ( .D(n4359), .CLK(n7122), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/iadr_t [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[4]  ( .D(n4358), .CLK(n7125), 
        .RSTB(n12077), .Q(dptr_lo[4]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[4]  ( .D(n4340), .CLK(n7167), 
        .RSTB(n12074), .Q(dptr_hi[4]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[12]  ( .D(n4339), .CLK(n7167), 
        .RSTB(n12075), .Q(wbd_adr_o[12]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[4]  ( .D(n4317), .CLK(
        n7159), .RSTB(n12078), .Q(\oc8051_sfr1/b_reg [4]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[5]  ( .D(n4356), .CLK(n7135), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/iadr_t [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_lo_reg[5]  ( .D(n4355), .CLK(n7194), 
        .RSTB(n12077), .Q(dptr_lo[5]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[5]  ( .D(n4354), .CLK(n7144), 
        .RSTB(n12074), .Q(wbd_adr_o[5]) );
  DFFARX1 \oc8051_sfr1/oc8051_b_register/data_out_reg[5]  ( .D(n4316), .CLK(
        n7126), .RSTB(n12075), .Q(\oc8051_sfr1/b_reg [5]) );
  DFFARX1 \oc8051_sfr1/oc8051_psw1/data_reg[7]  ( .D(n6784), .CLK(n7180), 
        .RSTB(n12078), .Q(cy) );
  DFFARX1 \oc8051_sfr1/oc8051_psw1/data_reg[1]  ( .D(n6783), .CLK(n7197), 
        .RSTB(n12076), .Q(\oc8051_sfr1/psw [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_psw1/data_reg[3]  ( .D(n6782), .CLK(n7128), 
        .RSTB(n6805), .Q(\oc8051_sfr1/psw [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_psw1/data_reg[4]  ( .D(n6781), .CLK(n7123), 
        .RSTB(n6816), .Q(\oc8051_sfr1/psw [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/isrc_reg[0][1]  ( .D(n6709), .CLK(n7166), 
        .RSTB(n6813), .Q(\oc8051_sfr1/oc8051_int1/isrc[0][1] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/isrc_reg[1][1]  ( .D(n6706), .CLK(n7193), 
        .RSTB(n12076), .Q(\oc8051_sfr1/oc8051_int1/isrc[1][1] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_ie1_reg  ( .D(n6616), .CLK(n7183), 
        .RSTB(n12076), .Q(\oc8051_sfr1/tcon [3]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/isrc_reg[1][2]  ( .D(n6712), .CLK(n7135), 
        .RSTB(n12078), .Q(\oc8051_sfr1/oc8051_int1/isrc[1][2] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/isrc_reg[0][2]  ( .D(n6708), .CLK(n7131), 
        .RSTB(n6808), .Q(\oc8051_sfr1/oc8051_int1/isrc[0][2] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_ie0_reg  ( .D(n6617), .CLK(n7129), 
        .RSTB(n6815), .Q(\oc8051_sfr1/tcon [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/isrc_reg[0][0]  ( .D(n6710), .CLK(n7132), 
        .RSTB(n6812), .Q(\oc8051_sfr1/oc8051_int1/isrc[0][0] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/isrc_reg[1][0]  ( .D(n6707), .CLK(n7129), 
        .RSTB(n6811), .Q(\oc8051_sfr1/oc8051_int1/isrc[1][0] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/tcon_tf1_reg  ( .D(n6711), .CLK(n7130), 
        .RSTB(n12077), .Q(\oc8051_sfr1/tcon [7]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_vec_reg[3]  ( .D(n6703), .CLK(n7130), 
        .RSTB(n12076), .Q(int_src[3]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/ie_reg[6]  ( .D(n6622), .CLK(n7164), .RSTB(
        n6817), .Q(\oc8051_sfr1/ie [6]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[2]  ( .D(n4363), .CLK(n7179), 
        .RSTB(n6816), .Q(wbd_adr_o[2]) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][3]  ( .D(n6640), .CLK(n7132), .RSTB(
        n6815), .Q(\oc8051_indi_addr1/buff[0][3] ) );
  DFFARX1 \oc8051_memory_interface1/ri_r_reg[3]  ( .D(n11937), .CLK(n7195), 
        .RSTB(n6818), .Q(\oc8051_memory_interface1/ri_r [3]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[3]  ( .D(n4360), .CLK(n7120), 
        .RSTB(n6817), .Q(wbd_adr_o[3]) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][4]  ( .D(n6639), .CLK(n7125), .RSTB(
        n6816), .Q(\oc8051_indi_addr1/buff[0][4] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][5]  ( .D(n6638), .CLK(n7123), .RSTB(
        n6815), .Q(\oc8051_indi_addr1/buff[0][5] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][6]  ( .D(n6637), .CLK(n7198), .RSTB(
        n6818), .Q(\oc8051_indi_addr1/buff[0][6] ) );
  DFFARX1 \oc8051_indi_addr1/buff_reg[0][7]  ( .D(n6636), .CLK(n7134), .RSTB(
        n6817), .Q(\oc8051_indi_addr1/buff[0][7] ) );
  DFFARX1 \oc8051_memory_interface1/int_vec_buff_reg[4]  ( .D(n6700), .CLK(
        n7123), .RSTB(n6816), .Q(\oc8051_memory_interface1/int_vec_buff [4])
         );
  DFFARX1 \oc8051_memory_interface1/imm2_r_reg[4]  ( .D(n11901), .CLK(n7134), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/imm2_r [4]) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_lev_reg[0][0]  ( .D(n4383), .CLK(n7168), 
        .RSTB(n6818), .Q(\oc8051_sfr1/oc8051_int1/int_lev[0][0] ) );
  DFFARX1 \oc8051_sfr1/oc8051_int1/int_lev_reg[1][0]  ( .D(n4382), .CLK(n7176), 
        .RSTB(n6810), .Q(\oc8051_sfr1/oc8051_int1/int_lev[1][0] ) );
  DFFARX1 \oc8051_sfr1/oc8051_psw1/data_reg[5]  ( .D(n4322), .CLK(n7127), 
        .RSTB(n6806), .Q(\oc8051_sfr1/psw [5]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[13]  ( .D(n4378), .CLK(n7160), 
        .RSTB(n6812), .Q(\oc8051_memory_interface1/iadr_t [13]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[5]  ( .D(n4338), .CLK(n7192), 
        .RSTB(n6817), .Q(dptr_hi[5]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[13]  ( .D(n4337), .CLK(n7197), 
        .RSTB(n12078), .Q(wbd_adr_o[13]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[4]  ( .D(n11909), .CLK(n7193), 
        .RSTB(n12077), .Q(acc[4]), .QN(n11970) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[4]  ( .D(n6736), .CLK(n7166), 
        .RSTB(n6813), .Q(wbd_dat_o[4]) );
  DFFARX1 \oc8051_sfr1/oc8051_acc1/data_out_reg[3]  ( .D(n11908), .CLK(n7125), 
        .RSTB(n6811), .Q(acc[3]), .QN(n11960) );
  DFFARX1 \oc8051_memory_interface1/ddat_o_reg[3]  ( .D(n6737), .CLK(n7195), 
        .RSTB(n6807), .Q(wbd_dat_o[3]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[11]  ( .D(n4377), .CLK(n7193), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/iadr_t [11]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[3]  ( .D(n4342), .CLK(n7142), 
        .RSTB(n6818), .Q(dptr_hi[3]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[11]  ( .D(n4341), .CLK(n7188), 
        .RSTB(n12075), .Q(wbd_adr_o[11]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[7]  ( .D(n4349), .CLK(n7179), 
        .RSTB(n12074), .Q(wbd_adr_o[7]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[4]  ( .D(n4357), .CLK(n7135), 
        .RSTB(n12075), .Q(wbd_adr_o[4]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[6]  ( .D(n6634), .CLK(n7145), 
        .RSTB(n12078), .Q(wbd_adr_o[6]) );
  DFFARX1 \oc8051_memory_interface1/iadr_t_reg[14]  ( .D(n4375), .CLK(n7134), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/iadr_t [14]) );
  DFFARX1 \oc8051_sfr1/oc8051_dptr1/data_hi_reg[6]  ( .D(n4336), .CLK(n7127), 
        .RSTB(n12077), .Q(dptr_hi[6]) );
  DFFARX1 \oc8051_memory_interface1/dadr_ot_reg[14]  ( .D(n4335), .CLK(n7177), 
        .RSTB(n12074), .Q(wbd_adr_o[14]) );
  DFFARX1 \oc8051_decoder1/ram_rd_sel_r_reg[0]  ( .D(n11893), .CLK(n7126), 
        .RSTB(n12075), .Q(\oc8051_decoder1/ram_rd_sel_r [0]) );
  DFFARX1 \oc8051_memory_interface1/rd_ind_reg  ( .D(n11894), .CLK(n7133), 
        .RSTB(n12078), .Q(rd_ind) );
  DFFARX1 \oc8051_sfr1/oc8051_sp1/pop_reg  ( .D(n11895), .CLK(n7174), .RSTB(
        n6812), .Q(\oc8051_sfr1/oc8051_sp1/pop ) );
  DFFARX1 \oc8051_memory_interface1/rd_addr_r_reg  ( .D(n11942), .CLK(n7177), 
        .RSTB(n12076), .QN(n12055) );
  DFFARX1 \oc8051_ram_top1/bit_select_reg[2]  ( .D(n11944), .CLK(n7183), 
        .RSTB(n12077), .Q(\oc8051_ram_top1/bit_select [2]), .QN(n12016) );
  DFFARX1 \oc8051_ram_top1/rd_en_r_reg  ( .D(n11943), .CLK(n7146), .RSTB(
        n12074), .Q(\oc8051_ram_top1/rd_en_r ) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[0]  ( .D(n6758), .CLK(n7190), 
        .RSTB(n12075), .Q(\oc8051_memory_interface1/pc_out [0]), .QN(n12014)
         );
  DFFARX1 \oc8051_memory_interface1/pc_reg[0]  ( .D(n6728), .CLK(n7133), 
        .RSTB(n6812), .Q(pc[0]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[1]  ( .D(n6757), .CLK(n7132), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/pc_out [1]) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[1]  ( .D(n6714), .CLK(n7121), 
        .RSTB(n6810), .Q(pc[1]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[2]  ( .D(n6756), .CLK(n7123), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/pc_buf [2]), .QN(n11985) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[2]  ( .D(n6715), .CLK(n7153), 
        .RSTB(n6812), .Q(pc[2]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[3]  ( .D(n6755), .CLK(n7124), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/pc_buf [3]), .QN(n11964) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[3]  ( .D(n6716), .CLK(n7188), 
        .RSTB(n6810), .Q(pc[3]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[4]  ( .D(n6754), .CLK(n7135), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/pc_buf [4]), .QN(n11982) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[4]  ( .D(n6717), .CLK(n7181), 
        .RSTB(n6811), .Q(pc[4]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[5]  ( .D(n6753), .CLK(n7122), 
        .RSTB(n6810), .Q(\oc8051_memory_interface1/pc_buf [5]), .QN(n11987) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[5]  ( .D(n6718), .CLK(n7157), 
        .RSTB(n6813), .Q(pc[5]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[6]  ( .D(n6752), .CLK(n7129), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/pc_buf [6]), .QN(n11984)
         );
  DFFARX1 \oc8051_memory_interface1/pc_reg[6]  ( .D(n6719), .CLK(n7189), 
        .RSTB(n6805), .Q(pc[6]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[7]  ( .D(n6751), .CLK(n7186), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/pc_buf [7]) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[7]  ( .D(n6720), .CLK(n7180), 
        .RSTB(n12076), .Q(pc[7]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[8]  ( .D(n6750), .CLK(n7162), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/pc_buf [8]), .QN(n11963) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[8]  ( .D(n6721), .CLK(n7129), 
        .RSTB(n12076), .Q(pc[8]) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[9]  ( .D(n6749), .CLK(n7148), 
        .RSTB(n6808), .Q(\oc8051_memory_interface1/pc_buf [9]), .QN(n11977) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[9]  ( .D(n6722), .CLK(n7140), 
        .RSTB(n6815), .Q(pc[9]), .QN(n11998) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[10]  ( .D(n6748), .CLK(n7121), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/pc_buf [10]), .QN(n11978)
         );
  DFFARX1 \oc8051_memory_interface1/pc_reg[10]  ( .D(n6723), .CLK(n7163), 
        .RSTB(n6812), .Q(pc[10]), .QN(n11995) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[11]  ( .D(n6747), .CLK(n7142), 
        .RSTB(n12077), .Q(\oc8051_memory_interface1/pc_buf [11]), .QN(n11979)
         );
  DFFARX1 \oc8051_memory_interface1/pc_reg[11]  ( .D(n6724), .CLK(n7149), 
        .RSTB(n6807), .Q(pc[11]), .QN(n11989) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[12]  ( .D(n6746), .CLK(n7141), 
        .RSTB(n6807), .Q(\oc8051_memory_interface1/pc_buf [12]), .QN(n11976)
         );
  DFFARX1 \oc8051_memory_interface1/pc_reg[12]  ( .D(n6725), .CLK(n7143), 
        .RSTB(n6818), .Q(pc[12]), .QN(n12018) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[13]  ( .D(n6745), .CLK(n7135), 
        .RSTB(n6811), .Q(\oc8051_memory_interface1/pc_buf [13]) );
  DFFARX1 \oc8051_memory_interface1/pc_reg[13]  ( .D(n6726), .CLK(n7124), 
        .RSTB(n12076), .Q(pc[13]), .QN(n11968) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[14]  ( .D(n6744), .CLK(n7178), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/pc_buf [14]), .QN(n11980)
         );
  DFFARX1 \oc8051_memory_interface1/pc_reg[14]  ( .D(n6727), .CLK(n7191), 
        .RSTB(n12077), .Q(pc[14]), .QN(n12059) );
  DFFARX1 \oc8051_memory_interface1/pc_buf_reg[15]  ( .D(n6743), .CLK(n7132), 
        .RSTB(n6806), .Q(\oc8051_memory_interface1/pc_buf [15]), .QN(n11991)
         );
  DFFARX1 \oc8051_memory_interface1/pc_reg[15]  ( .D(n6742), .CLK(n7123), 
        .RSTB(n6817), .Q(pc[15]), .QN(n12035) );
  DFFARX1 \oc8051_sfr1/dat0_reg[1]  ( .D(n4312), .CLK(n7159), .RSTB(n6810), 
        .Q(sfr_out[1]) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[3]  ( .D(n6928), .CLK(n7152), .RSTB(
        n6806), .Q(\oc8051_ram_top1/wr_data_r [3]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[3]  ( .D(n4325), .CLK(
        n7199), .RSTB(n12075), .Q(\oc8051_ram_top1/rd_data_m [3]) );
  DFFARX1 \oc8051_sfr1/dat0_reg[4]  ( .D(n4309), .CLK(n7184), .RSTB(n12074), 
        .Q(sfr_out[4]) );
  DFFARX1 \oc8051_sfr1/dat0_reg[5]  ( .D(n4308), .CLK(n7133), .RSTB(n12076), 
        .Q(sfr_out[5]) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[1]  ( .D(n6827), .CLK(n7122), .RSTB(
        n6806), .Q(\oc8051_ram_top1/wr_data_r [1]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[1]  ( .D(n4323), .CLK(
        n7126), .RSTB(n6816), .Q(\oc8051_ram_top1/rd_data_m [1]) );
  DFFARX1 \oc8051_sfr1/oc8051_psw1/data_reg[2]  ( .D(n6786), .CLK(n7137), 
        .RSTB(n6818), .Q(\oc8051_sfr1/psw [2]) );
  DFFARX1 \oc8051_sfr1/dat0_reg[2]  ( .D(n4311), .CLK(n7156), .RSTB(n6812), 
        .Q(sfr_out[2]) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[6]  ( .D(n6913), .CLK(n7198), .RSTB(
        n6808), .Q(\oc8051_ram_top1/wr_data_r [6]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[6]  ( .D(n4328), .CLK(
        n7121), .RSTB(n6812), .Q(\oc8051_ram_top1/rd_data_m [6]) );
  DFFARX1 \oc8051_sfr1/bit_out_reg  ( .D(\oc8051_sfr1/N175 ), .CLK(n7196), 
        .RSTB(n12076), .Q(sfr_bit) );
  DFFARX1 \oc8051_ram_top1/wr_data_r_reg[0]  ( .D(n6822), .CLK(n7126), .RSTB(
        n12077), .Q(\oc8051_ram_top1/wr_data_r [0]) );
  DFFARX1 \oc8051_ram_top1/oc8051_idata/rd_data_reg[0]  ( .D(n4330), .CLK(
        wb_clk_i), .RSTB(n6812), .Q(\oc8051_ram_top1/rd_data_m [0]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[0]  ( .D(n4304), .CLK(n7123), 
        .RSTB(n12076), .Q(\oc8051_memory_interface1/ddat_ir [0]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[1]  ( .D(n4303), .CLK(n7158), 
        .RSTB(n12078), .Q(\oc8051_memory_interface1/ddat_ir [1]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[2]  ( .D(n4302), .CLK(n7173), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/ddat_ir [2]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[3]  ( .D(n4301), .CLK(n7197), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/ddat_ir [3]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[4]  ( .D(n4300), .CLK(n7192), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/ddat_ir [4]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[5]  ( .D(n4299), .CLK(n7124), 
        .RSTB(n6818), .Q(\oc8051_memory_interface1/ddat_ir [5]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[6]  ( .D(n4298), .CLK(n7149), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/ddat_ir [6]) );
  DFFARX1 \oc8051_memory_interface1/ddat_ir_reg[7]  ( .D(n4297), .CLK(n7138), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/ddat_ir [7]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[0]  ( .D(n4285), .CLK(n7131), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/cdata [0]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[7]  ( .D(n4284), .CLK(n7132), 
        .RSTB(n6815), .Q(\oc8051_memory_interface1/cdata [7]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[6]  ( .D(n4283), .CLK(n7128), 
        .RSTB(n6818), .Q(\oc8051_memory_interface1/cdata [6]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[5]  ( .D(n4282), .CLK(n7124), 
        .RSTB(n6817), .Q(\oc8051_memory_interface1/cdata [5]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[4]  ( .D(n4281), .CLK(n7133), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/cdata [4]) );
  DFFARX1 \oc8051_decoder1/op_reg[0]  ( .D(n4280), .CLK(n7176), .RSTB(n6815), 
        .Q(\oc8051_decoder1/op [0]) );
  DFFARX1 \oc8051_decoder1/op_reg[7]  ( .D(n4279), .CLK(n7187), .RSTB(n12076), 
        .Q(\oc8051_decoder1/op [7]) );
  DFFARX1 \oc8051_decoder1/op_reg[6]  ( .D(n4278), .CLK(n7148), .RSTB(n12075), 
        .Q(\oc8051_decoder1/op [6]) );
  DFFARX1 \oc8051_decoder1/op_reg[5]  ( .D(n4277), .CLK(n7144), .RSTB(n6812), 
        .Q(\oc8051_decoder1/op [5]) );
  DFFARX1 \oc8051_decoder1/op_reg[4]  ( .D(n4276), .CLK(n7138), .RSTB(n6808), 
        .Q(\oc8051_decoder1/op [4]) );
  DFFARX1 \oc8051_decoder1/op_reg[2]  ( .D(n4275), .CLK(n7146), .RSTB(n6808), 
        .Q(\oc8051_decoder1/op [2]) );
  DFFARX1 \oc8051_decoder1/op_reg[1]  ( .D(n4274), .CLK(n7184), .RSTB(n6815), 
        .Q(\oc8051_decoder1/op [1]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[3]  ( .D(n4273), .CLK(n7182), 
        .RSTB(n12074), .Q(\oc8051_memory_interface1/cdata [3]) );
  DFFARX1 \oc8051_decoder1/op_reg[3]  ( .D(n4272), .CLK(n7164), .RSTB(n12078), 
        .Q(\oc8051_decoder1/op [3]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[2]  ( .D(n4271), .CLK(n7150), 
        .RSTB(n6816), .Q(\oc8051_memory_interface1/cdata [2]) );
  DFFARX1 \oc8051_memory_interface1/cdata_reg[1]  ( .D(n4270), .CLK(n7183), 
        .RSTB(n6813), .Q(\oc8051_memory_interface1/cdata [1]) );
  DFFARX1 \oc8051_decoder1/psw_set_reg[1]  ( .D(n4269), .CLK(n7145), .RSTB(
        n6805), .Q(psw_set[1]) );
  DFFARX1 \oc8051_decoder1/alu_op_reg[2]  ( .D(n4268), .CLK(n7199), .RSTB(
        n12074), .Q(\oc8051_decoder1/alu_op [2]) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][7]  ( .D(n4566), .CLK(n7091), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][4]  ( .D(n4563), .CLK(n7053), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][2]  ( .D(n4561), .CLK(n7061), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][5]  ( .D(n4564), .CLK(n7081), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][7]  ( .D(n6542), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][5]  ( .D(n6540), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][4]  ( .D(n6539), .CLK(
        n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][2]  ( .D(n6537), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][7]  ( .D(n6414), .CLK(
        n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][5]  ( .D(n6412), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][4]  ( .D(n6411), .CLK(
        n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][2]  ( .D(n6409), .CLK(
        n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][7]  ( .D(n6286), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][5]  ( .D(n6284), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][4]  ( .D(n6283), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][2]  ( .D(n6281), .CLK(
        n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][7]  ( .D(n6158), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][5]  ( .D(n6156), .CLK(
        n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][4]  ( .D(n6155), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][2]  ( .D(n6153), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][7]  ( .D(n6030), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][5]  ( .D(n6028), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][4]  ( .D(n6027), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][2]  ( .D(n6025), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][7]  ( .D(n5902), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][5]  ( .D(n5900), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][4]  ( .D(n5899), .CLK(
        n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][2]  ( .D(n5897), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][7]  ( .D(n5774), .CLK(
        n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][5]  ( .D(n5772), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][4]  ( .D(n5771), .CLK(
        n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][2]  ( .D(n5769), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][7]  ( .D(n5646), .CLK(
        n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][5]  ( .D(n5644), .CLK(
        n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][4]  ( .D(n5643), .CLK(
        n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][2]  ( .D(n5641), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][7]  ( .D(n5518), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][5]  ( .D(n5516), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][4]  ( .D(n5515), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][2]  ( .D(n5513), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][7]  ( .D(n5390), .CLK(
        n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][5]  ( .D(n5388), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][4]  ( .D(n5387), .CLK(
        n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][2]  ( .D(n5385), .CLK(
        n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][7]  ( .D(n5262), .CLK(n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][5]  ( .D(n5260), .CLK(n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][4]  ( .D(n5259), .CLK(n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][2]  ( .D(n5257), .CLK(n7182), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][7]  ( .D(n5134), .CLK(n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][5]  ( .D(n5132), .CLK(n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][4]  ( .D(n5131), .CLK(n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][2]  ( .D(n5129), .CLK(n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][7]  ( .D(n5006), .CLK(n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][5]  ( .D(n5004), .CLK(n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][4]  ( .D(n5003), .CLK(n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][2]  ( .D(n5001), .CLK(n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][7]  ( .D(n4878), .CLK(n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][5]  ( .D(n4876), .CLK(n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][4]  ( .D(n4875), .CLK(n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][2]  ( .D(n4873), .CLK(n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][7]  ( .D(n4750), .CLK(n7155), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][5]  ( .D(n4748), .CLK(n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][4]  ( .D(n4747), .CLK(n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][2]  ( .D(n4745), .CLK(n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][7]  ( .D(n4622), .CLK(n7033), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][5]  ( .D(n4620), .CLK(n7112), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][4]  ( .D(n4619), .CLK(n7034), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][2]  ( .D(n4617), .CLK(n7010), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][7]  ( .D(n6526), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][5]  ( .D(n6524), .CLK(
        n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][4]  ( .D(n6523), .CLK(
        n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][2]  ( .D(n6521), .CLK(
        n7189), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][7]  ( .D(n6398), .CLK(
        n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][5]  ( .D(n6396), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][4]  ( .D(n6395), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][2]  ( .D(n6393), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][7]  ( .D(n6270), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][5]  ( .D(n6268), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][4]  ( .D(n6267), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][2]  ( .D(n6265), .CLK(
        n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][7]  ( .D(n6142), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][5]  ( .D(n6140), .CLK(
        n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][4]  ( .D(n6139), .CLK(
        n7156), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][2]  ( .D(n6137), .CLK(
        n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][7]  ( .D(n6014), .CLK(
        n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][5]  ( .D(n6012), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][4]  ( .D(n6011), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][2]  ( .D(n6009), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][7]  ( .D(n5886), .CLK(
        n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][5]  ( .D(n5884), .CLK(
        n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][4]  ( .D(n5883), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][2]  ( .D(n5881), .CLK(
        n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][7]  ( .D(n5758), .CLK(
        n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][5]  ( .D(n5756), .CLK(
        n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][4]  ( .D(n5755), .CLK(
        n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][2]  ( .D(n5753), .CLK(
        n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][7]  ( .D(n5630), .CLK(
        n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][5]  ( .D(n5628), .CLK(
        n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][4]  ( .D(n5627), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][2]  ( .D(n5625), .CLK(
        n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][7]  ( .D(n5502), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][5]  ( .D(n5500), .CLK(
        n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][4]  ( .D(n5499), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][2]  ( .D(n5497), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][7]  ( .D(n5374), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][5]  ( .D(n5372), .CLK(
        n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][4]  ( .D(n5371), .CLK(
        n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][2]  ( .D(n5369), .CLK(
        n7140), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][7]  ( .D(n5246), .CLK(n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][5]  ( .D(n5244), .CLK(n7184), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][4]  ( .D(n5243), .CLK(n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][2]  ( .D(n5241), .CLK(n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][7]  ( .D(n5118), .CLK(n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][5]  ( .D(n5116), .CLK(n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][4]  ( .D(n5115), .CLK(n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][2]  ( .D(n5113), .CLK(n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][7]  ( .D(n4990), .CLK(n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][5]  ( .D(n4988), .CLK(n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][4]  ( .D(n4987), .CLK(n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][2]  ( .D(n4985), .CLK(n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][7]  ( .D(n4862), .CLK(n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][5]  ( .D(n4860), .CLK(n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][4]  ( .D(n4859), .CLK(n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][2]  ( .D(n4857), .CLK(n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][7]  ( .D(n4734), .CLK(n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][5]  ( .D(n4732), .CLK(n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][4]  ( .D(n4731), .CLK(n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][2]  ( .D(n4729), .CLK(n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][7]  ( .D(n4606), .CLK(n7023), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][5]  ( .D(n4604), .CLK(n7157), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][4]  ( .D(n4603), .CLK(n7083), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][2]  ( .D(n4601), .CLK(n7010), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][7]  ( .D(n6510), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][5]  ( .D(n6508), .CLK(
        n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][4]  ( .D(n6507), .CLK(
        n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][2]  ( .D(n6505), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][7]  ( .D(n6382), .CLK(
        n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][5]  ( .D(n6380), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][4]  ( .D(n6379), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][2]  ( .D(n6377), .CLK(
        n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][7]  ( .D(n6254), .CLK(
        n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][5]  ( .D(n6252), .CLK(
        n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][4]  ( .D(n6251), .CLK(
        n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][2]  ( .D(n6249), .CLK(
        n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][7]  ( .D(n6126), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][5]  ( .D(n6124), .CLK(
        n7193), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][4]  ( .D(n6123), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][2]  ( .D(n6121), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][7]  ( .D(n5998), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][5]  ( .D(n5996), .CLK(
        n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][4]  ( .D(n5995), .CLK(
        n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][2]  ( .D(n5993), .CLK(
        n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][7]  ( .D(n5870), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][5]  ( .D(n5868), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][4]  ( .D(n5867), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][2]  ( .D(n5865), .CLK(
        n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][7]  ( .D(n5742), .CLK(
        n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][5]  ( .D(n5740), .CLK(
        n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][4]  ( .D(n5739), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][2]  ( .D(n5737), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][7]  ( .D(n5614), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][5]  ( .D(n5612), .CLK(
        n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][4]  ( .D(n5611), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][2]  ( .D(n5609), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][7]  ( .D(n5486), .CLK(
        n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][5]  ( .D(n5484), .CLK(
        n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][4]  ( .D(n5483), .CLK(
        n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][2]  ( .D(n5481), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][7]  ( .D(n5358), .CLK(n7171), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][5]  ( .D(n5356), .CLK(n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][4]  ( .D(n5355), .CLK(n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][2]  ( .D(n5353), .CLK(n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][7]  ( .D(n5230), .CLK(n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][5]  ( .D(n5228), .CLK(n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][4]  ( .D(n5227), .CLK(n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][2]  ( .D(n5225), .CLK(n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][7]  ( .D(n5102), .CLK(n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][5]  ( .D(n5100), .CLK(n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][4]  ( .D(n5099), .CLK(n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][2]  ( .D(n5097), .CLK(n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][7]  ( .D(n4974), .CLK(n7145), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][5]  ( .D(n4972), .CLK(n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][4]  ( .D(n4971), .CLK(n7165), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][2]  ( .D(n4969), .CLK(n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][7]  ( .D(n4846), .CLK(n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][5]  ( .D(n4844), .CLK(n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][4]  ( .D(n4843), .CLK(n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][2]  ( .D(n4841), .CLK(n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][7]  ( .D(n4718), .CLK(n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][5]  ( .D(n4716), .CLK(n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][4]  ( .D(n4715), .CLK(n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][2]  ( .D(n4713), .CLK(n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][7]  ( .D(n4590), .CLK(n7112), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][5]  ( .D(n4588), .CLK(n7044), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][4]  ( .D(n4587), .CLK(n7068), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][2]  ( .D(n4585), .CLK(n7035), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][7]  ( .D(n6494), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][5]  ( .D(n6492), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][4]  ( .D(n6491), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][2]  ( .D(n6489), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][7]  ( .D(n6366), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][5]  ( .D(n6364), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][4]  ( .D(n6363), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][2]  ( .D(n6361), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][7]  ( .D(n6238), .CLK(
        n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][5]  ( .D(n6236), .CLK(
        n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][4]  ( .D(n6235), .CLK(
        n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][2]  ( .D(n6233), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][7]  ( .D(n6110), .CLK(
        n7143), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][5]  ( .D(n6108), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][4]  ( .D(n6107), .CLK(
        n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][2]  ( .D(n6105), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][7]  ( .D(n5982), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][5]  ( .D(n5980), .CLK(
        n7183), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][4]  ( .D(n5979), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][2]  ( .D(n5977), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][7]  ( .D(n5854), .CLK(
        n7191), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][5]  ( .D(n5852), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][4]  ( .D(n5851), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][2]  ( .D(n5849), .CLK(
        n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][7]  ( .D(n5726), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][5]  ( .D(n5724), .CLK(
        n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][4]  ( .D(n5723), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][2]  ( .D(n5721), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][7]  ( .D(n5598), .CLK(
        n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][5]  ( .D(n5596), .CLK(
        n7141), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][4]  ( .D(n5595), .CLK(
        n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][2]  ( .D(n5593), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][7]  ( .D(n5470), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][5]  ( .D(n5468), .CLK(
        n7161), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][4]  ( .D(n5467), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][2]  ( .D(n5465), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][7]  ( .D(n5342), .CLK(n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][5]  ( .D(n5340), .CLK(n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][4]  ( .D(n5339), .CLK(n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][2]  ( .D(n5337), .CLK(n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][7]  ( .D(n5214), .CLK(n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][5]  ( .D(n5212), .CLK(n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][4]  ( .D(n5211), .CLK(n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][2]  ( .D(n5209), .CLK(n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][7]  ( .D(n5086), .CLK(n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][5]  ( .D(n5084), .CLK(n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][4]  ( .D(n5083), .CLK(n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][2]  ( .D(n5081), .CLK(n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][7]  ( .D(n4958), .CLK(n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][5]  ( .D(n4956), .CLK(n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][4]  ( .D(n4955), .CLK(n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][2]  ( .D(n4953), .CLK(n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][7]  ( .D(n4830), .CLK(n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][5]  ( .D(n4828), .CLK(n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][4]  ( .D(n4827), .CLK(n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][2]  ( .D(n4825), .CLK(n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][7]  ( .D(n4702), .CLK(n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][5]  ( .D(n4700), .CLK(n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][4]  ( .D(n4699), .CLK(n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][2]  ( .D(n4697), .CLK(n7183), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][7]  ( .D(n4574), .CLK(n7026), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][5]  ( .D(n4572), .CLK(n7021), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][4]  ( .D(n4571), .CLK(n7058), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][2]  ( .D(n4569), .CLK(n7075), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][7]  ( .D(n6534), .CLK(
        n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][5]  ( .D(n6532), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][4]  ( .D(n6531), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][2]  ( .D(n6529), .CLK(
        n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][7]  ( .D(n6406), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][5]  ( .D(n6404), .CLK(
        n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][4]  ( .D(n6403), .CLK(
        n7156), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][2]  ( .D(n6401), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][7]  ( .D(n6278), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][5]  ( .D(n6276), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][4]  ( .D(n6275), .CLK(
        n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][2]  ( .D(n6273), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][7]  ( .D(n6150), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][5]  ( .D(n6148), .CLK(
        n7145), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][4]  ( .D(n6147), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][2]  ( .D(n6145), .CLK(
        n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][7]  ( .D(n6022), .CLK(
        n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][5]  ( .D(n6020), .CLK(
        n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][4]  ( .D(n6019), .CLK(
        n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][2]  ( .D(n6017), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][7]  ( .D(n5894), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][5]  ( .D(n5892), .CLK(
        n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][4]  ( .D(n5891), .CLK(
        n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][2]  ( .D(n5889), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][7]  ( .D(n5766), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][5]  ( .D(n5764), .CLK(
        n7181), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][4]  ( .D(n5763), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][2]  ( .D(n5761), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][7]  ( .D(n5638), .CLK(
        n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][5]  ( .D(n5636), .CLK(
        n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][4]  ( .D(n5635), .CLK(
        n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][2]  ( .D(n5633), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][7]  ( .D(n5510), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][5]  ( .D(n5508), .CLK(
        n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][4]  ( .D(n5507), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][2]  ( .D(n5505), .CLK(
        n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][7]  ( .D(n5382), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][5]  ( .D(n5380), .CLK(
        n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][4]  ( .D(n5379), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][2]  ( .D(n5377), .CLK(
        n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][7]  ( .D(n5254), .CLK(n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][5]  ( .D(n5252), .CLK(n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][4]  ( .D(n5251), .CLK(n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][2]  ( .D(n5249), .CLK(n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][7]  ( .D(n5126), .CLK(n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][5]  ( .D(n5124), .CLK(n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][4]  ( .D(n5123), .CLK(n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][2]  ( .D(n5121), .CLK(n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][7]  ( .D(n4998), .CLK(n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][5]  ( .D(n4996), .CLK(n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][4]  ( .D(n4995), .CLK(n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][2]  ( .D(n4993), .CLK(n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][7]  ( .D(n4870), .CLK(n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][5]  ( .D(n4868), .CLK(n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][4]  ( .D(n4867), .CLK(n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][2]  ( .D(n4865), .CLK(n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][7]  ( .D(n4742), .CLK(n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][5]  ( .D(n4740), .CLK(n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][4]  ( .D(n4739), .CLK(n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][2]  ( .D(n4737), .CLK(n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][7]  ( .D(n4614), .CLK(n7104), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][5]  ( .D(n4612), .CLK(n7102), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][4]  ( .D(n4611), .CLK(n6968), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][2]  ( .D(n4609), .CLK(n7050), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][7]  ( .D(n6518), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][5]  ( .D(n6516), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][4]  ( .D(n6515), .CLK(
        n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][2]  ( .D(n6513), .CLK(
        n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][7]  ( .D(n6390), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][5]  ( .D(n6388), .CLK(
        n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][4]  ( .D(n6387), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][2]  ( .D(n6385), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][7]  ( .D(n6262), .CLK(
        n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][5]  ( .D(n6260), .CLK(
        n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][4]  ( .D(n6259), .CLK(
        n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][2]  ( .D(n6257), .CLK(
        n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][7]  ( .D(n6134), .CLK(
        n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][5]  ( .D(n6132), .CLK(
        n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][4]  ( .D(n6131), .CLK(
        n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][2]  ( .D(n6129), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][7]  ( .D(n6006), .CLK(
        n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][5]  ( .D(n6004), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][4]  ( .D(n6003), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][2]  ( .D(n6001), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][7]  ( .D(n5878), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][5]  ( .D(n5876), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][4]  ( .D(n5875), .CLK(
        n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][2]  ( .D(n5873), .CLK(
        n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][7]  ( .D(n5750), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][5]  ( .D(n5748), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][4]  ( .D(n5747), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][2]  ( .D(n5745), .CLK(
        n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][7]  ( .D(n5622), .CLK(
        n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][5]  ( .D(n5620), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][4]  ( .D(n5619), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][2]  ( .D(n5617), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][7]  ( .D(n5494), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][5]  ( .D(n5492), .CLK(
        n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][4]  ( .D(n5491), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][2]  ( .D(n5489), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][7]  ( .D(n5366), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][5]  ( .D(n5364), .CLK(
        n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][4]  ( .D(n5363), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][2]  ( .D(n5361), .CLK(
        n7145), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][7]  ( .D(n5238), .CLK(n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][5]  ( .D(n5236), .CLK(n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][4]  ( .D(n5235), .CLK(n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][2]  ( .D(n5233), .CLK(n7139), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][7]  ( .D(n5110), .CLK(n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][5]  ( .D(n5108), .CLK(n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][4]  ( .D(n5107), .CLK(n7156), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][2]  ( .D(n5105), .CLK(n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][7]  ( .D(n4982), .CLK(n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][5]  ( .D(n4980), .CLK(n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][4]  ( .D(n4979), .CLK(n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][2]  ( .D(n4977), .CLK(n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][7]  ( .D(n4854), .CLK(n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][5]  ( .D(n4852), .CLK(n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][4]  ( .D(n4851), .CLK(n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][2]  ( .D(n4849), .CLK(n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][7]  ( .D(n4726), .CLK(n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][5]  ( .D(n4724), .CLK(n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][4]  ( .D(n4723), .CLK(n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][2]  ( .D(n4721), .CLK(n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][7]  ( .D(n4598), .CLK(n6984), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][5]  ( .D(n4596), .CLK(n7010), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][4]  ( .D(n4595), .CLK(n6966), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][2]  ( .D(n4593), .CLK(n6971), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][7]  ( .D(n6502), .CLK(
        n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][5]  ( .D(n6500), .CLK(
        n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][4]  ( .D(n6499), .CLK(
        n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][2]  ( .D(n6497), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][7]  ( .D(n6374), .CLK(
        n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][5]  ( .D(n6372), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][4]  ( .D(n6371), .CLK(
        n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][2]  ( .D(n6369), .CLK(
        n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][7]  ( .D(n6246), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][5]  ( .D(n6244), .CLK(
        n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][4]  ( .D(n6243), .CLK(
        n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][2]  ( .D(n6241), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][7]  ( .D(n6118), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][5]  ( .D(n6116), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][4]  ( .D(n6115), .CLK(
        n7154), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][2]  ( .D(n6113), .CLK(
        n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][7]  ( .D(n5990), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][5]  ( .D(n5988), .CLK(
        n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][4]  ( .D(n5987), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][2]  ( .D(n5985), .CLK(
        n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][7]  ( .D(n5862), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][5]  ( .D(n5860), .CLK(
        n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][4]  ( .D(n5859), .CLK(
        n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][2]  ( .D(n5857), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][7]  ( .D(n5734), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][5]  ( .D(n5732), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][4]  ( .D(n5731), .CLK(
        n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][2]  ( .D(n5729), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][7]  ( .D(n5606), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][5]  ( .D(n5604), .CLK(
        n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][4]  ( .D(n5603), .CLK(
        n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][2]  ( .D(n5601), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][7]  ( .D(n5478), .CLK(
        n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][5]  ( .D(n5476), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][4]  ( .D(n5475), .CLK(
        n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][2]  ( .D(n5473), .CLK(
        n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][7]  ( .D(n5350), .CLK(n7167), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][5]  ( .D(n5348), .CLK(n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][4]  ( .D(n5347), .CLK(n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][2]  ( .D(n5345), .CLK(n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][7]  ( .D(n5222), .CLK(n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][5]  ( .D(n5220), .CLK(n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][4]  ( .D(n5219), .CLK(n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][2]  ( .D(n5217), .CLK(n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][7]  ( .D(n5094), .CLK(n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][5]  ( .D(n5092), .CLK(n7166), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][4]  ( .D(n5091), .CLK(n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][2]  ( .D(n5089), .CLK(n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][7]  ( .D(n4966), .CLK(n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][5]  ( .D(n4964), .CLK(n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][4]  ( .D(n4963), .CLK(n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][2]  ( .D(n4961), .CLK(n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][7]  ( .D(n4838), .CLK(n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][5]  ( .D(n4836), .CLK(n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][4]  ( .D(n4835), .CLK(n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][2]  ( .D(n4833), .CLK(n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][7]  ( .D(n4710), .CLK(n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][5]  ( .D(n4708), .CLK(n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][4]  ( .D(n4707), .CLK(n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][2]  ( .D(n4705), .CLK(n7191), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][7]  ( .D(n4582), .CLK(n7003), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][5]  ( .D(n4580), .CLK(n7020), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][4]  ( .D(n4579), .CLK(n6988), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][2]  ( .D(n4577), .CLK(n7028), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][7]  ( .D(n6486), .CLK(
        n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][5]  ( .D(n6484), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][4]  ( .D(n6483), .CLK(
        n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][2]  ( .D(n6481), .CLK(
        n7197), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][7]  ( .D(n6358), .CLK(
        n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][5]  ( .D(n6356), .CLK(
        n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][4]  ( .D(n6355), .CLK(
        n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][2]  ( .D(n6353), .CLK(
        n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][7]  ( .D(n6230), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][5]  ( .D(n6228), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][4]  ( .D(n6227), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][2]  ( .D(n6225), .CLK(
        n7195), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][7]  ( .D(n6102), .CLK(
        n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][5]  ( .D(n6100), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][4]  ( .D(n6099), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][2]  ( .D(n6097), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][7]  ( .D(n5974), .CLK(
        n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][5]  ( .D(n5972), .CLK(
        n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][4]  ( .D(n5971), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][2]  ( .D(n5969), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][7]  ( .D(n5846), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][5]  ( .D(n5844), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][4]  ( .D(n5843), .CLK(
        n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][2]  ( .D(n5841), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][7]  ( .D(n5718), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][5]  ( .D(n5716), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][4]  ( .D(n5715), .CLK(
        n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][2]  ( .D(n5713), .CLK(
        n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][7]  ( .D(n5590), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][5]  ( .D(n5588), .CLK(
        n7140), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][4]  ( .D(n5587), .CLK(
        n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][2]  ( .D(n5585), .CLK(
        n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][7]  ( .D(n5462), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][5]  ( .D(n5460), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][4]  ( .D(n5459), .CLK(
        n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][2]  ( .D(n5457), .CLK(
        n7161), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][7]  ( .D(n5334), .CLK(n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][5]  ( .D(n5332), .CLK(n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][4]  ( .D(n5331), .CLK(n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][2]  ( .D(n5329), .CLK(n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][7]  ( .D(n5206), .CLK(n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][5]  ( .D(n5204), .CLK(n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][4]  ( .D(n5203), .CLK(n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][2]  ( .D(n5201), .CLK(n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][7]  ( .D(n5078), .CLK(n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][5]  ( .D(n5076), .CLK(n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][4]  ( .D(n5075), .CLK(n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][2]  ( .D(n5073), .CLK(n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][7]  ( .D(n4950), .CLK(n7160), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][5]  ( .D(n4948), .CLK(n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][4]  ( .D(n4947), .CLK(n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][2]  ( .D(n4945), .CLK(n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][7]  ( .D(n4822), .CLK(n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][5]  ( .D(n4820), .CLK(n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][4]  ( .D(n4819), .CLK(n7186), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][2]  ( .D(n4817), .CLK(n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][7]  ( .D(n4694), .CLK(n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][5]  ( .D(n4692), .CLK(n7144), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][4]  ( .D(n4691), .CLK(n7152), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][2]  ( .D(n4689), .CLK(n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][7]  ( .D(n6606), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][5]  ( .D(n6604), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][4]  ( .D(n6603), .CLK(
        n7190), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][2]  ( .D(n6601), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][7]  ( .D(n6478), .CLK(
        n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][5]  ( .D(n6476), .CLK(
        n7163), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][4]  ( .D(n6475), .CLK(
        n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][2]  ( .D(n6473), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][7]  ( .D(n6350), .CLK(
        n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][5]  ( .D(n6348), .CLK(
        n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][4]  ( .D(n6347), .CLK(
        n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][2]  ( .D(n6345), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][7]  ( .D(n6222), .CLK(
        n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][5]  ( .D(n6220), .CLK(
        n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][4]  ( .D(n6219), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][2]  ( .D(n6217), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][7]  ( .D(n6094), .CLK(
        n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][5]  ( .D(n6092), .CLK(
        n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][4]  ( .D(n6091), .CLK(
        n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][2]  ( .D(n6089), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][7]  ( .D(n5966), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][5]  ( .D(n5964), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][4]  ( .D(n5963), .CLK(
        n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][2]  ( .D(n5961), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][7]  ( .D(n5838), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][5]  ( .D(n5836), .CLK(
        n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][4]  ( .D(n5835), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][2]  ( .D(n5833), .CLK(
        n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][7]  ( .D(n5710), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][5]  ( .D(n5708), .CLK(
        n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][4]  ( .D(n5707), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][2]  ( .D(n5705), .CLK(
        n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][7]  ( .D(n5582), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][5]  ( .D(n5580), .CLK(
        n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][4]  ( .D(n5579), .CLK(
        n7163), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][2]  ( .D(n5577), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][7]  ( .D(n5454), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][5]  ( .D(n5452), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][4]  ( .D(n5451), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][2]  ( .D(n5449), .CLK(
        n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][7]  ( .D(n5326), .CLK(n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][5]  ( .D(n5324), .CLK(n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][4]  ( .D(n5323), .CLK(n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][2]  ( .D(n5321), .CLK(n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][7]  ( .D(n5198), .CLK(n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][5]  ( .D(n5196), .CLK(n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][4]  ( .D(n5195), .CLK(n7178), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][2]  ( .D(n5193), .CLK(n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][7]  ( .D(n5070), .CLK(n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][5]  ( .D(n5068), .CLK(n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][4]  ( .D(n5067), .CLK(n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][2]  ( .D(n5065), .CLK(n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][7]  ( .D(n4942), .CLK(n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][5]  ( .D(n4940), .CLK(n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][4]  ( .D(n4939), .CLK(n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][2]  ( .D(n4937), .CLK(n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][7]  ( .D(n4814), .CLK(n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][5]  ( .D(n4812), .CLK(n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][4]  ( .D(n4811), .CLK(n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][2]  ( .D(n4809), .CLK(n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][7]  ( .D(n4686), .CLK(n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][5]  ( .D(n4684), .CLK(n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][4]  ( .D(n4683), .CLK(n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][2]  ( .D(n4681), .CLK(n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][7]  ( .D(n6590), .CLK(
        n7152), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][5]  ( .D(n6588), .CLK(
        n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][4]  ( .D(n6587), .CLK(
        n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][2]  ( .D(n6585), .CLK(
        n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][7]  ( .D(n6462), .CLK(
        n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][5]  ( .D(n6460), .CLK(
        n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][4]  ( .D(n6459), .CLK(
        n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][2]  ( .D(n6457), .CLK(
        n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][7]  ( .D(n6334), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][5]  ( .D(n6332), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][4]  ( .D(n6331), .CLK(
        n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][2]  ( .D(n6329), .CLK(
        n7137), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][7]  ( .D(n6206), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][5]  ( .D(n6204), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][4]  ( .D(n6203), .CLK(
        n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][2]  ( .D(n6201), .CLK(
        n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][7]  ( .D(n6078), .CLK(
        n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][5]  ( .D(n6076), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][4]  ( .D(n6075), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][2]  ( .D(n6073), .CLK(
        n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][7]  ( .D(n5950), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][5]  ( .D(n5948), .CLK(
        n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][4]  ( .D(n5947), .CLK(
        n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][2]  ( .D(n5945), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][7]  ( .D(n5822), .CLK(
        n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][5]  ( .D(n5820), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][4]  ( .D(n5819), .CLK(
        n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][2]  ( .D(n5817), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][7]  ( .D(n5694), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][5]  ( .D(n5692), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][4]  ( .D(n5691), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][2]  ( .D(n5689), .CLK(
        n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][7]  ( .D(n5566), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][5]  ( .D(n5564), .CLK(
        n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][4]  ( .D(n5563), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][2]  ( .D(n5561), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][7]  ( .D(n5438), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][5]  ( .D(n5436), .CLK(
        n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][4]  ( .D(n5435), .CLK(
        n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][2]  ( .D(n5433), .CLK(
        n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][7]  ( .D(n5310), .CLK(n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][5]  ( .D(n5308), .CLK(n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][4]  ( .D(n5307), .CLK(n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][2]  ( .D(n5305), .CLK(n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][7]  ( .D(n5182), .CLK(n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][5]  ( .D(n5180), .CLK(n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][4]  ( .D(n5179), .CLK(n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][2]  ( .D(n5177), .CLK(n7166), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][7]  ( .D(n5054), .CLK(n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][5]  ( .D(n5052), .CLK(n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][4]  ( .D(n5051), .CLK(n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][2]  ( .D(n5049), .CLK(n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][7]  ( .D(n4926), .CLK(n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][5]  ( .D(n4924), .CLK(n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][4]  ( .D(n4923), .CLK(n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][2]  ( .D(n4921), .CLK(n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][7]  ( .D(n4798), .CLK(n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][5]  ( .D(n4796), .CLK(n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][4]  ( .D(n4795), .CLK(n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][2]  ( .D(n4793), .CLK(n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][7]  ( .D(n4670), .CLK(n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][5]  ( .D(n4668), .CLK(n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][4]  ( .D(n4667), .CLK(n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][2]  ( .D(n4665), .CLK(n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][7]  ( .D(n6574), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][5]  ( .D(n6572), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][4]  ( .D(n6571), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][2]  ( .D(n6569), .CLK(
        n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][7]  ( .D(n6446), .CLK(
        n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][5]  ( .D(n6444), .CLK(
        n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][4]  ( .D(n6443), .CLK(
        n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][2]  ( .D(n6441), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][7]  ( .D(n6318), .CLK(
        n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][5]  ( .D(n6316), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][4]  ( .D(n6315), .CLK(
        n7182), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][2]  ( .D(n6313), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][7]  ( .D(n6190), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][5]  ( .D(n6188), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][4]  ( .D(n6187), .CLK(
        n7173), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][2]  ( .D(n6185), .CLK(
        n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][7]  ( .D(n6062), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][5]  ( .D(n6060), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][4]  ( .D(n6059), .CLK(
        n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][2]  ( .D(n6057), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][7]  ( .D(n5934), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][5]  ( .D(n5932), .CLK(
        n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][4]  ( .D(n5931), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][2]  ( .D(n5929), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][7]  ( .D(n5806), .CLK(
        n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][5]  ( .D(n5804), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][4]  ( .D(n5803), .CLK(
        n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][2]  ( .D(n5801), .CLK(
        n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][7]  ( .D(n5678), .CLK(
        n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][5]  ( .D(n5676), .CLK(
        n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][4]  ( .D(n5675), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][2]  ( .D(n5673), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][7]  ( .D(n5550), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][5]  ( .D(n5548), .CLK(
        n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][4]  ( .D(n5547), .CLK(
        n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][2]  ( .D(n5545), .CLK(
        n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][7]  ( .D(n5422), .CLK(
        n7157), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][5]  ( .D(n5420), .CLK(
        n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][4]  ( .D(n5419), .CLK(
        n7162), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][2]  ( .D(n5417), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][7]  ( .D(n5294), .CLK(n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][5]  ( .D(n5292), .CLK(n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][4]  ( .D(n5291), .CLK(n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][2]  ( .D(n5289), .CLK(n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][7]  ( .D(n5166), .CLK(n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][5]  ( .D(n5164), .CLK(n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][4]  ( .D(n5163), .CLK(n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][2]  ( .D(n5161), .CLK(n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][7]  ( .D(n5038), .CLK(n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][5]  ( .D(n5036), .CLK(n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][4]  ( .D(n5035), .CLK(n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][2]  ( .D(n5033), .CLK(n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][7]  ( .D(n4910), .CLK(n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][5]  ( .D(n4908), .CLK(n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][4]  ( .D(n4907), .CLK(n7151), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][2]  ( .D(n4905), .CLK(n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][7]  ( .D(n4782), .CLK(n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][5]  ( .D(n4780), .CLK(n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][4]  ( .D(n4779), .CLK(n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][2]  ( .D(n4777), .CLK(n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][7]  ( .D(n4654), .CLK(n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][5]  ( .D(n4652), .CLK(n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][4]  ( .D(n4651), .CLK(n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][2]  ( .D(n4649), .CLK(n7154), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][7]  ( .D(n6558), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][5]  ( .D(n6556), .CLK(
        n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][4]  ( .D(n6555), .CLK(
        n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][2]  ( .D(n6553), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][7]  ( .D(n6430), .CLK(
        n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][5]  ( .D(n6428), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][4]  ( .D(n6427), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][2]  ( .D(n6425), .CLK(
        n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][7]  ( .D(n6302), .CLK(
        n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][5]  ( .D(n6300), .CLK(
        n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][4]  ( .D(n6299), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][2]  ( .D(n6297), .CLK(
        n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][7]  ( .D(n6174), .CLK(
        n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][5]  ( .D(n6172), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][4]  ( .D(n6171), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][2]  ( .D(n6169), .CLK(
        n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][7]  ( .D(n6046), .CLK(
        n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][5]  ( .D(n6044), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][4]  ( .D(n6043), .CLK(
        n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][2]  ( .D(n6041), .CLK(
        n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][7]  ( .D(n5918), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][5]  ( .D(n5916), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][4]  ( .D(n5915), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][2]  ( .D(n5913), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][7]  ( .D(n5790), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][5]  ( .D(n5788), .CLK(
        n7186), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][4]  ( .D(n5787), .CLK(
        n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][2]  ( .D(n5785), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][7]  ( .D(n5662), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][5]  ( .D(n5660), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][4]  ( .D(n5659), .CLK(
        n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][2]  ( .D(n5657), .CLK(
        n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][7]  ( .D(n5534), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][5]  ( .D(n5532), .CLK(
        n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][4]  ( .D(n5531), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][2]  ( .D(n5529), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][7]  ( .D(n5406), .CLK(
        n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][5]  ( .D(n5404), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][4]  ( .D(n5403), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][2]  ( .D(n5401), .CLK(
        n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][7]  ( .D(n5278), .CLK(n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][5]  ( .D(n5276), .CLK(n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][4]  ( .D(n5275), .CLK(n7195), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][2]  ( .D(n5273), .CLK(n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][7]  ( .D(n5150), .CLK(n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][5]  ( .D(n5148), .CLK(n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][4]  ( .D(n5147), .CLK(n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][2]  ( .D(n5145), .CLK(n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][7]  ( .D(n5022), .CLK(n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][5]  ( .D(n5020), .CLK(n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][4]  ( .D(n5019), .CLK(n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][2]  ( .D(n5017), .CLK(n7188), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][7]  ( .D(n4894), .CLK(n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][5]  ( .D(n4892), .CLK(n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][4]  ( .D(n4891), .CLK(n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][2]  ( .D(n4889), .CLK(n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][7]  ( .D(n4766), .CLK(n7164), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][5]  ( .D(n4764), .CLK(n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][4]  ( .D(n4763), .CLK(n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][2]  ( .D(n4761), .CLK(n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][7]  ( .D(n4638), .CLK(n7189), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][5]  ( .D(n4636), .CLK(n7046), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][4]  ( .D(n4635), .CLK(n6961), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][2]  ( .D(n4633), .CLK(n7103), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][7]  ( .D(n6598), .CLK(
        n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][5]  ( .D(n6596), .CLK(
        n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][4]  ( .D(n6595), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][2]  ( .D(n6593), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][7]  ( .D(n6470), .CLK(
        n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][5]  ( .D(n6468), .CLK(
        n7179), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][4]  ( .D(n6467), .CLK(
        n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][2]  ( .D(n6465), .CLK(
        n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][7]  ( .D(n6342), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][5]  ( .D(n6340), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][4]  ( .D(n6339), .CLK(
        n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][2]  ( .D(n6337), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][7]  ( .D(n6214), .CLK(
        n7187), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][5]  ( .D(n6212), .CLK(
        n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][4]  ( .D(n6211), .CLK(
        n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][2]  ( .D(n6209), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][7]  ( .D(n6086), .CLK(
        n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][5]  ( .D(n6084), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][4]  ( .D(n6083), .CLK(
        n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][2]  ( .D(n6081), .CLK(
        n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][7]  ( .D(n5958), .CLK(
        n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][5]  ( .D(n5956), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][4]  ( .D(n5955), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][2]  ( .D(n5953), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][7]  ( .D(n5830), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][5]  ( .D(n5828), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][4]  ( .D(n5827), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][2]  ( .D(n5825), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][7]  ( .D(n5702), .CLK(
        n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][5]  ( .D(n5700), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][4]  ( .D(n5699), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][2]  ( .D(n5697), .CLK(
        n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][7]  ( .D(n5574), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][5]  ( .D(n5572), .CLK(
        n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][4]  ( .D(n5571), .CLK(
        n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][2]  ( .D(n5569), .CLK(
        n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][7]  ( .D(n5446), .CLK(
        n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][5]  ( .D(n5444), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][4]  ( .D(n5443), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][2]  ( .D(n5441), .CLK(
        n7151), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][7]  ( .D(n5318), .CLK(n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][5]  ( .D(n5316), .CLK(n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][4]  ( .D(n5315), .CLK(n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][2]  ( .D(n5313), .CLK(n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][7]  ( .D(n5190), .CLK(n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][5]  ( .D(n5188), .CLK(n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][4]  ( .D(n5187), .CLK(n7170), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][2]  ( .D(n5185), .CLK(n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][7]  ( .D(n5062), .CLK(n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][5]  ( .D(n5060), .CLK(n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][4]  ( .D(n5059), .CLK(n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][2]  ( .D(n5057), .CLK(n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][7]  ( .D(n4934), .CLK(n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][5]  ( .D(n4932), .CLK(n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][4]  ( .D(n4931), .CLK(n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][2]  ( .D(n4929), .CLK(n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][7]  ( .D(n4806), .CLK(n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][5]  ( .D(n4804), .CLK(n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][4]  ( .D(n4803), .CLK(n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][2]  ( .D(n4801), .CLK(n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][7]  ( .D(n4678), .CLK(n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][5]  ( .D(n4676), .CLK(n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][4]  ( .D(n4675), .CLK(n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][2]  ( .D(n4673), .CLK(n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][7]  ( .D(n6582), .CLK(
        n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][5]  ( .D(n6580), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][4]  ( .D(n6579), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][2]  ( .D(n6577), .CLK(
        n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][7]  ( .D(n6454), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][5]  ( .D(n6452), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][4]  ( .D(n6451), .CLK(
        n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][2]  ( .D(n6449), .CLK(
        n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][7]  ( .D(n6326), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][5]  ( .D(n6324), .CLK(
        n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][4]  ( .D(n6323), .CLK(
        n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][2]  ( .D(n6321), .CLK(
        n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][7]  ( .D(n6198), .CLK(
        n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][5]  ( .D(n6196), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][4]  ( .D(n6195), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][2]  ( .D(n6193), .CLK(
        n7157), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][7]  ( .D(n6070), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][5]  ( .D(n6068), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][4]  ( .D(n6067), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][2]  ( .D(n6065), .CLK(
        n7175), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][7]  ( .D(n5942), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][5]  ( .D(n5940), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][4]  ( .D(n5939), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][2]  ( .D(n5937), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][7]  ( .D(n5814), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][5]  ( .D(n5812), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][4]  ( .D(n5811), .CLK(
        n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][2]  ( .D(n5809), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][7]  ( .D(n5686), .CLK(
        n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][5]  ( .D(n5684), .CLK(
        n7172), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][4]  ( .D(n5683), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][2]  ( .D(n5681), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][7]  ( .D(n5558), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][5]  ( .D(n5556), .CLK(
        n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][4]  ( .D(n5555), .CLK(
        n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][2]  ( .D(n5553), .CLK(
        n7142), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][7]  ( .D(n5430), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][5]  ( .D(n5428), .CLK(
        n7196), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][4]  ( .D(n5427), .CLK(
        n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][2]  ( .D(n5425), .CLK(
        n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][7]  ( .D(n5302), .CLK(n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][5]  ( .D(n5300), .CLK(n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][4]  ( .D(n5299), .CLK(n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][2]  ( .D(n5297), .CLK(n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][7]  ( .D(n5174), .CLK(n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][5]  ( .D(n5172), .CLK(n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][4]  ( .D(n5171), .CLK(n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][2]  ( .D(n5169), .CLK(n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][7]  ( .D(n5046), .CLK(n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][5]  ( .D(n5044), .CLK(n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][4]  ( .D(n5043), .CLK(n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][2]  ( .D(n5041), .CLK(n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][7]  ( .D(n4918), .CLK(n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][5]  ( .D(n4916), .CLK(n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][4]  ( .D(n4915), .CLK(n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][2]  ( .D(n4913), .CLK(n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][7]  ( .D(n4790), .CLK(n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][5]  ( .D(n4788), .CLK(n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][4]  ( .D(n4787), .CLK(n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][2]  ( .D(n4785), .CLK(n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][7]  ( .D(n4662), .CLK(n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][5]  ( .D(n4660), .CLK(n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][4]  ( .D(n4659), .CLK(n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][2]  ( .D(n4657), .CLK(n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][7]  ( .D(n6566), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][5]  ( .D(n6564), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][4]  ( .D(n6563), .CLK(
        n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][2]  ( .D(n6561), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][7]  ( .D(n6438), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][5]  ( .D(n6436), .CLK(
        n7197), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][4]  ( .D(n6435), .CLK(
        n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][2]  ( .D(n6433), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][7]  ( .D(n6310), .CLK(
        n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][5]  ( .D(n6308), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][4]  ( .D(n6307), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][2]  ( .D(n6305), .CLK(
        n7199), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][7]  ( .D(n6182), .CLK(
        n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][5]  ( .D(n6180), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][4]  ( .D(n6179), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][2]  ( .D(n6177), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][7]  ( .D(n6054), .CLK(
        n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][5]  ( .D(n6052), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][4]  ( .D(n6051), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][2]  ( .D(n6049), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][7]  ( .D(n5926), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][5]  ( .D(n5924), .CLK(
        n7152), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][4]  ( .D(n5923), .CLK(
        n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][2]  ( .D(n5921), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][7]  ( .D(n5798), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][5]  ( .D(n5796), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][4]  ( .D(n5795), .CLK(
        n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][2]  ( .D(n5793), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][7]  ( .D(n5670), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][5]  ( .D(n5668), .CLK(
        n7171), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][4]  ( .D(n5667), .CLK(
        n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][2]  ( .D(n5665), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][7]  ( .D(n5542), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][5]  ( .D(n5540), .CLK(
        n7154), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][4]  ( .D(n5539), .CLK(
        n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][2]  ( .D(n5537), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][7]  ( .D(n5414), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][5]  ( .D(n5412), .CLK(
        n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][4]  ( .D(n5411), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][2]  ( .D(n5409), .CLK(
        n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][7]  ( .D(n5286), .CLK(n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][5]  ( .D(n5284), .CLK(n7194), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][4]  ( .D(n5283), .CLK(n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][2]  ( .D(n5281), .CLK(n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][7]  ( .D(n5158), .CLK(n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][5]  ( .D(n5156), .CLK(n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][4]  ( .D(n5155), .CLK(n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][2]  ( .D(n5153), .CLK(n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][7]  ( .D(n5030), .CLK(n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][5]  ( .D(n5028), .CLK(n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][4]  ( .D(n5027), .CLK(n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][2]  ( .D(n5025), .CLK(n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][7]  ( .D(n4902), .CLK(n7143), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][5]  ( .D(n4900), .CLK(n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][4]  ( .D(n4899), .CLK(n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][2]  ( .D(n4897), .CLK(n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][7]  ( .D(n4774), .CLK(n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][5]  ( .D(n4772), .CLK(n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][4]  ( .D(n4771), .CLK(n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][2]  ( .D(n4769), .CLK(n7158), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][7]  ( .D(n4646), .CLK(n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][5]  ( .D(n4644), .CLK(n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][4]  ( .D(n4643), .CLK(n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][2]  ( .D(n4641), .CLK(n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][7]  ( .D(n6550), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][5]  ( .D(n6548), .CLK(
        n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][4]  ( .D(n6547), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][2]  ( .D(n6545), .CLK(
        n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][7]  ( .D(n6422), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][5]  ( .D(n6420), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][4]  ( .D(n6419), .CLK(
        n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][2]  ( .D(n6417), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][7]  ( .D(n6294), .CLK(
        n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][5]  ( .D(n6292), .CLK(
        n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][4]  ( .D(n6291), .CLK(
        n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][2]  ( .D(n6289), .CLK(
        n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][7]  ( .D(n6166), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][5]  ( .D(n6164), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][4]  ( .D(n6163), .CLK(
        n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][2]  ( .D(n6161), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][7]  ( .D(n6038), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][5]  ( .D(n6036), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][4]  ( .D(n6035), .CLK(
        n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][2]  ( .D(n6033), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][7]  ( .D(n5910), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][5]  ( .D(n5908), .CLK(
        n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][4]  ( .D(n5907), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][2]  ( .D(n5905), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][7]  ( .D(n5782), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][5]  ( .D(n5780), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][4]  ( .D(n5779), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][2]  ( .D(n5777), .CLK(
        n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][7]  ( .D(n5654), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][5]  ( .D(n5652), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][4]  ( .D(n5651), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][2]  ( .D(n5649), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][7]  ( .D(n5526), .CLK(
        n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][5]  ( .D(n5524), .CLK(
        n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][4]  ( .D(n5523), .CLK(
        n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][2]  ( .D(n5521), .CLK(
        n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][7]  ( .D(n5398), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][5]  ( .D(n5396), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][4]  ( .D(n5395), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][2]  ( .D(n5393), .CLK(
        n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][7]  ( .D(n5270), .CLK(n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][5]  ( .D(n5268), .CLK(n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][4]  ( .D(n5267), .CLK(n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][2]  ( .D(n5265), .CLK(n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][7]  ( .D(n5142), .CLK(n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][5]  ( .D(n5140), .CLK(n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][4]  ( .D(n5139), .CLK(n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][2]  ( .D(n5137), .CLK(n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][7]  ( .D(n5014), .CLK(n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][5]  ( .D(n5012), .CLK(n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][4]  ( .D(n5011), .CLK(n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][2]  ( .D(n5009), .CLK(n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][7]  ( .D(n4886), .CLK(n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][5]  ( .D(n4884), .CLK(n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][4]  ( .D(n4883), .CLK(n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][2]  ( .D(n4881), .CLK(n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][7]  ( .D(n4758), .CLK(n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][5]  ( .D(n4756), .CLK(n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][4]  ( .D(n4755), .CLK(n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][2]  ( .D(n4753), .CLK(n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][7]  ( .D(n4630), .CLK(n7041), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][7] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][5]  ( .D(n4628), .CLK(n7031), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][5] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][4]  ( .D(n4627), .CLK(n7008), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][4] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][2]  ( .D(n4625), .CLK(n7169), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][2] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][3]  ( .D(n6602), .CLK(
        n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][3]  ( .D(n6594), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][3]  ( .D(n6586), .CLK(
        n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][3]  ( .D(n6578), .CLK(
        n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][3]  ( .D(n6570), .CLK(
        n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][3]  ( .D(n6562), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][3]  ( .D(n6554), .CLK(
        n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][3]  ( .D(n6546), .CLK(
        n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][3]  ( .D(n6538), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][3]  ( .D(n6530), .CLK(
        n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][3]  ( .D(n6522), .CLK(
        n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][3]  ( .D(n6514), .CLK(
        n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][3]  ( .D(n6506), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][3]  ( .D(n6498), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][3]  ( .D(n6490), .CLK(
        n7181), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][3]  ( .D(n6482), .CLK(
        n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][3]  ( .D(n6474), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][3]  ( .D(n6466), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][3]  ( .D(n6458), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][3]  ( .D(n6450), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][3]  ( .D(n6442), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][3]  ( .D(n6434), .CLK(
        n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][3]  ( .D(n6426), .CLK(
        n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][3]  ( .D(n6418), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][3]  ( .D(n6410), .CLK(
        n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][3]  ( .D(n6402), .CLK(
        n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][3]  ( .D(n6394), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][3]  ( .D(n6386), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][3]  ( .D(n6378), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][3]  ( .D(n6370), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][3]  ( .D(n6362), .CLK(
        n7180), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][3]  ( .D(n6354), .CLK(
        n7174), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][3]  ( .D(n6346), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][3]  ( .D(n6338), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][3]  ( .D(n6330), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][3]  ( .D(n6322), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][3]  ( .D(n6314), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][3]  ( .D(n6306), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][3]  ( .D(n6298), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][3]  ( .D(n6290), .CLK(
        n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][3]  ( .D(n6282), .CLK(
        n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][3]  ( .D(n6274), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][3]  ( .D(n6266), .CLK(
        n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][3]  ( .D(n6258), .CLK(
        n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][3]  ( .D(n6250), .CLK(
        n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][3]  ( .D(n6242), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][3]  ( .D(n6234), .CLK(
        n7141), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][3]  ( .D(n6226), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][3]  ( .D(n6218), .CLK(
        n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][3]  ( .D(n6210), .CLK(
        n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][3]  ( .D(n6202), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][3]  ( .D(n6194), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][3]  ( .D(n6186), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][3]  ( .D(n6178), .CLK(
        n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][3]  ( .D(n6170), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][3]  ( .D(n6162), .CLK(
        n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][3]  ( .D(n6154), .CLK(
        n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][3]  ( .D(n6146), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][3]  ( .D(n6138), .CLK(
        n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][3]  ( .D(n6130), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][3]  ( .D(n6122), .CLK(
        n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][3]  ( .D(n6114), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][3]  ( .D(n6106), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][3]  ( .D(n6098), .CLK(
        n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][3]  ( .D(n6090), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][3]  ( .D(n6082), .CLK(
        n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][3]  ( .D(n6074), .CLK(
        n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][3]  ( .D(n6066), .CLK(
        n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][3]  ( .D(n6058), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][3]  ( .D(n6050), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][3]  ( .D(n6042), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][3]  ( .D(n6034), .CLK(
        n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][3]  ( .D(n6026), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][3]  ( .D(n6018), .CLK(
        n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][3]  ( .D(n6010), .CLK(
        n7138), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][3]  ( .D(n6002), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][3]  ( .D(n5994), .CLK(
        n7196), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][3]  ( .D(n5986), .CLK(
        n7117), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][3]  ( .D(n5978), .CLK(
        n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][3]  ( .D(n5970), .CLK(
        n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][3]  ( .D(n5962), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][3]  ( .D(n5954), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][3]  ( .D(n5946), .CLK(
        n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][3]  ( .D(n5938), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][3]  ( .D(n5930), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][3]  ( .D(n5922), .CLK(
        n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][3]  ( .D(n5914), .CLK(
        n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][3]  ( .D(n5906), .CLK(
        n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][3]  ( .D(n5898), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][3]  ( .D(n5890), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][3]  ( .D(n5882), .CLK(
        n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][3]  ( .D(n5874), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][3]  ( .D(n5866), .CLK(
        n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][3]  ( .D(n5858), .CLK(
        n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][3]  ( .D(n5850), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][3]  ( .D(n5842), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][3]  ( .D(n5834), .CLK(
        n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][3]  ( .D(n5826), .CLK(
        n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][3]  ( .D(n5818), .CLK(
        n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][3]  ( .D(n5810), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][3]  ( .D(n5802), .CLK(
        n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][3]  ( .D(n5794), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][3]  ( .D(n5786), .CLK(
        n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][3]  ( .D(n5778), .CLK(
        n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][3]  ( .D(n5770), .CLK(
        n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][3]  ( .D(n5762), .CLK(
        n7164), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][3]  ( .D(n5754), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][3]  ( .D(n5746), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][3]  ( .D(n5738), .CLK(
        n7137), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][3]  ( .D(n5730), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][3]  ( .D(n5722), .CLK(
        n7151), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][3]  ( .D(n5714), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][3]  ( .D(n5706), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][3]  ( .D(n5698), .CLK(
        n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][3]  ( .D(n5690), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][3]  ( .D(n5682), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][3]  ( .D(n5674), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][3]  ( .D(n5666), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][3]  ( .D(n5658), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][3]  ( .D(n5650), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][3]  ( .D(n5642), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][3]  ( .D(n5634), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][3]  ( .D(n5626), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][3]  ( .D(n5618), .CLK(
        n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][3]  ( .D(n5610), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][3]  ( .D(n5602), .CLK(
        n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][3]  ( .D(n5594), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][3]  ( .D(n5586), .CLK(
        n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][3]  ( .D(n5578), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][3]  ( .D(n5570), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][3]  ( .D(n5562), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][3]  ( .D(n5554), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][3]  ( .D(n5546), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][3]  ( .D(n5538), .CLK(
        n7188), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][3]  ( .D(n5530), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][3]  ( .D(n5522), .CLK(
        n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][3]  ( .D(n5514), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][3]  ( .D(n5506), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][3]  ( .D(n5498), .CLK(
        n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][3]  ( .D(n5490), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][3]  ( .D(n5482), .CLK(
        n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][3]  ( .D(n5474), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][3]  ( .D(n5466), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][3]  ( .D(n5458), .CLK(
        n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][3]  ( .D(n5450), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][3]  ( .D(n5442), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][3]  ( .D(n5434), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][3]  ( .D(n5426), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][3]  ( .D(n5418), .CLK(
        n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][3]  ( .D(n5410), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][3]  ( .D(n5402), .CLK(
        n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][3]  ( .D(n5394), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][3]  ( .D(n5386), .CLK(
        n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][3]  ( .D(n5378), .CLK(
        n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][3]  ( .D(n5370), .CLK(
        n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][3]  ( .D(n5362), .CLK(
        n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][3]  ( .D(n5354), .CLK(n7155), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][3]  ( .D(n5346), .CLK(n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][3]  ( .D(n5338), .CLK(n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][3]  ( .D(n5330), .CLK(n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][3]  ( .D(n5322), .CLK(n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][3]  ( .D(n5314), .CLK(n7139), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][3]  ( .D(n5306), .CLK(n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][3]  ( .D(n5298), .CLK(n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][3]  ( .D(n5290), .CLK(n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][3]  ( .D(n5282), .CLK(n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][3]  ( .D(n5274), .CLK(n7194), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][3]  ( .D(n5266), .CLK(n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][3]  ( .D(n5258), .CLK(n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][3]  ( .D(n5250), .CLK(n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][3]  ( .D(n5242), .CLK(n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][3]  ( .D(n5234), .CLK(n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][3]  ( .D(n5226), .CLK(n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][3]  ( .D(n5218), .CLK(n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][3]  ( .D(n5210), .CLK(n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][3]  ( .D(n5202), .CLK(n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][3]  ( .D(n5194), .CLK(n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][3]  ( .D(n5186), .CLK(n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][3]  ( .D(n5178), .CLK(n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][3]  ( .D(n5170), .CLK(n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][3]  ( .D(n5162), .CLK(n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][3]  ( .D(n5154), .CLK(n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][3]  ( .D(n5146), .CLK(n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][3]  ( .D(n5138), .CLK(n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][3]  ( .D(n5130), .CLK(n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][3]  ( .D(n5122), .CLK(n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][3]  ( .D(n5114), .CLK(n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][3]  ( .D(n5106), .CLK(n7160), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][3]  ( .D(n5098), .CLK(n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][3]  ( .D(n5090), .CLK(n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][3]  ( .D(n5082), .CLK(n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][3]  ( .D(n5074), .CLK(n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][3]  ( .D(n5066), .CLK(n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][3]  ( .D(n5058), .CLK(n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][3]  ( .D(n5050), .CLK(n7169), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][3]  ( .D(n5042), .CLK(n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][3]  ( .D(n5034), .CLK(n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][3]  ( .D(n5026), .CLK(n7170), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][3]  ( .D(n5018), .CLK(n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][3]  ( .D(n5010), .CLK(n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][3]  ( .D(n5002), .CLK(n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][3]  ( .D(n4994), .CLK(n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][3]  ( .D(n4986), .CLK(n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][3]  ( .D(n4978), .CLK(n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][3]  ( .D(n4970), .CLK(n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][3]  ( .D(n4962), .CLK(n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][3]  ( .D(n4954), .CLK(n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][3]  ( .D(n4946), .CLK(n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][3]  ( .D(n4938), .CLK(n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][3]  ( .D(n4930), .CLK(n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][3]  ( .D(n4922), .CLK(n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][3]  ( .D(n4914), .CLK(n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][3]  ( .D(n4906), .CLK(
        wb_clk_i), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][3]  ( .D(n4898), .CLK(n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][3]  ( .D(n4890), .CLK(n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][3]  ( .D(n4882), .CLK(n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][3]  ( .D(n4874), .CLK(n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][3]  ( .D(n4866), .CLK(n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][3]  ( .D(n4858), .CLK(n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][3]  ( .D(n4850), .CLK(n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][3]  ( .D(n4842), .CLK(n7153), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][3]  ( .D(n4834), .CLK(n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][3]  ( .D(n4826), .CLK(n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][3]  ( .D(n4818), .CLK(n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][3]  ( .D(n4810), .CLK(n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][3]  ( .D(n4802), .CLK(n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][3]  ( .D(n4794), .CLK(n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][3]  ( .D(n4786), .CLK(n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][3]  ( .D(n4778), .CLK(n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][3]  ( .D(n4770), .CLK(n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][3]  ( .D(n4762), .CLK(n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][3]  ( .D(n4754), .CLK(n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][3]  ( .D(n4746), .CLK(n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][3]  ( .D(n4738), .CLK(n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][3]  ( .D(n4730), .CLK(n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][3]  ( .D(n4722), .CLK(n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][3]  ( .D(n4714), .CLK(n7185), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][3]  ( .D(n4706), .CLK(n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][3]  ( .D(n4698), .CLK(n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][3]  ( .D(n4690), .CLK(n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][3]  ( .D(n4682), .CLK(n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][3]  ( .D(n4674), .CLK(n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][3]  ( .D(n4666), .CLK(n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][3]  ( .D(n4658), .CLK(n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][3]  ( .D(n4650), .CLK(n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][3]  ( .D(n4642), .CLK(n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][3]  ( .D(n4634), .CLK(n6988), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][3]  ( .D(n4626), .CLK(n7041), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][3]  ( .D(n4618), .CLK(n7094), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][3]  ( .D(n4610), .CLK(n6966), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][3]  ( .D(n4602), .CLK(n7000), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][3]  ( .D(n4594), .CLK(n7086), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][3]  ( .D(n4586), .CLK(n7062), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][3]  ( .D(n4578), .CLK(n7176), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][3]  ( .D(n4570), .CLK(n7116), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][3]  ( .D(n4562), .CLK(n7009), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][3] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][1]  ( .D(n6600), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][1]  ( .D(n6592), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][1]  ( .D(n6584), .CLK(
        n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][1]  ( .D(n6576), .CLK(
        n7136), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][1]  ( .D(n6568), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][1]  ( .D(n6560), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][1]  ( .D(n6552), .CLK(
        n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][1]  ( .D(n6544), .CLK(
        n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][1]  ( .D(n6536), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][1]  ( .D(n6528), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][1]  ( .D(n6520), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][1]  ( .D(n6512), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][1]  ( .D(n6504), .CLK(
        n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][1]  ( .D(n6496), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][1]  ( .D(n6488), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][1]  ( .D(n6480), .CLK(
        n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][1]  ( .D(n6472), .CLK(
        n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][1]  ( .D(n6464), .CLK(
        n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][1]  ( .D(n6456), .CLK(
        n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][1]  ( .D(n6448), .CLK(
        n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][1]  ( .D(n6440), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][1]  ( .D(n6432), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][1]  ( .D(n6424), .CLK(
        n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][1]  ( .D(n6416), .CLK(
        n7193), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][1]  ( .D(n6408), .CLK(
        n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][1]  ( .D(n6400), .CLK(
        n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][1]  ( .D(n6392), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][1]  ( .D(n6384), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][1]  ( .D(n6376), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][1]  ( .D(n6368), .CLK(
        n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][1]  ( .D(n6360), .CLK(
        n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][1]  ( .D(n6352), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][1]  ( .D(n6344), .CLK(
        n7184), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][1]  ( .D(n6336), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][1]  ( .D(n6328), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][1]  ( .D(n6320), .CLK(
        n7096), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][1]  ( .D(n6312), .CLK(
        n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][1]  ( .D(n6304), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][1]  ( .D(n6296), .CLK(
        n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][1]  ( .D(n6288), .CLK(
        n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][1]  ( .D(n6280), .CLK(
        n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][1]  ( .D(n6272), .CLK(
        n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][1]  ( .D(n6264), .CLK(
        n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][1]  ( .D(n6256), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][1]  ( .D(n6248), .CLK(
        n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][1]  ( .D(n6240), .CLK(
        n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][1]  ( .D(n6232), .CLK(
        n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][1]  ( .D(n6224), .CLK(
        n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][1]  ( .D(n6216), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][1]  ( .D(n6208), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][1]  ( .D(n6200), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][1]  ( .D(n6192), .CLK(
        n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][1]  ( .D(n6184), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][1]  ( .D(n6176), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][1]  ( .D(n6168), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][1]  ( .D(n6160), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][1]  ( .D(n6152), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][1]  ( .D(n6144), .CLK(
        n7159), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][1]  ( .D(n6136), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][1]  ( .D(n6128), .CLK(
        n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][1]  ( .D(n6120), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][1]  ( .D(n6112), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][1]  ( .D(n6104), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][1]  ( .D(n6096), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][1]  ( .D(n6088), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][1]  ( .D(n6080), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][1]  ( .D(n6072), .CLK(
        n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][1]  ( .D(n6064), .CLK(
        n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][1]  ( .D(n6056), .CLK(
        n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][1]  ( .D(n6048), .CLK(
        n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][1]  ( .D(n6040), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][1]  ( .D(n6032), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][1]  ( .D(n6024), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][1]  ( .D(n6016), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][1]  ( .D(n6008), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][1]  ( .D(n6000), .CLK(
        n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][1]  ( .D(n5992), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][1]  ( .D(n5984), .CLK(
        n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][1]  ( .D(n5976), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][1]  ( .D(n5968), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][1]  ( .D(n5960), .CLK(
        n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][1]  ( .D(n5952), .CLK(
        n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][1]  ( .D(n5944), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][1]  ( .D(n5936), .CLK(
        n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][1]  ( .D(n5928), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][1]  ( .D(n5920), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][1]  ( .D(n5912), .CLK(
        n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][1]  ( .D(n5904), .CLK(
        n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][1]  ( .D(n5896), .CLK(
        n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][1]  ( .D(n5888), .CLK(
        n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][1]  ( .D(n5880), .CLK(
        n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][1]  ( .D(n5872), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][1]  ( .D(n5864), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][1]  ( .D(n5856), .CLK(
        n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][1]  ( .D(n5848), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][1]  ( .D(n5840), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][1]  ( .D(n5832), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][1]  ( .D(n5824), .CLK(
        n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][1]  ( .D(n5816), .CLK(
        n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][1]  ( .D(n5808), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][1]  ( .D(n5800), .CLK(
        n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][1]  ( .D(n5792), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][1]  ( .D(n5784), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][1]  ( .D(n5776), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][1]  ( .D(n5768), .CLK(
        n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][1]  ( .D(n5760), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][1]  ( .D(n5752), .CLK(
        n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][1]  ( .D(n5744), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][1]  ( .D(n5736), .CLK(
        n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][1]  ( .D(n5728), .CLK(
        n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][1]  ( .D(n5720), .CLK(
        n7147), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][1]  ( .D(n5712), .CLK(
        n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][1]  ( .D(n5704), .CLK(
        n7144), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][1]  ( .D(n5696), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][1]  ( .D(n5688), .CLK(
        n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][1]  ( .D(n5680), .CLK(
        n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][1]  ( .D(n5672), .CLK(
        n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][1]  ( .D(n5664), .CLK(
        n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][1]  ( .D(n5656), .CLK(
        n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][1]  ( .D(n5648), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][1]  ( .D(n5640), .CLK(
        n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][1]  ( .D(n5632), .CLK(
        n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][1]  ( .D(n5624), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][1]  ( .D(n5616), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][1]  ( .D(n5608), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][1]  ( .D(n5600), .CLK(
        n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][1]  ( .D(n5592), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][1]  ( .D(n5584), .CLK(
        n7035), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][1]  ( .D(n5576), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][1]  ( .D(n5568), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][1]  ( .D(n5560), .CLK(
        n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][1]  ( .D(n5552), .CLK(
        n7178), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][1]  ( .D(n5544), .CLK(
        n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][1]  ( .D(n5536), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][1]  ( .D(n5528), .CLK(
        n7176), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][1]  ( .D(n5520), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][1]  ( .D(n5512), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][1]  ( .D(n5504), .CLK(
        n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][1]  ( .D(n5496), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][1]  ( .D(n5488), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][1]  ( .D(n5480), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][1]  ( .D(n5472), .CLK(
        n7175), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][1]  ( .D(n5464), .CLK(
        n7031), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][1]  ( .D(n5456), .CLK(
        n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][1]  ( .D(n5448), .CLK(
        n7146), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][1]  ( .D(n5440), .CLK(
        n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][1]  ( .D(n5432), .CLK(
        n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][1]  ( .D(n5424), .CLK(
        n7080), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][1]  ( .D(n5416), .CLK(
        n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][1]  ( .D(n5408), .CLK(
        n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][1]  ( .D(n5400), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][1]  ( .D(n5392), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][1]  ( .D(n5384), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][1]  ( .D(n5376), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][1]  ( .D(n5368), .CLK(
        n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][1]  ( .D(n5360), .CLK(
        n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][1]  ( .D(n5352), .CLK(n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][1]  ( .D(n5344), .CLK(n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][1]  ( .D(n5336), .CLK(n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][1]  ( .D(n5328), .CLK(n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][1]  ( .D(n5320), .CLK(n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][1]  ( .D(n5312), .CLK(n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][1]  ( .D(n5304), .CLK(n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][1]  ( .D(n5296), .CLK(n7162), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][1]  ( .D(n5288), .CLK(n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][1]  ( .D(n5280), .CLK(n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][1]  ( .D(n5272), .CLK(n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][1]  ( .D(n5264), .CLK(n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][1]  ( .D(n5256), .CLK(n7139), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][1]  ( .D(n5248), .CLK(n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][1]  ( .D(n5240), .CLK(n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][1]  ( .D(n5232), .CLK(n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][1]  ( .D(n5224), .CLK(n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][1]  ( .D(n5216), .CLK(n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][1]  ( .D(n5208), .CLK(n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][1]  ( .D(n5200), .CLK(n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][1]  ( .D(n5192), .CLK(n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][1]  ( .D(n5184), .CLK(n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][1]  ( .D(n5176), .CLK(n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][1]  ( .D(n5168), .CLK(n7167), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][1]  ( .D(n5160), .CLK(n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][1]  ( .D(n5152), .CLK(n7150), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][1]  ( .D(n5144), .CLK(n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][1]  ( .D(n5136), .CLK(n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][1]  ( .D(n5128), .CLK(n7062), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][1]  ( .D(n5120), .CLK(n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][1]  ( .D(n5112), .CLK(n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][1]  ( .D(n5104), .CLK(n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][1]  ( .D(n5096), .CLK(n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][1]  ( .D(n5088), .CLK(n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][1]  ( .D(n5080), .CLK(n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][1]  ( .D(n5072), .CLK(n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][1]  ( .D(n5064), .CLK(n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][1]  ( .D(n5056), .CLK(n7197), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][1]  ( .D(n5048), .CLK(n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][1]  ( .D(n5040), .CLK(n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][1]  ( .D(n5032), .CLK(n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][1]  ( .D(n5024), .CLK(n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][1]  ( .D(n5016), .CLK(n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][1]  ( .D(n5008), .CLK(n7180), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][1]  ( .D(n5000), .CLK(n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][1]  ( .D(n4992), .CLK(n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][1]  ( .D(n4984), .CLK(n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][1]  ( .D(n4976), .CLK(n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][1]  ( .D(n4968), .CLK(n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][1]  ( .D(n4960), .CLK(n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][1]  ( .D(n4952), .CLK(n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][1]  ( .D(n4944), .CLK(n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][1]  ( .D(n4936), .CLK(n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][1]  ( .D(n4928), .CLK(n7044), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][1]  ( .D(n4920), .CLK(n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][1]  ( .D(n4912), .CLK(n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][1]  ( .D(n4904), .CLK(n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][1]  ( .D(n4896), .CLK(n7149), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][1]  ( .D(n4888), .CLK(n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][1]  ( .D(n4880), .CLK(n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][1]  ( .D(n4872), .CLK(n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][1]  ( .D(n4864), .CLK(n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][1]  ( .D(n4856), .CLK(n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][1]  ( .D(n4848), .CLK(n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][1]  ( .D(n4840), .CLK(n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][1]  ( .D(n4832), .CLK(n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][1]  ( .D(n4824), .CLK(n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][1]  ( .D(n4816), .CLK(n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][1]  ( .D(n4808), .CLK(n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][1]  ( .D(n4800), .CLK(n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][1]  ( .D(n4792), .CLK(n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][1]  ( .D(n4784), .CLK(n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][1]  ( .D(n4776), .CLK(n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][1]  ( .D(n4768), .CLK(n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][1]  ( .D(n4760), .CLK(n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][1]  ( .D(n4752), .CLK(n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][1]  ( .D(n4744), .CLK(n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][1]  ( .D(n4736), .CLK(n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][1]  ( .D(n4728), .CLK(n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][1]  ( .D(n4720), .CLK(n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][1]  ( .D(n4712), .CLK(n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][1]  ( .D(n4704), .CLK(n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][1]  ( .D(n4696), .CLK(n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][1]  ( .D(n4688), .CLK(n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][1]  ( .D(n4680), .CLK(n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][1]  ( .D(n4672), .CLK(n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][1]  ( .D(n4664), .CLK(n7153), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][1]  ( .D(n4656), .CLK(n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][1]  ( .D(n4648), .CLK(n7165), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][1]  ( .D(n4640), .CLK(n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][1]  ( .D(n4632), .CLK(n7027), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][1]  ( .D(n4624), .CLK(n7067), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][1]  ( .D(n4616), .CLK(n7084), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][1]  ( .D(n4608), .CLK(n7078), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][1]  ( .D(n4600), .CLK(n7045), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][1]  ( .D(n4592), .CLK(n7017), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][1]  ( .D(n4584), .CLK(n7140), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][1]  ( .D(n4576), .CLK(n7028), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][1]  ( .D(n4568), .CLK(n7055), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][1]  ( .D(n4560), .CLK(n7058), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][1] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][6]  ( .D(n6605), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][6]  ( .D(n6597), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][6]  ( .D(n6589), .CLK(
        n6974), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][6]  ( .D(n6581), .CLK(
        n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][6]  ( .D(n6573), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][6]  ( .D(n6565), .CLK(
        n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][6]  ( .D(n6557), .CLK(
        n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][6]  ( .D(n6549), .CLK(
        n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][6]  ( .D(n6541), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][6]  ( .D(n6533), .CLK(
        n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][6]  ( .D(n6525), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][6]  ( .D(n6517), .CLK(
        n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][6]  ( .D(n6509), .CLK(
        n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][6]  ( .D(n6501), .CLK(
        n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][6]  ( .D(n6493), .CLK(
        n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][6]  ( .D(n6485), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][6]  ( .D(n6477), .CLK(
        n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][6]  ( .D(n6469), .CLK(
        n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][6]  ( .D(n6461), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][6]  ( .D(n6453), .CLK(
        n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][6]  ( .D(n6445), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][6]  ( .D(n6437), .CLK(
        n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][6]  ( .D(n6429), .CLK(
        n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][6]  ( .D(n6421), .CLK(
        n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][6]  ( .D(n6413), .CLK(
        n7149), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][6]  ( .D(n6405), .CLK(
        n7193), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][6]  ( .D(n6397), .CLK(
        n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][6]  ( .D(n6389), .CLK(
        n7150), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][6]  ( .D(n6381), .CLK(
        n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][6]  ( .D(n6373), .CLK(
        n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][6]  ( .D(n6365), .CLK(
        n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][6]  ( .D(n6357), .CLK(
        n7177), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][6]  ( .D(n6349), .CLK(
        n7172), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][6]  ( .D(n6341), .CLK(
        n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][6]  ( .D(n6333), .CLK(
        n7054), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][6]  ( .D(n6325), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][6]  ( .D(n6317), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][6]  ( .D(n6309), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][6]  ( .D(n6301), .CLK(
        n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][6]  ( .D(n6293), .CLK(
        n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][6]  ( .D(n6285), .CLK(
        n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][6]  ( .D(n6277), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][6]  ( .D(n6269), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][6]  ( .D(n6261), .CLK(
        n7160), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][6]  ( .D(n6253), .CLK(
        n7150), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][6]  ( .D(n6245), .CLK(
        n7067), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][6]  ( .D(n6237), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][6]  ( .D(n6229), .CLK(
        n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][6]  ( .D(n6221), .CLK(
        n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][6]  ( .D(n6213), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][6]  ( .D(n6205), .CLK(
        n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][6]  ( .D(n6197), .CLK(
        n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][6]  ( .D(n6189), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][6]  ( .D(n6181), .CLK(
        n6972), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][6]  ( .D(n6173), .CLK(
        n7199), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][6]  ( .D(n6165), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][6]  ( .D(n6157), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][6]  ( .D(n6149), .CLK(
        n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][6]  ( .D(n6141), .CLK(
        n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][6]  ( .D(n6133), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][6]  ( .D(n6125), .CLK(
        n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][6]  ( .D(n6117), .CLK(
        n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][6]  ( .D(n6109), .CLK(
        n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][6]  ( .D(n6101), .CLK(
        n7018), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][6]  ( .D(n6093), .CLK(
        n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][6]  ( .D(n6085), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][6]  ( .D(n6077), .CLK(
        n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][6]  ( .D(n6069), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][6]  ( .D(n6061), .CLK(
        n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][6]  ( .D(n6053), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][6]  ( .D(n6045), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][6]  ( .D(n6037), .CLK(
        n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][6]  ( .D(n6029), .CLK(
        n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][6]  ( .D(n6021), .CLK(
        n6994), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][6]  ( .D(n6013), .CLK(
        n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][6]  ( .D(n6005), .CLK(
        n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][6]  ( .D(n5997), .CLK(
        n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][6]  ( .D(n5989), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][6]  ( .D(n5981), .CLK(
        n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][6]  ( .D(n5973), .CLK(
        n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][6]  ( .D(n5965), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][6]  ( .D(n5957), .CLK(
        n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][6]  ( .D(n5949), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][6]  ( .D(n5941), .CLK(
        n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][6]  ( .D(n5933), .CLK(
        n7190), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][6]  ( .D(n5925), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][6]  ( .D(n5917), .CLK(
        n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][6]  ( .D(n5909), .CLK(
        n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][6]  ( .D(n5901), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][6]  ( .D(n5893), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][6]  ( .D(n5885), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][6]  ( .D(n5877), .CLK(
        n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][6]  ( .D(n5869), .CLK(
        n7185), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][6]  ( .D(n5861), .CLK(
        n6980), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][6]  ( .D(n5853), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][6]  ( .D(n5845), .CLK(
        n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][6]  ( .D(n5837), .CLK(
        n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][6]  ( .D(n5829), .CLK(
        n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][6]  ( .D(n5821), .CLK(
        n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][6]  ( .D(n5813), .CLK(
        n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][6]  ( .D(n5805), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][6]  ( .D(n5797), .CLK(
        n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][6]  ( .D(n5789), .CLK(
        n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][6]  ( .D(n5781), .CLK(
        n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][6]  ( .D(n5773), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][6]  ( .D(n5765), .CLK(
        n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][6]  ( .D(n5757), .CLK(
        n7071), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][6]  ( .D(n5749), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][6]  ( .D(n5741), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][6]  ( .D(n5733), .CLK(
        n6970), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][6]  ( .D(n5725), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][6]  ( .D(n5717), .CLK(
        n7148), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][6]  ( .D(n5709), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][6]  ( .D(n5701), .CLK(
        n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][6]  ( .D(n5693), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][6]  ( .D(n5685), .CLK(
        n7081), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][6]  ( .D(n5677), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][6]  ( .D(n5669), .CLK(
        n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][6]  ( .D(n5661), .CLK(
        n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][6]  ( .D(n5653), .CLK(
        n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][6]  ( .D(n5645), .CLK(
        n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][6]  ( .D(n5637), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][6]  ( .D(n5629), .CLK(
        n7051), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][6]  ( .D(n5621), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][6]  ( .D(n5613), .CLK(
        n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][6]  ( .D(n5605), .CLK(
        n7064), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][6]  ( .D(n5597), .CLK(
        n7037), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][6]  ( .D(n5589), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][6]  ( .D(n5581), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][6]  ( .D(n5573), .CLK(
        n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][6]  ( .D(n5565), .CLK(
        n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][6]  ( .D(n5557), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][6]  ( .D(n5549), .CLK(
        n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][6]  ( .D(n5541), .CLK(
        n7111), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][6]  ( .D(n5533), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][6]  ( .D(n5525), .CLK(
        n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][6]  ( .D(n5517), .CLK(
        n6969), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][6]  ( .D(n5509), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][6]  ( .D(n5501), .CLK(
        n7138), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][6]  ( .D(n5493), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][6]  ( .D(n5485), .CLK(
        n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][6]  ( .D(n5477), .CLK(
        n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][6]  ( .D(n5469), .CLK(
        n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][6]  ( .D(n5461), .CLK(
        n7158), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][6]  ( .D(n5453), .CLK(
        n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][6]  ( .D(n5445), .CLK(
        n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][6]  ( .D(n5437), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][6]  ( .D(n5429), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][6]  ( .D(n5421), .CLK(
        n7176), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][6]  ( .D(n5413), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][6]  ( .D(n5405), .CLK(
        n7032), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][6]  ( .D(n5397), .CLK(
        n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][6]  ( .D(n5389), .CLK(
        n7092), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][6]  ( .D(n5381), .CLK(
        n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][6]  ( .D(n5373), .CLK(
        n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][6]  ( .D(n5365), .CLK(
        n7002), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][6]  ( .D(n5357), .CLK(n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][6]  ( .D(n5349), .CLK(n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][6]  ( .D(n5341), .CLK(n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][6]  ( .D(n5333), .CLK(n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][6]  ( .D(n5325), .CLK(n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][6]  ( .D(n5317), .CLK(n7052), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][6]  ( .D(n5309), .CLK(n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][6]  ( .D(n5301), .CLK(n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][6]  ( .D(n5293), .CLK(n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][6]  ( .D(n5285), .CLK(n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][6]  ( .D(n5277), .CLK(n7147), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][6]  ( .D(n5269), .CLK(n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][6]  ( .D(n5261), .CLK(n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][6]  ( .D(n5253), .CLK(n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][6]  ( .D(n5245), .CLK(n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][6]  ( .D(n5237), .CLK(n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][6]  ( .D(n5229), .CLK(n6985), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][6]  ( .D(n5221), .CLK(n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][6]  ( .D(n5213), .CLK(n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][6]  ( .D(n5205), .CLK(n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][6]  ( .D(n5197), .CLK(n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][6]  ( .D(n5189), .CLK(n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][6]  ( .D(n5181), .CLK(n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][6]  ( .D(n5173), .CLK(n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][6]  ( .D(n5165), .CLK(n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][6]  ( .D(n5157), .CLK(n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][6]  ( .D(n5149), .CLK(n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][6]  ( .D(n5141), .CLK(n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][6]  ( .D(n5133), .CLK(n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][6]  ( .D(n5125), .CLK(n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][6]  ( .D(n5117), .CLK(n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][6]  ( .D(n5109), .CLK(n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][6]  ( .D(n5101), .CLK(n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][6]  ( .D(n5093), .CLK(n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][6]  ( .D(n5085), .CLK(n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][6]  ( .D(n5077), .CLK(n7158), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][6]  ( .D(n5069), .CLK(n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][6]  ( .D(n5061), .CLK(n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][6]  ( .D(n5053), .CLK(n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][6]  ( .D(n5045), .CLK(n6973), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][6]  ( .D(n5037), .CLK(n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][6]  ( .D(n5029), .CLK(n7102), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][6]  ( .D(n5021), .CLK(n6967), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][6]  ( .D(n5013), .CLK(n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][6]  ( .D(n5005), .CLK(n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][6]  ( .D(n4997), .CLK(n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][6]  ( .D(n4989), .CLK(n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][6]  ( .D(n4981), .CLK(n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][6]  ( .D(n4973), .CLK(n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][6]  ( .D(n4965), .CLK(n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][6]  ( .D(n4957), .CLK(n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][6]  ( .D(n4949), .CLK(n7005), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][6]  ( .D(n4941), .CLK(n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][6]  ( .D(n4933), .CLK(n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][6]  ( .D(n4925), .CLK(n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][6]  ( .D(n4917), .CLK(n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][6]  ( .D(n4909), .CLK(n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][6]  ( .D(n4901), .CLK(n6977), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][6]  ( .D(n4893), .CLK(n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][6]  ( .D(n4885), .CLK(n7091), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][6]  ( .D(n4877), .CLK(n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][6]  ( .D(n4869), .CLK(n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][6]  ( .D(n4861), .CLK(n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][6]  ( .D(n4853), .CLK(n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][6]  ( .D(n4845), .CLK(n6986), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][6]  ( .D(n4837), .CLK(n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][6]  ( .D(n4829), .CLK(n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][6]  ( .D(n4821), .CLK(n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][6]  ( .D(n4813), .CLK(n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][6]  ( .D(n4805), .CLK(n7103), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][6]  ( .D(n4797), .CLK(n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][6]  ( .D(n4789), .CLK(n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][6]  ( .D(n4781), .CLK(n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][6]  ( .D(n4773), .CLK(n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][6]  ( .D(n4765), .CLK(n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][6]  ( .D(n4757), .CLK(n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][6]  ( .D(n4749), .CLK(n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][6]  ( .D(n4741), .CLK(n7106), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][6]  ( .D(n4733), .CLK(n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][6]  ( .D(n4725), .CLK(n7105), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][6]  ( .D(n4717), .CLK(n7045), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][6]  ( .D(n4709), .CLK(n7114), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][6]  ( .D(n4701), .CLK(n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][6]  ( .D(n4693), .CLK(n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][6]  ( .D(n4685), .CLK(n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][6]  ( .D(n4677), .CLK(n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][6]  ( .D(n4669), .CLK(n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][6]  ( .D(n4661), .CLK(n7155), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][6]  ( .D(n4653), .CLK(n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][6]  ( .D(n4645), .CLK(n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][6]  ( .D(n4637), .CLK(n6973), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][6]  ( .D(n4629), .CLK(n7177), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][6]  ( .D(n4621), .CLK(n7000), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][6]  ( .D(n4613), .CLK(n7044), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][6]  ( .D(n4605), .CLK(n7051), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][6]  ( .D(n4597), .CLK(n7033), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][6]  ( .D(n4589), .CLK(n7031), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][6]  ( .D(n4581), .CLK(n7093), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][6]  ( .D(n4573), .CLK(n6998), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][6]  ( .D(n4565), .CLK(n7076), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][6] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[255][0]  ( .D(n6607), .CLK(
        n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[255][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[254][0]  ( .D(n6599), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[254][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[253][0]  ( .D(n6591), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[253][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[252][0]  ( .D(n6583), .CLK(
        n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[252][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[251][0]  ( .D(n6575), .CLK(
        n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[251][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[250][0]  ( .D(n6567), .CLK(
        n6966), .Q(\oc8051_ram_top1/oc8051_idata/buff[250][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[249][0]  ( .D(n6559), .CLK(
        n7043), .Q(\oc8051_ram_top1/oc8051_idata/buff[249][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[248][0]  ( .D(n6551), .CLK(
        n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[248][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[247][0]  ( .D(n6543), .CLK(
        n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[247][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[246][0]  ( .D(n6535), .CLK(
        n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[246][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[245][0]  ( .D(n6527), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[245][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[244][0]  ( .D(n6519), .CLK(
        n6963), .Q(\oc8051_ram_top1/oc8051_idata/buff[244][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[243][0]  ( .D(n6511), .CLK(
        n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[243][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[242][0]  ( .D(n6503), .CLK(
        n7001), .Q(\oc8051_ram_top1/oc8051_idata/buff[242][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[241][0]  ( .D(n6495), .CLK(
        n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[241][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[240][0]  ( .D(n6487), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[240][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[239][0]  ( .D(n6479), .CLK(
        n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[239][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[238][0]  ( .D(n6471), .CLK(
        n7174), .Q(\oc8051_ram_top1/oc8051_idata/buff[238][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[237][0]  ( .D(n6463), .CLK(
        n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[237][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[236][0]  ( .D(n6455), .CLK(
        n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[236][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[235][0]  ( .D(n6447), .CLK(
        n6960), .Q(\oc8051_ram_top1/oc8051_idata/buff[235][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[234][0]  ( .D(n6439), .CLK(
        n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[234][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[233][0]  ( .D(n6431), .CLK(
        n7115), .Q(\oc8051_ram_top1/oc8051_idata/buff[233][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[232][0]  ( .D(n6423), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[232][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[231][0]  ( .D(n6415), .CLK(
        n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[231][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[230][0]  ( .D(n6407), .CLK(
        n7198), .Q(\oc8051_ram_top1/oc8051_idata/buff[230][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[229][0]  ( .D(n6399), .CLK(
        n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[229][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[228][0]  ( .D(n6391), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[228][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[227][0]  ( .D(n6383), .CLK(
        n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[227][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[226][0]  ( .D(n6375), .CLK(
        n7136), .Q(\oc8051_ram_top1/oc8051_idata/buff[226][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[225][0]  ( .D(n6367), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[225][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[224][0]  ( .D(n6359), .CLK(
        n7058), .Q(\oc8051_ram_top1/oc8051_idata/buff[224][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[223][0]  ( .D(n6351), .CLK(
        n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[223][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[222][0]  ( .D(n6343), .CLK(
        n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[222][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[221][0]  ( .D(n6335), .CLK(
        n7066), .Q(\oc8051_ram_top1/oc8051_idata/buff[221][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[220][0]  ( .D(n6327), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[220][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[219][0]  ( .D(n6319), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[219][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[218][0]  ( .D(n6311), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[218][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[217][0]  ( .D(n6303), .CLK(
        n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[217][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[216][0]  ( .D(n6295), .CLK(
        n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[216][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[215][0]  ( .D(n6287), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[215][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[214][0]  ( .D(n6279), .CLK(
        n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[214][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[213][0]  ( .D(n6271), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[213][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[212][0]  ( .D(n6263), .CLK(
        n7025), .Q(\oc8051_ram_top1/oc8051_idata/buff[212][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[211][0]  ( .D(n6255), .CLK(
        n6976), .Q(\oc8051_ram_top1/oc8051_idata/buff[211][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[210][0]  ( .D(n6247), .CLK(
        n7074), .Q(\oc8051_ram_top1/oc8051_idata/buff[210][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[209][0]  ( .D(n6239), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[209][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[208][0]  ( .D(n6231), .CLK(
        n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[208][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[207][0]  ( .D(n6223), .CLK(
        n7068), .Q(\oc8051_ram_top1/oc8051_idata/buff[207][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[206][0]  ( .D(n6215), .CLK(
        n6962), .Q(\oc8051_ram_top1/oc8051_idata/buff[206][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[205][0]  ( .D(n6207), .CLK(
        n7116), .Q(\oc8051_ram_top1/oc8051_idata/buff[205][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[204][0]  ( .D(n6199), .CLK(
        n7087), .Q(\oc8051_ram_top1/oc8051_idata/buff[204][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[203][0]  ( .D(n6191), .CLK(
        n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[203][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[202][0]  ( .D(n6183), .CLK(
        n7020), .Q(\oc8051_ram_top1/oc8051_idata/buff[202][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[201][0]  ( .D(n6175), .CLK(
        n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[201][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[200][0]  ( .D(n6167), .CLK(
        n6978), .Q(\oc8051_ram_top1/oc8051_idata/buff[200][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[199][0]  ( .D(n6159), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[199][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[198][0]  ( .D(n6151), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[198][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[197][0]  ( .D(n6143), .CLK(
        n7029), .Q(\oc8051_ram_top1/oc8051_idata/buff[197][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[196][0]  ( .D(n6135), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[196][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[195][0]  ( .D(n6127), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[195][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[194][0]  ( .D(n6119), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[194][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[193][0]  ( .D(n6111), .CLK(
        n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[193][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[192][0]  ( .D(n6103), .CLK(
        n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[192][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[191][0]  ( .D(n6095), .CLK(
        n7184), .Q(\oc8051_ram_top1/oc8051_idata/buff[191][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[190][0]  ( .D(n6087), .CLK(
        n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[190][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[189][0]  ( .D(n6079), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[189][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[188][0]  ( .D(n6071), .CLK(
        n6995), .Q(\oc8051_ram_top1/oc8051_idata/buff[188][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[187][0]  ( .D(n6063), .CLK(
        n7078), .Q(\oc8051_ram_top1/oc8051_idata/buff[187][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[186][0]  ( .D(n6055), .CLK(
        n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[186][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[185][0]  ( .D(n6047), .CLK(
        n7061), .Q(\oc8051_ram_top1/oc8051_idata/buff[185][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[184][0]  ( .D(n6039), .CLK(
        n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[184][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[183][0]  ( .D(n6031), .CLK(
        n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[183][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[182][0]  ( .D(n6023), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[182][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[181][0]  ( .D(n6015), .CLK(
        n7000), .Q(\oc8051_ram_top1/oc8051_idata/buff[181][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[180][0]  ( .D(n6007), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[180][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[179][0]  ( .D(n5999), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[179][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[178][0]  ( .D(n5991), .CLK(
        n6996), .Q(\oc8051_ram_top1/oc8051_idata/buff[178][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[177][0]  ( .D(n5983), .CLK(
        n6961), .Q(\oc8051_ram_top1/oc8051_idata/buff[177][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[176][0]  ( .D(n5975), .CLK(
        n6991), .Q(\oc8051_ram_top1/oc8051_idata/buff[176][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[175][0]  ( .D(n5967), .CLK(
        n7084), .Q(\oc8051_ram_top1/oc8051_idata/buff[175][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[174][0]  ( .D(n5959), .CLK(
        n7015), .Q(\oc8051_ram_top1/oc8051_idata/buff[174][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[173][0]  ( .D(n5951), .CLK(
        n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[173][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[172][0]  ( .D(n5943), .CLK(
        n7023), .Q(\oc8051_ram_top1/oc8051_idata/buff[172][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[171][0]  ( .D(n5935), .CLK(
        n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[171][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[170][0]  ( .D(n5927), .CLK(
        n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[170][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[169][0]  ( .D(n5919), .CLK(
        n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[169][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[168][0]  ( .D(n5911), .CLK(
        n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[168][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[167][0]  ( .D(n5903), .CLK(
        n6992), .Q(\oc8051_ram_top1/oc8051_idata/buff[167][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[166][0]  ( .D(n5895), .CLK(
        n7195), .Q(\oc8051_ram_top1/oc8051_idata/buff[166][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[165][0]  ( .D(n5887), .CLK(
        n7072), .Q(\oc8051_ram_top1/oc8051_idata/buff[165][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[164][0]  ( .D(n5879), .CLK(
        n6993), .Q(\oc8051_ram_top1/oc8051_idata/buff[164][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[163][0]  ( .D(n5871), .CLK(
        n7042), .Q(\oc8051_ram_top1/oc8051_idata/buff[163][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[162][0]  ( .D(n5863), .CLK(
        n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[162][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[161][0]  ( .D(n5855), .CLK(
        n7014), .Q(\oc8051_ram_top1/oc8051_idata/buff[161][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[160][0]  ( .D(n5847), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[160][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[159][0]  ( .D(n5839), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[159][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[158][0]  ( .D(n5831), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[158][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[157][0]  ( .D(n5823), .CLK(
        n7090), .Q(\oc8051_ram_top1/oc8051_idata/buff[157][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[156][0]  ( .D(n5815), .CLK(
        n7153), .Q(\oc8051_ram_top1/oc8051_idata/buff[156][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[155][0]  ( .D(n5807), .CLK(
        n7110), .Q(\oc8051_ram_top1/oc8051_idata/buff[155][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[154][0]  ( .D(n5799), .CLK(
        n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[154][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[153][0]  ( .D(n5791), .CLK(
        n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[153][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[152][0]  ( .D(n5783), .CLK(
        n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[152][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[151][0]  ( .D(n5775), .CLK(
        n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[151][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[150][0]  ( .D(n5767), .CLK(
        n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[150][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[149][0]  ( .D(n5759), .CLK(
        n6997), .Q(\oc8051_ram_top1/oc8051_idata/buff[149][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[148][0]  ( .D(n5751), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[148][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[147][0]  ( .D(n5743), .CLK(
        n6999), .Q(\oc8051_ram_top1/oc8051_idata/buff[147][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[146][0]  ( .D(n5735), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[146][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[145][0]  ( .D(n5727), .CLK(
        n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[145][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[144][0]  ( .D(n5719), .CLK(
        n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[144][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[143][0]  ( .D(n5711), .CLK(
        n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[143][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[142][0]  ( .D(n5703), .CLK(
        n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[142][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[141][0]  ( .D(n5695), .CLK(
        n7013), .Q(\oc8051_ram_top1/oc8051_idata/buff[141][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[140][0]  ( .D(n5687), .CLK(
        n7079), .Q(\oc8051_ram_top1/oc8051_idata/buff[140][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[139][0]  ( .D(n5679), .CLK(
        n7048), .Q(\oc8051_ram_top1/oc8051_idata/buff[139][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[138][0]  ( .D(n5671), .CLK(
        n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[138][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[137][0]  ( .D(n5663), .CLK(
        n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[137][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[136][0]  ( .D(n5655), .CLK(
        n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[136][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[135][0]  ( .D(n5647), .CLK(
        n7112), .Q(\oc8051_ram_top1/oc8051_idata/buff[135][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[134][0]  ( .D(n5639), .CLK(
        n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[134][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[133][0]  ( .D(n5631), .CLK(
        n7070), .Q(\oc8051_ram_top1/oc8051_idata/buff[133][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[132][0]  ( .D(n5623), .CLK(
        n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[132][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[131][0]  ( .D(n5615), .CLK(
        n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[131][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[130][0]  ( .D(n5607), .CLK(
        n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[130][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[129][0]  ( .D(n5599), .CLK(
        n7187), .Q(\oc8051_ram_top1/oc8051_idata/buff[129][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[128][0]  ( .D(n5591), .CLK(
        n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[128][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[127][0]  ( .D(n5583), .CLK(
        n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[127][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[126][0]  ( .D(n5575), .CLK(
        n7036), .Q(\oc8051_ram_top1/oc8051_idata/buff[126][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[125][0]  ( .D(n5567), .CLK(
        n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[125][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[124][0]  ( .D(n5559), .CLK(
        n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[124][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[123][0]  ( .D(n5551), .CLK(
        n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[123][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[122][0]  ( .D(n5543), .CLK(
        n7026), .Q(\oc8051_ram_top1/oc8051_idata/buff[122][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[121][0]  ( .D(n5535), .CLK(
        n7093), .Q(\oc8051_ram_top1/oc8051_idata/buff[121][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[120][0]  ( .D(n5527), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[120][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[119][0]  ( .D(n5519), .CLK(
        n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[119][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[118][0]  ( .D(n5511), .CLK(
        n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[118][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[117][0]  ( .D(n5503), .CLK(
        n7039), .Q(\oc8051_ram_top1/oc8051_idata/buff[117][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[116][0]  ( .D(n5495), .CLK(
        n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[116][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[115][0]  ( .D(n5487), .CLK(
        n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[115][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[114][0]  ( .D(n5479), .CLK(
        n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[114][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[113][0]  ( .D(n5471), .CLK(
        n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[113][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[112][0]  ( .D(n5463), .CLK(
        n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[112][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[111][0]  ( .D(n5455), .CLK(
        n6968), .Q(\oc8051_ram_top1/oc8051_idata/buff[111][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[110][0]  ( .D(n5447), .CLK(
        n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[110][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[109][0]  ( .D(n5439), .CLK(
        n7069), .Q(\oc8051_ram_top1/oc8051_idata/buff[109][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[108][0]  ( .D(n5431), .CLK(
        n7168), .Q(\oc8051_ram_top1/oc8051_idata/buff[108][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[107][0]  ( .D(n5423), .CLK(
        n7053), .Q(\oc8051_ram_top1/oc8051_idata/buff[107][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[106][0]  ( .D(n5415), .CLK(
        n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[106][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[105][0]  ( .D(n5407), .CLK(
        n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[105][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[104][0]  ( .D(n5399), .CLK(
        n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[104][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[103][0]  ( .D(n5391), .CLK(
        n7047), .Q(\oc8051_ram_top1/oc8051_idata/buff[103][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[102][0]  ( .D(n5383), .CLK(
        n6971), .Q(\oc8051_ram_top1/oc8051_idata/buff[102][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[101][0]  ( .D(n5375), .CLK(
        n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[101][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[100][0]  ( .D(n5367), .CLK(
        n6998), .Q(\oc8051_ram_top1/oc8051_idata/buff[100][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[99][0]  ( .D(n5359), .CLK(n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[99][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[98][0]  ( .D(n5351), .CLK(n7198), .Q(\oc8051_ram_top1/oc8051_idata/buff[98][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[97][0]  ( .D(n5343), .CLK(n7010), .Q(\oc8051_ram_top1/oc8051_idata/buff[97][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[96][0]  ( .D(n5335), .CLK(n7063), .Q(\oc8051_ram_top1/oc8051_idata/buff[96][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[95][0]  ( .D(n5327), .CLK(n7086), .Q(\oc8051_ram_top1/oc8051_idata/buff[95][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[94][0]  ( .D(n5319), .CLK(n7108), .Q(\oc8051_ram_top1/oc8051_idata/buff[94][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[93][0]  ( .D(n5311), .CLK(n7077), .Q(\oc8051_ram_top1/oc8051_idata/buff[93][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[92][0]  ( .D(n5303), .CLK(n7059), .Q(\oc8051_ram_top1/oc8051_idata/buff[92][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[91][0]  ( .D(n5295), .CLK(n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[91][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[90][0]  ( .D(n5287), .CLK(n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[90][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[89][0]  ( .D(n5279), .CLK(n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[89][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[88][0]  ( .D(n5271), .CLK(n6983), .Q(\oc8051_ram_top1/oc8051_idata/buff[88][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[87][0]  ( .D(n5263), .CLK(n7192), .Q(\oc8051_ram_top1/oc8051_idata/buff[87][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[86][0]  ( .D(n5255), .CLK(n7019), .Q(\oc8051_ram_top1/oc8051_idata/buff[86][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[85][0]  ( .D(n5247), .CLK(n7007), .Q(\oc8051_ram_top1/oc8051_idata/buff[85][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[84][0]  ( .D(n5239), .CLK(n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[84][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[83][0]  ( .D(n5231), .CLK(n7179), .Q(\oc8051_ram_top1/oc8051_idata/buff[83][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[82][0]  ( .D(n5223), .CLK(n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[82][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[81][0]  ( .D(n5215), .CLK(n7040), .Q(\oc8051_ram_top1/oc8051_idata/buff[81][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[80][0]  ( .D(n5207), .CLK(n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[80][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[79][0]  ( .D(n5199), .CLK(n7098), .Q(\oc8051_ram_top1/oc8051_idata/buff[79][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[78][0]  ( .D(n5191), .CLK(n7085), .Q(\oc8051_ram_top1/oc8051_idata/buff[78][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[77][0]  ( .D(n5183), .CLK(n7055), .Q(\oc8051_ram_top1/oc8051_idata/buff[77][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[76][0]  ( .D(n5175), .CLK(n6979), .Q(\oc8051_ram_top1/oc8051_idata/buff[76][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[75][0]  ( .D(n5167), .CLK(n7041), .Q(\oc8051_ram_top1/oc8051_idata/buff[75][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[74][0]  ( .D(n5159), .CLK(n7082), .Q(\oc8051_ram_top1/oc8051_idata/buff[74][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[73][0]  ( .D(n5151), .CLK(n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[73][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[72][0]  ( .D(n5143), .CLK(n7022), .Q(\oc8051_ram_top1/oc8051_idata/buff[72][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[71][0]  ( .D(n5135), .CLK(n7060), .Q(\oc8051_ram_top1/oc8051_idata/buff[71][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[70][0]  ( .D(n5127), .CLK(n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[70][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[69][0]  ( .D(n5119), .CLK(n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[69][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[68][0]  ( .D(n5111), .CLK(n7083), .Q(\oc8051_ram_top1/oc8051_idata/buff[68][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[67][0]  ( .D(n5103), .CLK(n7016), .Q(\oc8051_ram_top1/oc8051_idata/buff[67][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[66][0]  ( .D(n5095), .CLK(n7012), .Q(\oc8051_ram_top1/oc8051_idata/buff[66][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[65][0]  ( .D(n5087), .CLK(n7095), .Q(\oc8051_ram_top1/oc8051_idata/buff[65][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[64][0]  ( .D(n5079), .CLK(n6987), .Q(\oc8051_ram_top1/oc8051_idata/buff[64][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[63][0]  ( .D(n5071), .CLK(n7028), .Q(\oc8051_ram_top1/oc8051_idata/buff[63][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[62][0]  ( .D(n5063), .CLK(n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[62][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[61][0]  ( .D(n5055), .CLK(n7008), .Q(\oc8051_ram_top1/oc8051_idata/buff[61][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[60][0]  ( .D(n5047), .CLK(n7034), .Q(\oc8051_ram_top1/oc8051_idata/buff[60][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[59][0]  ( .D(n5039), .CLK(n6982), .Q(\oc8051_ram_top1/oc8051_idata/buff[59][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[58][0]  ( .D(n5031), .CLK(n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[58][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[57][0]  ( .D(n5023), .CLK(n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[57][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[56][0]  ( .D(n5015), .CLK(n7107), .Q(\oc8051_ram_top1/oc8051_idata/buff[56][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[55][0]  ( .D(n5007), .CLK(n7004), .Q(\oc8051_ram_top1/oc8051_idata/buff[55][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[54][0]  ( .D(n4999), .CLK(n6964), .Q(\oc8051_ram_top1/oc8051_idata/buff[54][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[53][0]  ( .D(n4991), .CLK(n7030), .Q(\oc8051_ram_top1/oc8051_idata/buff[53][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[52][0]  ( .D(n4983), .CLK(n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[52][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[51][0]  ( .D(n4975), .CLK(n7033), .Q(\oc8051_ram_top1/oc8051_idata/buff[51][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[50][0]  ( .D(n4967), .CLK(n6959), .Q(\oc8051_ram_top1/oc8051_idata/buff[50][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[49][0]  ( .D(n4959), .CLK(n6989), .Q(\oc8051_ram_top1/oc8051_idata/buff[49][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[48][0]  ( .D(n4951), .CLK(n6975), .Q(\oc8051_ram_top1/oc8051_idata/buff[48][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[47][0]  ( .D(n4943), .CLK(n7076), .Q(\oc8051_ram_top1/oc8051_idata/buff[47][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[46][0]  ( .D(n4935), .CLK(n7011), .Q(\oc8051_ram_top1/oc8051_idata/buff[46][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[45][0]  ( .D(n4927), .CLK(n7017), .Q(\oc8051_ram_top1/oc8051_idata/buff[45][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[44][0]  ( .D(n4919), .CLK(n6988), .Q(\oc8051_ram_top1/oc8051_idata/buff[44][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[43][0]  ( .D(n4911), .CLK(n7049), .Q(\oc8051_ram_top1/oc8051_idata/buff[43][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[42][0]  ( .D(n4903), .CLK(n7027), .Q(\oc8051_ram_top1/oc8051_idata/buff[42][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[41][0]  ( .D(n4895), .CLK(n6990), .Q(\oc8051_ram_top1/oc8051_idata/buff[41][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[40][0]  ( .D(n4887), .CLK(n7142), .Q(\oc8051_ram_top1/oc8051_idata/buff[40][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[39][0]  ( .D(n4879), .CLK(n7097), .Q(\oc8051_ram_top1/oc8051_idata/buff[39][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[38][0]  ( .D(n4871), .CLK(n7094), .Q(\oc8051_ram_top1/oc8051_idata/buff[38][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[37][0]  ( .D(n4863), .CLK(n7009), .Q(\oc8051_ram_top1/oc8051_idata/buff[37][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[36][0]  ( .D(n4855), .CLK(n7038), .Q(\oc8051_ram_top1/oc8051_idata/buff[36][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[35][0]  ( .D(n4847), .CLK(n7003), .Q(\oc8051_ram_top1/oc8051_idata/buff[35][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[34][0]  ( .D(n4839), .CLK(n7089), .Q(\oc8051_ram_top1/oc8051_idata/buff[34][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[33][0]  ( .D(n4831), .CLK(n7057), .Q(\oc8051_ram_top1/oc8051_idata/buff[33][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[32][0]  ( .D(n4823), .CLK(n7100), .Q(\oc8051_ram_top1/oc8051_idata/buff[32][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[31][0]  ( .D(n4815), .CLK(n7050), .Q(\oc8051_ram_top1/oc8051_idata/buff[31][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[30][0]  ( .D(n4807), .CLK(n7113), .Q(\oc8051_ram_top1/oc8051_idata/buff[30][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[29][0]  ( .D(n4799), .CLK(n7088), .Q(\oc8051_ram_top1/oc8051_idata/buff[29][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[28][0]  ( .D(n4791), .CLK(n6981), .Q(\oc8051_ram_top1/oc8051_idata/buff[28][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[27][0]  ( .D(n4783), .CLK(n7075), .Q(\oc8051_ram_top1/oc8051_idata/buff[27][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[26][0]  ( .D(n4775), .CLK(n6984), .Q(\oc8051_ram_top1/oc8051_idata/buff[26][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[25][0]  ( .D(n4767), .CLK(n7099), .Q(\oc8051_ram_top1/oc8051_idata/buff[25][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[24][0]  ( .D(n4759), .CLK(n7046), .Q(\oc8051_ram_top1/oc8051_idata/buff[24][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[23][0]  ( .D(n4751), .CLK(n7073), .Q(\oc8051_ram_top1/oc8051_idata/buff[23][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[22][0]  ( .D(n4743), .CLK(n7146), .Q(\oc8051_ram_top1/oc8051_idata/buff[22][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[21][0]  ( .D(n4735), .CLK(n7192), .Q(\oc8051_ram_top1/oc8051_idata/buff[21][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[20][0]  ( .D(n4727), .CLK(n7148), .Q(\oc8051_ram_top1/oc8051_idata/buff[20][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[19][0]  ( .D(n4719), .CLK(n7024), .Q(\oc8051_ram_top1/oc8051_idata/buff[19][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[18][0]  ( .D(n4711), .CLK(n6965), .Q(\oc8051_ram_top1/oc8051_idata/buff[18][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[17][0]  ( .D(n4703), .CLK(n7104), .Q(\oc8051_ram_top1/oc8051_idata/buff[17][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[16][0]  ( .D(n4695), .CLK(n7006), .Q(\oc8051_ram_top1/oc8051_idata/buff[16][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[15][0]  ( .D(n4687), .CLK(n7101), .Q(\oc8051_ram_top1/oc8051_idata/buff[15][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[14][0]  ( .D(n4679), .CLK(n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[14][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[13][0]  ( .D(n4671), .CLK(n7056), .Q(\oc8051_ram_top1/oc8051_idata/buff[13][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[12][0]  ( .D(n4663), .CLK(n7065), .Q(\oc8051_ram_top1/oc8051_idata/buff[12][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[11][0]  ( .D(n4655), .CLK(n7021), .Q(\oc8051_ram_top1/oc8051_idata/buff[11][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[10][0]  ( .D(n4647), .CLK(n7109), .Q(\oc8051_ram_top1/oc8051_idata/buff[10][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[9][0]  ( .D(n4639), .CLK(n7062), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[9][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[8][0]  ( .D(n4631), .CLK(n7116), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[8][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[7][0]  ( .D(n4623), .CLK(n7042), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[7][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[6][0]  ( .D(n4615), .CLK(n7011), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[6][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[5][0]  ( .D(n4607), .CLK(n6972), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[5][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[4][0]  ( .D(n4599), .CLK(n7016), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[4][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[3][0]  ( .D(n4591), .CLK(n6989), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[3][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[2][0]  ( .D(n4583), .CLK(n7041), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[2][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[1][0]  ( .D(n4575), .CLK(n6973), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[1][0] ) );
  DFFX1 \oc8051_ram_top1/oc8051_idata/buff_reg[0][0]  ( .D(n4567), .CLK(n7063), 
        .Q(\oc8051_ram_top1/oc8051_idata/buff[0][0] ) );
  DFFASX1 \oc8051_decoder1/mem_act_reg[2]  ( .D(\oc8051_decoder1/N2368 ), 
        .CLK(n7118), .SETB(n12078), .Q(mem_act[2]) );
  DFFASX1 \oc8051_decoder1/mem_act_reg[1]  ( .D(\oc8051_decoder1/N2367 ), 
        .CLK(n7120), .SETB(n12079), .Q(mem_act[1]) );
  DFFASX1 \oc8051_decoder1/mem_act_reg[0]  ( .D(\oc8051_decoder1/N2366 ), 
        .CLK(n7119), .SETB(n6813), .Q(mem_act[0]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[0]  ( .D(n4543), .CLK(n7119), 
        .SETB(n12079), .Q(p3_o[0]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[1]  ( .D(n4542), .CLK(n7118), 
        .SETB(n12077), .Q(p3_o[1]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[2]  ( .D(n4541), .CLK(n7119), 
        .SETB(n6812), .Q(p3_o[2]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[3]  ( .D(n4540), .CLK(n7118), 
        .SETB(n12079), .Q(p3_o[3]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[4]  ( .D(n4539), .CLK(n7118), 
        .SETB(n12079), .Q(p3_o[4]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[5]  ( .D(n4538), .CLK(n7119), 
        .SETB(n6817), .Q(p3_o[5]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[6]  ( .D(n4537), .CLK(n7117), 
        .SETB(n12077), .Q(p3_o[6]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p3_out_reg[7]  ( .D(n4536), .CLK(n7119), 
        .SETB(n12079), .Q(p3_o[7]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[0]  ( .D(n4535), .CLK(n7120), 
        .SETB(n12079), .Q(p2_o[0]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[1]  ( .D(n4534), .CLK(n7118), 
        .SETB(n6818), .Q(p2_o[1]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[2]  ( .D(n4533), .CLK(n7119), 
        .SETB(n12079), .Q(p2_o[2]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[3]  ( .D(n4532), .CLK(n7120), 
        .SETB(n12078), .Q(p2_o[3]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[4]  ( .D(n4531), .CLK(n7118), 
        .SETB(n6807), .Q(p2_o[4]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[5]  ( .D(n4530), .CLK(n7118), 
        .SETB(n12078), .Q(p2_o[5]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[6]  ( .D(n4529), .CLK(n7117), 
        .SETB(n6813), .Q(p2_o[6]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p2_out_reg[7]  ( .D(n4528), .CLK(n7118), 
        .SETB(n12074), .Q(p2_o[7]) );
  DFFASX1 \oc8051_sfr1/oc8051_sp1/sp_reg[0]  ( .D(n11947), .CLK(n7120), .SETB(
        n6811), .Q(\oc8051_sfr1/oc8051_sp1/sp [0]), .QN(n12071) );
  DFFASX1 \oc8051_sfr1/oc8051_sp1/sp_reg[1]  ( .D(n11948), .CLK(n7120), .SETB(
        n6817), .Q(\oc8051_sfr1/oc8051_sp1/sp [1]) );
  DFFASX1 \oc8051_sfr1/oc8051_sp1/sp_reg[2]  ( .D(n11949), .CLK(n7120), .SETB(
        n12079), .Q(\oc8051_sfr1/oc8051_sp1/sp [2]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[0]  ( .D(n4551), .CLK(n7117), 
        .SETB(n12074), .Q(p0_o[0]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[1]  ( .D(n4550), .CLK(n7119), 
        .SETB(n12076), .Q(p0_o[1]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[2]  ( .D(n4549), .CLK(n7117), 
        .SETB(n12075), .Q(p0_o[2]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[3]  ( .D(n4548), .CLK(n7119), 
        .SETB(n6806), .Q(p0_o[3]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[4]  ( .D(n4547), .CLK(n7118), 
        .SETB(n12075), .Q(p0_o[4]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[5]  ( .D(n4546), .CLK(n7118), 
        .SETB(n6815), .Q(p0_o[5]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[6]  ( .D(n4545), .CLK(n7119), 
        .SETB(n6817), .Q(p0_o[6]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p0_out_reg[7]  ( .D(n4544), .CLK(n7118), 
        .SETB(n6810), .Q(p0_o[7]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[0]  ( .D(n4559), .CLK(n7120), 
        .SETB(n12076), .Q(p1_o[0]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[1]  ( .D(n4558), .CLK(n7120), 
        .SETB(n6818), .Q(p1_o[1]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[2]  ( .D(n4557), .CLK(n7119), 
        .SETB(n12074), .Q(p1_o[2]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[3]  ( .D(n4556), .CLK(n7120), 
        .SETB(n6816), .Q(p1_o[3]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[4]  ( .D(n4555), .CLK(n7117), 
        .SETB(n6812), .Q(p1_o[4]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[5]  ( .D(n4554), .CLK(n7119), 
        .SETB(n6812), .Q(p1_o[5]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[6]  ( .D(n4553), .CLK(n7118), 
        .SETB(n12075), .Q(p1_o[6]) );
  DFFASX1 \oc8051_sfr1/oc8051_ports1/p1_out_reg[7]  ( .D(n4552), .CLK(n7119), 
        .SETB(n12079), .Q(p1_o[7]) );
  DFFASX1 \oc8051_decoder1/state_reg[0]  ( .D(n4262), .CLK(n7119), .SETB(
        n12079), .Q(\oc8051_decoder1/state [0]), .QN(n11999) );
  DFFASX1 \oc8051_decoder1/state_reg[1]  ( .D(n4261), .CLK(n7118), .SETB(
        n12079), .Q(\oc8051_decoder1/state [1]) );
  INVX0 U6895 ( .INP(n11915), .ZN(n6799) );
  INVX0 U6896 ( .INP(n6799), .ZN(n6800) );
  INVX0 U6897 ( .INP(n6799), .ZN(n6801) );
  INVX0 U6898 ( .INP(n6799), .ZN(n6802) );
  INVX0 U6899 ( .INP(n6799), .ZN(n6803) );
  INVX0 U6900 ( .INP(n12078), .ZN(n6804) );
  INVX0 U6901 ( .INP(n6804), .ZN(n6805) );
  INVX0 U6902 ( .INP(n6804), .ZN(n6806) );
  INVX0 U6903 ( .INP(n6804), .ZN(n6807) );
  INVX0 U6904 ( .INP(n6804), .ZN(n6808) );
  INVX0 U6905 ( .INP(n12074), .ZN(n6809) );
  INVX0 U6906 ( .INP(n6809), .ZN(n6810) );
  INVX0 U6907 ( .INP(n6809), .ZN(n6811) );
  INVX0 U6908 ( .INP(n6809), .ZN(n6812) );
  INVX0 U6909 ( .INP(n6809), .ZN(n6813) );
  INVX0 U6910 ( .INP(n12075), .ZN(n6814) );
  INVX0 U6911 ( .INP(n6814), .ZN(n6815) );
  INVX0 U6912 ( .INP(n6814), .ZN(n6816) );
  INVX0 U6913 ( .INP(n6814), .ZN(n6817) );
  INVX0 U6914 ( .INP(n6814), .ZN(n6818) );
  INVX0 U6915 ( .INP(n9196), .ZN(n6819) );
  INVX0 U6916 ( .INP(n6819), .ZN(n6820) );
  INVX0 U6917 ( .INP(n6819), .ZN(n6821) );
  INVX0 U6918 ( .INP(n6819), .ZN(n6822) );
  INVX0 U6919 ( .INP(n6819), .ZN(n6823) );
  INVX0 U6920 ( .INP(n9187), .ZN(n6824) );
  INVX0 U6921 ( .INP(n6824), .ZN(n6825) );
  INVX0 U6922 ( .INP(n6824), .ZN(n6826) );
  INVX0 U6923 ( .INP(n6824), .ZN(n6827) );
  INVX0 U6924 ( .INP(n6824), .ZN(n6828) );
  INVX0 U6925 ( .INP(n8652), .ZN(n6829) );
  INVX0 U6926 ( .INP(n6829), .ZN(n6830) );
  INVX0 U6927 ( .INP(n6829), .ZN(n6831) );
  INVX0 U6928 ( .INP(n6829), .ZN(n6832) );
  INVX0 U6929 ( .INP(n6829), .ZN(n6833) );
  INVX0 U6930 ( .INP(n8655), .ZN(n6834) );
  INVX0 U6931 ( .INP(n6834), .ZN(n6835) );
  INVX0 U6932 ( .INP(n6834), .ZN(n6836) );
  INVX0 U6933 ( .INP(n6834), .ZN(n6837) );
  INVX0 U6934 ( .INP(n6834), .ZN(n6838) );
  INVX0 U6935 ( .INP(n9335), .ZN(n6839) );
  INVX0 U6936 ( .INP(n6839), .ZN(n6840) );
  INVX0 U6937 ( .INP(n6839), .ZN(n6841) );
  INVX0 U6938 ( .INP(n6839), .ZN(n6842) );
  INVX0 U6939 ( .INP(n6839), .ZN(n6843) );
  INVX0 U6940 ( .INP(n8654), .ZN(n6844) );
  INVX0 U6941 ( .INP(n6844), .ZN(n6845) );
  INVX0 U6942 ( .INP(n6844), .ZN(n6846) );
  INVX0 U6943 ( .INP(n6844), .ZN(n6847) );
  INVX0 U6944 ( .INP(n6844), .ZN(n6848) );
  INVX0 U6945 ( .INP(n9178), .ZN(n6849) );
  INVX0 U6946 ( .INP(n6849), .ZN(n6850) );
  INVX0 U6947 ( .INP(n6849), .ZN(n6851) );
  INVX0 U6948 ( .INP(n6849), .ZN(n6852) );
  INVX0 U6949 ( .INP(n6849), .ZN(n6853) );
  NBUFFX2 U6950 ( .INP(n8673), .Z(n6854) );
  NBUFFX2 U6951 ( .INP(n8673), .Z(n6855) );
  NBUFFX2 U6952 ( .INP(n8673), .Z(n6856) );
  NBUFFX2 U6953 ( .INP(n8673), .Z(n6857) );
  NBUFFX2 U6954 ( .INP(n8673), .Z(n6858) );
  NBUFFX2 U6955 ( .INP(n6854), .Z(n6859) );
  NBUFFX2 U6956 ( .INP(n6854), .Z(n6860) );
  NBUFFX2 U6957 ( .INP(n6854), .Z(n6861) );
  NBUFFX2 U6958 ( .INP(n6855), .Z(n6862) );
  NBUFFX2 U6959 ( .INP(n6855), .Z(n6863) );
  NBUFFX2 U6960 ( .INP(n6855), .Z(n6864) );
  NBUFFX2 U6961 ( .INP(n6856), .Z(n6865) );
  NBUFFX2 U6962 ( .INP(n6856), .Z(n6866) );
  NBUFFX2 U6963 ( .INP(n6856), .Z(n6867) );
  NBUFFX2 U6964 ( .INP(n6857), .Z(n6868) );
  NBUFFX2 U6965 ( .INP(n9174), .Z(n6869) );
  NBUFFX2 U6966 ( .INP(n9174), .Z(n6870) );
  NBUFFX2 U6967 ( .INP(n9174), .Z(n6871) );
  NBUFFX2 U6968 ( .INP(n9174), .Z(n6872) );
  NBUFFX2 U6969 ( .INP(n6869), .Z(n6873) );
  NBUFFX2 U6970 ( .INP(n6869), .Z(n6874) );
  NBUFFX2 U6971 ( .INP(n6869), .Z(n6875) );
  NBUFFX2 U6972 ( .INP(n6870), .Z(n6876) );
  NBUFFX2 U6973 ( .INP(n6870), .Z(n6877) );
  NBUFFX2 U6974 ( .INP(n6871), .Z(n6878) );
  NBUFFX2 U6975 ( .INP(n6871), .Z(n6879) );
  NBUFFX2 U6976 ( .INP(n6871), .Z(n6880) );
  NBUFFX2 U6977 ( .INP(n6872), .Z(n6881) );
  NBUFFX2 U6978 ( .INP(n6872), .Z(n6882) );
  NBUFFX2 U6979 ( .INP(n6872), .Z(n6883) );
  NBUFFX2 U6980 ( .INP(n9263), .Z(n6884) );
  NBUFFX2 U6981 ( .INP(n9263), .Z(n6885) );
  NBUFFX2 U6982 ( .INP(n9263), .Z(n6886) );
  NBUFFX2 U6983 ( .INP(n9263), .Z(n6887) );
  NBUFFX2 U6984 ( .INP(n9263), .Z(n6888) );
  NBUFFX2 U6985 ( .INP(n6884), .Z(n6889) );
  NBUFFX2 U6986 ( .INP(n6884), .Z(n6890) );
  NBUFFX2 U6987 ( .INP(n6884), .Z(n6891) );
  NBUFFX2 U6988 ( .INP(n6885), .Z(n6892) );
  NBUFFX2 U6989 ( .INP(n6885), .Z(n6893) );
  NBUFFX2 U6990 ( .INP(n6885), .Z(n6894) );
  NBUFFX2 U6991 ( .INP(n6886), .Z(n6895) );
  NBUFFX2 U6992 ( .INP(n6886), .Z(n6896) );
  NBUFFX2 U6993 ( .INP(n6886), .Z(n6897) );
  NBUFFX2 U6994 ( .INP(n6888), .Z(n6898) );
  NBUFFX2 U6995 ( .INP(n9294), .Z(n6899) );
  NBUFFX2 U6996 ( .INP(n9294), .Z(n6900) );
  NBUFFX2 U6997 ( .INP(n9294), .Z(n6901) );
  NBUFFX2 U6998 ( .INP(n9294), .Z(n6902) );
  NBUFFX2 U6999 ( .INP(n9294), .Z(n6903) );
  NBUFFX2 U7000 ( .INP(n6899), .Z(n6904) );
  NBUFFX2 U7001 ( .INP(n6899), .Z(n6905) );
  NBUFFX2 U7002 ( .INP(n6899), .Z(n6906) );
  NBUFFX2 U7003 ( .INP(n6900), .Z(n6907) );
  NBUFFX2 U7004 ( .INP(n6900), .Z(n6908) );
  NBUFFX2 U7005 ( .INP(n6900), .Z(n6909) );
  NBUFFX2 U7006 ( .INP(n6901), .Z(n6910) );
  NBUFFX2 U7007 ( .INP(n6901), .Z(n6911) );
  NBUFFX2 U7008 ( .INP(n6901), .Z(n6912) );
  NBUFFX2 U7009 ( .INP(n6903), .Z(n6913) );
  NBUFFX2 U7010 ( .INP(n9362), .Z(n6914) );
  NBUFFX2 U7011 ( .INP(n9362), .Z(n6915) );
  NBUFFX2 U7012 ( .INP(n9362), .Z(n6916) );
  NBUFFX2 U7013 ( .INP(n9362), .Z(n6917) );
  NBUFFX2 U7014 ( .INP(n9362), .Z(n6918) );
  NBUFFX2 U7015 ( .INP(n6914), .Z(n6919) );
  NBUFFX2 U7016 ( .INP(n6914), .Z(n6920) );
  NBUFFX2 U7017 ( .INP(n6914), .Z(n6921) );
  NBUFFX2 U7018 ( .INP(n6915), .Z(n6922) );
  NBUFFX2 U7019 ( .INP(n6915), .Z(n6923) );
  NBUFFX2 U7020 ( .INP(n6915), .Z(n6924) );
  NBUFFX2 U7021 ( .INP(n6916), .Z(n6925) );
  NBUFFX2 U7022 ( .INP(n6916), .Z(n6926) );
  NBUFFX2 U7023 ( .INP(n6916), .Z(n6927) );
  NBUFFX2 U7024 ( .INP(n6918), .Z(n6928) );
  NBUFFX2 U7025 ( .INP(n9478), .Z(n6929) );
  NBUFFX2 U7026 ( .INP(n9478), .Z(n6930) );
  NBUFFX2 U7027 ( .INP(n9478), .Z(n6931) );
  NBUFFX2 U7028 ( .INP(n9478), .Z(n6932) );
  NBUFFX2 U7029 ( .INP(n6929), .Z(n6933) );
  NBUFFX2 U7030 ( .INP(n6929), .Z(n6934) );
  NBUFFX2 U7031 ( .INP(n6929), .Z(n6935) );
  NBUFFX2 U7032 ( .INP(n6930), .Z(n6936) );
  NBUFFX2 U7033 ( .INP(n6930), .Z(n6937) );
  NBUFFX2 U7034 ( .INP(n6930), .Z(n6938) );
  NBUFFX2 U7035 ( .INP(n6931), .Z(n6939) );
  NBUFFX2 U7036 ( .INP(n6931), .Z(n6940) );
  NBUFFX2 U7037 ( .INP(n6931), .Z(n6941) );
  NBUFFX2 U7038 ( .INP(n6931), .Z(n6942) );
  NBUFFX2 U7039 ( .INP(n6932), .Z(n6943) );
  NBUFFX2 U7040 ( .INP(n9504), .Z(n6944) );
  NBUFFX2 U7041 ( .INP(n9504), .Z(n6945) );
  NBUFFX2 U7042 ( .INP(n9504), .Z(n6946) );
  NBUFFX2 U7043 ( .INP(n9504), .Z(n6947) );
  NBUFFX2 U7044 ( .INP(n9504), .Z(n6948) );
  NBUFFX2 U7045 ( .INP(n6944), .Z(n6949) );
  NBUFFX2 U7046 ( .INP(n6944), .Z(n6950) );
  NBUFFX2 U7047 ( .INP(n6944), .Z(n6951) );
  NBUFFX2 U7048 ( .INP(n6945), .Z(n6952) );
  NBUFFX2 U7049 ( .INP(n6945), .Z(n6953) );
  NBUFFX2 U7050 ( .INP(n6945), .Z(n6954) );
  NBUFFX2 U7051 ( .INP(n6946), .Z(n6955) );
  NBUFFX2 U7052 ( .INP(n6946), .Z(n6956) );
  NBUFFX2 U7053 ( .INP(n6946), .Z(n6957) );
  NBUFFX2 U7054 ( .INP(n6948), .Z(n6958) );
  NBUFFX2 U7055 ( .INP(n7179), .Z(n6959) );
  NBUFFX2 U7056 ( .INP(n7178), .Z(n6960) );
  NBUFFX2 U7057 ( .INP(n7178), .Z(n6961) );
  NBUFFX2 U7058 ( .INP(n7178), .Z(n6962) );
  NBUFFX2 U7059 ( .INP(n7178), .Z(n6963) );
  NBUFFX2 U7060 ( .INP(n7177), .Z(n6964) );
  NBUFFX2 U7061 ( .INP(n7177), .Z(n6965) );
  NBUFFX2 U7062 ( .INP(n7177), .Z(n6966) );
  NBUFFX2 U7063 ( .INP(n7177), .Z(n6967) );
  NBUFFX2 U7064 ( .INP(n7176), .Z(n6968) );
  NBUFFX2 U7065 ( .INP(n7176), .Z(n6969) );
  NBUFFX2 U7066 ( .INP(n7176), .Z(n6970) );
  NBUFFX2 U7067 ( .INP(n7176), .Z(n6971) );
  NBUFFX2 U7068 ( .INP(n7175), .Z(n6972) );
  NBUFFX2 U7069 ( .INP(n7175), .Z(n6973) );
  NBUFFX2 U7070 ( .INP(n7175), .Z(n6974) );
  NBUFFX2 U7071 ( .INP(n7175), .Z(n6975) );
  NBUFFX2 U7072 ( .INP(n7174), .Z(n6976) );
  NBUFFX2 U7073 ( .INP(n7174), .Z(n6977) );
  NBUFFX2 U7074 ( .INP(n7174), .Z(n6978) );
  NBUFFX2 U7075 ( .INP(n7174), .Z(n6979) );
  NBUFFX2 U7076 ( .INP(n7173), .Z(n6980) );
  NBUFFX2 U7077 ( .INP(n7173), .Z(n6981) );
  NBUFFX2 U7078 ( .INP(n7173), .Z(n6982) );
  NBUFFX2 U7079 ( .INP(n7173), .Z(n6983) );
  NBUFFX2 U7080 ( .INP(n7172), .Z(n6984) );
  NBUFFX2 U7081 ( .INP(n7172), .Z(n6985) );
  NBUFFX2 U7082 ( .INP(n7172), .Z(n6986) );
  NBUFFX2 U7083 ( .INP(n7172), .Z(n6987) );
  NBUFFX2 U7084 ( .INP(n7171), .Z(n6988) );
  NBUFFX2 U7085 ( .INP(n7171), .Z(n6989) );
  NBUFFX2 U7086 ( .INP(n7171), .Z(n6990) );
  NBUFFX2 U7087 ( .INP(n7171), .Z(n6991) );
  NBUFFX2 U7088 ( .INP(n7170), .Z(n6992) );
  NBUFFX2 U7089 ( .INP(n7170), .Z(n6993) );
  NBUFFX2 U7090 ( .INP(n7170), .Z(n6994) );
  NBUFFX2 U7091 ( .INP(n7170), .Z(n6995) );
  NBUFFX2 U7092 ( .INP(n7169), .Z(n6996) );
  NBUFFX2 U7093 ( .INP(n7169), .Z(n6997) );
  NBUFFX2 U7094 ( .INP(n7169), .Z(n6998) );
  NBUFFX2 U7095 ( .INP(n7169), .Z(n6999) );
  NBUFFX2 U7096 ( .INP(n7168), .Z(n7000) );
  NBUFFX2 U7097 ( .INP(n7168), .Z(n7001) );
  NBUFFX2 U7098 ( .INP(n7168), .Z(n7002) );
  NBUFFX2 U7099 ( .INP(n7168), .Z(n7003) );
  NBUFFX2 U7100 ( .INP(n7167), .Z(n7004) );
  NBUFFX2 U7101 ( .INP(n7167), .Z(n7005) );
  NBUFFX2 U7102 ( .INP(n7167), .Z(n7006) );
  NBUFFX2 U7103 ( .INP(n7167), .Z(n7007) );
  NBUFFX2 U7104 ( .INP(n7166), .Z(n7008) );
  NBUFFX2 U7105 ( .INP(n7166), .Z(n7009) );
  NBUFFX2 U7106 ( .INP(n7166), .Z(n7010) );
  NBUFFX2 U7107 ( .INP(n7166), .Z(n7011) );
  NBUFFX2 U7108 ( .INP(n7165), .Z(n7012) );
  NBUFFX2 U7109 ( .INP(n7165), .Z(n7013) );
  NBUFFX2 U7110 ( .INP(n7165), .Z(n7014) );
  NBUFFX2 U7111 ( .INP(n7165), .Z(n7015) );
  NBUFFX2 U7112 ( .INP(n7164), .Z(n7016) );
  NBUFFX2 U7113 ( .INP(n7164), .Z(n7017) );
  NBUFFX2 U7114 ( .INP(n7164), .Z(n7018) );
  NBUFFX2 U7115 ( .INP(n7164), .Z(n7019) );
  NBUFFX2 U7116 ( .INP(n7163), .Z(n7020) );
  NBUFFX2 U7117 ( .INP(n7163), .Z(n7021) );
  NBUFFX2 U7118 ( .INP(n7163), .Z(n7022) );
  NBUFFX2 U7119 ( .INP(n7163), .Z(n7023) );
  NBUFFX2 U7120 ( .INP(n7162), .Z(n7024) );
  NBUFFX2 U7121 ( .INP(n7162), .Z(n7025) );
  NBUFFX2 U7122 ( .INP(n7162), .Z(n7026) );
  NBUFFX2 U7123 ( .INP(n7162), .Z(n7027) );
  NBUFFX2 U7124 ( .INP(n7161), .Z(n7028) );
  NBUFFX2 U7125 ( .INP(n7161), .Z(n7029) );
  NBUFFX2 U7126 ( .INP(n7161), .Z(n7030) );
  NBUFFX2 U7127 ( .INP(n7161), .Z(n7031) );
  NBUFFX2 U7128 ( .INP(n7160), .Z(n7032) );
  NBUFFX2 U7129 ( .INP(n7160), .Z(n7033) );
  NBUFFX2 U7130 ( .INP(n7160), .Z(n7034) );
  NBUFFX2 U7131 ( .INP(n7160), .Z(n7035) );
  NBUFFX2 U7132 ( .INP(n7159), .Z(n7036) );
  NBUFFX2 U7133 ( .INP(n7159), .Z(n7037) );
  NBUFFX2 U7134 ( .INP(n7159), .Z(n7038) );
  NBUFFX2 U7135 ( .INP(n7159), .Z(n7039) );
  NBUFFX2 U7136 ( .INP(n7158), .Z(n7040) );
  NBUFFX2 U7137 ( .INP(n7158), .Z(n7041) );
  NBUFFX2 U7138 ( .INP(n7158), .Z(n7042) );
  NBUFFX2 U7139 ( .INP(n7158), .Z(n7043) );
  NBUFFX2 U7140 ( .INP(n7157), .Z(n7044) );
  NBUFFX2 U7141 ( .INP(n7157), .Z(n7045) );
  NBUFFX2 U7142 ( .INP(n7157), .Z(n7046) );
  NBUFFX2 U7143 ( .INP(n7157), .Z(n7047) );
  NBUFFX2 U7144 ( .INP(n7156), .Z(n7048) );
  NBUFFX2 U7145 ( .INP(n7156), .Z(n7049) );
  NBUFFX2 U7146 ( .INP(n7156), .Z(n7050) );
  NBUFFX2 U7147 ( .INP(n7156), .Z(n7051) );
  NBUFFX2 U7148 ( .INP(n7155), .Z(n7052) );
  NBUFFX2 U7149 ( .INP(n7155), .Z(n7053) );
  NBUFFX2 U7150 ( .INP(n7155), .Z(n7054) );
  NBUFFX2 U7151 ( .INP(n7155), .Z(n7055) );
  NBUFFX2 U7152 ( .INP(n7154), .Z(n7056) );
  NBUFFX2 U7153 ( .INP(n7154), .Z(n7057) );
  NBUFFX2 U7154 ( .INP(n7154), .Z(n7058) );
  NBUFFX2 U7155 ( .INP(n7154), .Z(n7059) );
  NBUFFX2 U7156 ( .INP(n7153), .Z(n7060) );
  NBUFFX2 U7157 ( .INP(n7153), .Z(n7061) );
  NBUFFX2 U7158 ( .INP(n7153), .Z(n7062) );
  NBUFFX2 U7159 ( .INP(n7153), .Z(n7063) );
  NBUFFX2 U7160 ( .INP(n7152), .Z(n7064) );
  NBUFFX2 U7161 ( .INP(n7152), .Z(n7065) );
  NBUFFX2 U7162 ( .INP(n7152), .Z(n7066) );
  NBUFFX2 U7163 ( .INP(n7152), .Z(n7067) );
  NBUFFX2 U7164 ( .INP(n7151), .Z(n7068) );
  NBUFFX2 U7165 ( .INP(n7151), .Z(n7069) );
  NBUFFX2 U7166 ( .INP(n7151), .Z(n7070) );
  NBUFFX2 U7167 ( .INP(n7151), .Z(n7071) );
  NBUFFX2 U7168 ( .INP(n7150), .Z(n7072) );
  NBUFFX2 U7169 ( .INP(n7150), .Z(n7073) );
  NBUFFX2 U7170 ( .INP(n7150), .Z(n7074) );
  NBUFFX2 U7171 ( .INP(n7150), .Z(n7075) );
  NBUFFX2 U7172 ( .INP(n7149), .Z(n7076) );
  NBUFFX2 U7173 ( .INP(n7149), .Z(n7077) );
  NBUFFX2 U7174 ( .INP(n7149), .Z(n7078) );
  NBUFFX2 U7175 ( .INP(n7149), .Z(n7079) );
  NBUFFX2 U7176 ( .INP(n7148), .Z(n7080) );
  NBUFFX2 U7177 ( .INP(n7148), .Z(n7081) );
  NBUFFX2 U7178 ( .INP(n7148), .Z(n7082) );
  NBUFFX2 U7179 ( .INP(n7148), .Z(n7083) );
  NBUFFX2 U7180 ( .INP(n7147), .Z(n7084) );
  NBUFFX2 U7181 ( .INP(n7147), .Z(n7085) );
  NBUFFX2 U7182 ( .INP(n7147), .Z(n7086) );
  NBUFFX2 U7183 ( .INP(n7147), .Z(n7087) );
  NBUFFX2 U7184 ( .INP(n7146), .Z(n7088) );
  NBUFFX2 U7185 ( .INP(n7146), .Z(n7089) );
  NBUFFX2 U7186 ( .INP(n7146), .Z(n7090) );
  NBUFFX2 U7187 ( .INP(n7146), .Z(n7091) );
  NBUFFX2 U7188 ( .INP(n7145), .Z(n7092) );
  NBUFFX2 U7189 ( .INP(n7145), .Z(n7093) );
  NBUFFX2 U7190 ( .INP(n7145), .Z(n7094) );
  NBUFFX2 U7191 ( .INP(n7145), .Z(n7095) );
  NBUFFX2 U7192 ( .INP(n7144), .Z(n7096) );
  NBUFFX2 U7193 ( .INP(n7144), .Z(n7097) );
  NBUFFX2 U7194 ( .INP(n7144), .Z(n7098) );
  NBUFFX2 U7195 ( .INP(n7144), .Z(n7099) );
  NBUFFX2 U7196 ( .INP(n7143), .Z(n7100) );
  NBUFFX2 U7197 ( .INP(n7143), .Z(n7101) );
  NBUFFX2 U7198 ( .INP(n7143), .Z(n7102) );
  NBUFFX2 U7199 ( .INP(n7143), .Z(n7103) );
  NBUFFX2 U7200 ( .INP(n7142), .Z(n7104) );
  NBUFFX2 U7201 ( .INP(n7142), .Z(n7105) );
  NBUFFX2 U7202 ( .INP(n7142), .Z(n7106) );
  NBUFFX2 U7203 ( .INP(n7142), .Z(n7107) );
  NBUFFX2 U7204 ( .INP(n7141), .Z(n7108) );
  NBUFFX2 U7205 ( .INP(n7141), .Z(n7109) );
  NBUFFX2 U7206 ( .INP(n7141), .Z(n7110) );
  NBUFFX2 U7207 ( .INP(n7141), .Z(n7111) );
  NBUFFX2 U7208 ( .INP(n7140), .Z(n7112) );
  NBUFFX2 U7209 ( .INP(n7140), .Z(n7113) );
  NBUFFX2 U7210 ( .INP(n7140), .Z(n7114) );
  NBUFFX2 U7211 ( .INP(n7140), .Z(n7115) );
  NBUFFX2 U7212 ( .INP(n7139), .Z(n7116) );
  NBUFFX2 U7213 ( .INP(n7139), .Z(n7117) );
  NBUFFX2 U7214 ( .INP(n7139), .Z(n7118) );
  NBUFFX2 U7215 ( .INP(n7139), .Z(n7119) );
  NBUFFX2 U7216 ( .INP(n7147), .Z(n7120) );
  NBUFFX2 U7217 ( .INP(n7148), .Z(n7121) );
  NBUFFX2 U7218 ( .INP(n7149), .Z(n7122) );
  NBUFFX2 U7219 ( .INP(n7144), .Z(n7123) );
  NBUFFX2 U7220 ( .INP(n7138), .Z(n7124) );
  NBUFFX2 U7221 ( .INP(n7138), .Z(n7125) );
  NBUFFX2 U7222 ( .INP(n7138), .Z(n7126) );
  NBUFFX2 U7223 ( .INP(n7138), .Z(n7127) );
  NBUFFX2 U7224 ( .INP(n7137), .Z(n7128) );
  NBUFFX2 U7225 ( .INP(n7137), .Z(n7129) );
  NBUFFX2 U7226 ( .INP(n7137), .Z(n7130) );
  NBUFFX2 U7227 ( .INP(n7137), .Z(n7131) );
  NBUFFX2 U7228 ( .INP(n7136), .Z(n7132) );
  NBUFFX2 U7229 ( .INP(n7136), .Z(n7133) );
  NBUFFX2 U7230 ( .INP(n7136), .Z(n7134) );
  NBUFFX2 U7231 ( .INP(n7136), .Z(n7135) );
  NBUFFX2 U7232 ( .INP(n7193), .Z(n7136) );
  NBUFFX2 U7233 ( .INP(n7193), .Z(n7137) );
  NBUFFX2 U7234 ( .INP(n7193), .Z(n7138) );
  NBUFFX2 U7235 ( .INP(n7168), .Z(n7139) );
  NBUFFX2 U7236 ( .INP(n7196), .Z(n7140) );
  NBUFFX2 U7237 ( .INP(n7192), .Z(n7141) );
  NBUFFX2 U7238 ( .INP(n7192), .Z(n7142) );
  NBUFFX2 U7239 ( .INP(n7192), .Z(n7143) );
  NBUFFX2 U7240 ( .INP(n7191), .Z(n7144) );
  NBUFFX2 U7241 ( .INP(n7191), .Z(n7145) );
  NBUFFX2 U7242 ( .INP(n7191), .Z(n7146) );
  NBUFFX2 U7243 ( .INP(n7190), .Z(n7147) );
  NBUFFX2 U7244 ( .INP(n7190), .Z(n7148) );
  NBUFFX2 U7245 ( .INP(n7190), .Z(n7149) );
  NBUFFX2 U7246 ( .INP(n7189), .Z(n7150) );
  NBUFFX2 U7247 ( .INP(n7189), .Z(n7151) );
  NBUFFX2 U7248 ( .INP(n7189), .Z(n7152) );
  NBUFFX2 U7249 ( .INP(n7188), .Z(n7153) );
  NBUFFX2 U7250 ( .INP(n7188), .Z(n7154) );
  NBUFFX2 U7251 ( .INP(n7188), .Z(n7155) );
  NBUFFX2 U7252 ( .INP(n7187), .Z(n7156) );
  NBUFFX2 U7253 ( .INP(n7187), .Z(n7157) );
  NBUFFX2 U7254 ( .INP(n7187), .Z(n7158) );
  NBUFFX2 U7255 ( .INP(n7186), .Z(n7159) );
  NBUFFX2 U7256 ( .INP(n7186), .Z(n7160) );
  NBUFFX2 U7257 ( .INP(n7186), .Z(n7161) );
  NBUFFX2 U7258 ( .INP(n7185), .Z(n7162) );
  NBUFFX2 U7259 ( .INP(n7185), .Z(n7163) );
  NBUFFX2 U7260 ( .INP(n7185), .Z(n7164) );
  NBUFFX2 U7261 ( .INP(n7184), .Z(n7165) );
  NBUFFX2 U7262 ( .INP(n7184), .Z(n7166) );
  NBUFFX2 U7263 ( .INP(n7184), .Z(n7167) );
  NBUFFX2 U7264 ( .INP(n7183), .Z(n7168) );
  NBUFFX2 U7265 ( .INP(n7183), .Z(n7169) );
  NBUFFX2 U7266 ( .INP(n7183), .Z(n7170) );
  NBUFFX2 U7267 ( .INP(n7182), .Z(n7171) );
  NBUFFX2 U7268 ( .INP(n7182), .Z(n7172) );
  NBUFFX2 U7269 ( .INP(n7182), .Z(n7173) );
  NBUFFX2 U7270 ( .INP(n7181), .Z(n7174) );
  NBUFFX2 U7271 ( .INP(n7181), .Z(n7175) );
  NBUFFX2 U7272 ( .INP(n7181), .Z(n7176) );
  NBUFFX2 U7273 ( .INP(n7180), .Z(n7177) );
  NBUFFX2 U7274 ( .INP(n7180), .Z(n7178) );
  NBUFFX2 U7275 ( .INP(n7180), .Z(n7179) );
  NBUFFX2 U7276 ( .INP(n7198), .Z(n7180) );
  NBUFFX2 U7277 ( .INP(n7197), .Z(n7181) );
  NBUFFX2 U7278 ( .INP(n7197), .Z(n7182) );
  NBUFFX2 U7279 ( .INP(n7197), .Z(n7183) );
  NBUFFX2 U7280 ( .INP(n7196), .Z(n7184) );
  NBUFFX2 U7281 ( .INP(n7196), .Z(n7185) );
  NBUFFX2 U7282 ( .INP(n7196), .Z(n7186) );
  NBUFFX2 U7283 ( .INP(n7195), .Z(n7187) );
  NBUFFX2 U7284 ( .INP(n7195), .Z(n7188) );
  NBUFFX2 U7285 ( .INP(n7195), .Z(n7189) );
  NBUFFX2 U7286 ( .INP(n7194), .Z(n7190) );
  NBUFFX2 U7287 ( .INP(n7194), .Z(n7191) );
  NBUFFX2 U7288 ( .INP(n7194), .Z(n7192) );
  NBUFFX2 U7289 ( .INP(n7159), .Z(n7193) );
  NBUFFX2 U7290 ( .INP(wb_clk_i), .Z(n7194) );
  NBUFFX2 U7291 ( .INP(n7194), .Z(n7195) );
  NBUFFX2 U7292 ( .INP(n7199), .Z(n7196) );
  NBUFFX2 U7293 ( .INP(n7199), .Z(n7197) );
  NBUFFX2 U7294 ( .INP(n7199), .Z(n7198) );
  NBUFFX2 U7295 ( .INP(wb_clk_i), .Z(n7199) );
  NBUFFX2 U7296 ( .INP(n6842), .Z(n9362) );
  NBUFFX2 U7297 ( .INP(n6836), .Z(n8673) );
  NBUFFX2 U7298 ( .INP(n6831), .Z(n9504) );
  NBUFFX2 U7299 ( .INP(n6846), .Z(n9478) );
  NBUFFX2 U7300 ( .INP(n6826), .Z(n9174) );
  NBUFFX2 U7301 ( .INP(n6852), .Z(n9294) );
  NBUFFX2 U7302 ( .INP(n6821), .Z(n9263) );
  NAND2X0 U7303 ( .IN1(n11658), .IN2(n10141), .QN(n8996) );
  NAND2X0 U7304 ( .IN1(n10160), .IN2(n10159), .QN(n10170) );
  NAND2X0 U7305 ( .IN1(n10152), .IN2(n10159), .QN(n10165) );
  NAND2X0 U7306 ( .IN1(n7535), .IN2(n7534), .QN(n7536) );
  NAND2X0 U7307 ( .IN1(n7500), .IN2(n7534), .QN(n7493) );
  NAND2X0 U7308 ( .IN1(n7356), .IN2(n8908), .QN(n7357) );
  NAND2X0 U7309 ( .IN1(n8508), .IN2(n11857), .QN(n8492) );
  NAND2X0 U7310 ( .IN1(n7588), .IN2(n8208), .QN(n7589) );
  NAND2X0 U7311 ( .IN1(n8897), .IN2(n7570), .QN(n7822) );
  NAND2X0 U7312 ( .IN1(n10147), .IN2(n10160), .QN(n10190) );
  NAND2X0 U7313 ( .IN1(n9003), .IN2(n9002), .QN(n9004) );
  NAND2X0 U7314 ( .IN1(n9043), .IN2(n11753), .QN(n9030) );
  NAND2X0 U7315 ( .IN1(n8975), .IN2(n8974), .QN(n9014) );
  NAND2X0 U7316 ( .IN1(n11821), .IN2(dptr_lo[2]), .QN(n11703) );
  NAND2X0 U7317 ( .IN1(n11945), .IN2(n11946), .QN(n11642) );
  NAND2X0 U7318 ( .IN1(n11646), .IN2(n11945), .QN(n11647) );
  NAND2X0 U7319 ( .IN1(n11894), .IN2(n11939), .QN(n7980) );
  NAND2X0 U7320 ( .IN1(n8235), .IN2(n8218), .QN(n7360) );
  NAND2X0 U7321 ( .IN1(n7511), .IN2(n7670), .QN(n7512) );
  NAND2X0 U7322 ( .IN1(n9547), .IN2(n8384), .QN(n8385) );
  NAND2X0 U7323 ( .IN1(n9577), .IN2(n9578), .QN(n9562) );
  NAND2X0 U7324 ( .IN1(n8065), .IN2(n8064), .QN(n8066) );
  NAND2X0 U7325 ( .IN1(n8543), .IN2(n9606), .QN(n8545) );
  NAND2X0 U7326 ( .IN1(n7807), .IN2(n8071), .QN(n8206) );
  NAND2X0 U7327 ( .IN1(n8069), .IN2(n8068), .QN(n8046) );
  NAND2X0 U7328 ( .IN1(n7821), .IN2(n7711), .QN(n8238) );
  NAND2X0 U7329 ( .IN1(n8065), .IN2(n7709), .QN(n7577) );
  NAND2X0 U7330 ( .IN1(n10131), .IN2(n10127), .QN(n8946) );
  NAND2X0 U7331 ( .IN1(n8065), .IN2(n7405), .QN(n7833) );
  NAND2X0 U7332 ( .IN1(n11926), .IN2(n11921), .QN(n9576) );
  NAND2X0 U7333 ( .IN1(n8629), .IN2(n9546), .QN(n8550) );
  NAND2X0 U7334 ( .IN1(n9019), .IN2(n10127), .QN(n11648) );
  NAND2X0 U7335 ( .IN1(n11821), .IN2(dptr_lo[5]), .QN(n11771) );
  NAND2X0 U7336 ( .IN1(n9805), .IN2(n11976), .QN(n9799) );
  NAND2X0 U7337 ( .IN1(n10129), .IN2(n10128), .QN(n10177) );
  NAND2X0 U7338 ( .IN1(n11896), .IN2(n11919), .QN(n7659) );
  NAND2X0 U7339 ( .IN1(n7797), .IN2(n7941), .QN(n7205) );
  NAND2X0 U7340 ( .IN1(\oc8051_sfr1/th0 [0]), .IN2(\oc8051_sfr1/th0 [1]), .QN(
        n8358) );
  NAND2X0 U7341 ( .IN1(\oc8051_sfr1/oc8051_tc1/t1_buff ), .IN2(n8748), .QN(
        n8749) );
  NAND2X0 U7342 ( .IN1(n8163), .IN2(n8896), .QN(n8164) );
  NAND2X0 U7343 ( .IN1(n8397), .IN2(n8620), .QN(n8423) );
  NAND2X0 U7344 ( .IN1(n9545), .IN2(n8822), .QN(n8382) );
  NAND2X0 U7345 ( .IN1(n7644), .IN2(n7661), .QN(n8624) );
  NAND2X0 U7346 ( .IN1(n9578), .IN2(n11921), .QN(n9573) );
  NAND2X0 U7347 ( .IN1(n11956), .IN2(n11917), .QN(n9563) );
  NAND2X0 U7348 ( .IN1(n8066), .IN2(n8176), .QN(n8067) );
  NAND2X0 U7349 ( .IN1(n9613), .IN2(\oc8051_alu1/divsrc2 [6]), .QN(n8042) );
  NAND2X0 U7350 ( .IN1(n9258), .IN2(n8643), .QN(n9003) );
  NAND2X0 U7351 ( .IN1(n7402), .IN2(n7552), .QN(n9092) );
  NAND2X0 U7352 ( .IN1(n7776), .IN2(n7591), .QN(n7203) );
  NAND2X0 U7353 ( .IN1(n7742), .IN2(n8901), .QN(n7743) );
  NAND2X0 U7354 ( .IN1(n9613), .IN2(\oc8051_alu1/divsrc2 [2]), .QN(n7715) );
  NAND2X0 U7355 ( .IN1(n9019), .IN2(n9056), .QN(n11643) );
  NAND2X0 U7356 ( .IN1(n7553), .IN2(n7753), .QN(n7941) );
  NAND2X0 U7357 ( .IN1(n8851), .IN2(n11865), .QN(n8917) );
  NAND2X0 U7358 ( .IN1(n9065), .IN2(n8252), .QN(n7567) );
  NAND2X0 U7359 ( .IN1(n7988), .IN2(n11928), .QN(n7971) );
  NAND2X0 U7360 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [12]), .IN2(n7765), 
        .QN(n8029) );
  NAND2X0 U7361 ( .IN1(n7403), .IN2(n7751), .QN(n8189) );
  NAND2X0 U7362 ( .IN1(n11916), .IN2(n11921), .QN(n11851) );
  MUX21X1 U7363 ( .IN1(n8286), .IN2(n10043), .S(n12012), .Q(n9196) );
  NAND2X0 U7364 ( .IN1(n8936), .IN2(n11639), .QN(n9023) );
  MUX21X1 U7365 ( .IN1(n9237), .IN2(n8283), .S(n8282), .Q(n9178) );
  MUX21X1 U7366 ( .IN1(n8280), .IN2(n10066), .S(n12012), .Q(n9187) );
  MUX21X1 U7367 ( .IN1(n8277), .IN2(n10052), .S(n12012), .Q(n9335) );
  NAND2X0 U7368 ( .IN1(n9800), .IN2(n9799), .QN(n9801) );
  NAND2X0 U7369 ( .IN1(n9743), .IN2(n9741), .QN(n9732) );
  NAND2X0 U7370 ( .IN1(pc[8]), .IN2(n9655), .QN(n9676) );
  NAND2X0 U7371 ( .IN1(n9786), .IN2(n9782), .QN(n9843) );
  NAND3X0 U7372 ( .IN1(n8268), .IN2(\oc8051_decoder1/wr ), .IN3(n11997), .QN(
        n8665) );
  NAND2X0 U7373 ( .IN1(n9073), .IN2(n8532), .QN(n7653) );
  NAND2X0 U7374 ( .IN1(n7204), .IN2(n7205), .QN(n7394) );
  NAND2X0 U7375 ( .IN1(n9111), .IN2(n8704), .QN(n7564) );
  NAND2X0 U7376 ( .IN1(\oc8051_sfr1/tmod [4]), .IN2(n9977), .QN(n8752) );
  NAND2X0 U7377 ( .IN1(\oc8051_sfr1/tl2 [4]), .IN2(n8729), .QN(n8347) );
  NAND2X0 U7378 ( .IN1(n8662), .IN2(n8256), .QN(n8649) );
  NAND2X0 U7379 ( .IN1(n8483), .IN2(n8450), .QN(n8481) );
  NAND2X0 U7380 ( .IN1(n8380), .IN2(n8615), .QN(n8522) );
  NAND2X0 U7381 ( .IN1(n7450), .IN2(n8908), .QN(n7455) );
  NAND2X0 U7382 ( .IN1(n9074), .IN2(n8383), .QN(n8842) );
  NAND2X0 U7383 ( .IN1(n8780), .IN2(n9076), .QN(n8405) );
  NAND2X0 U7384 ( .IN1(n8622), .IN2(n8410), .QN(n8823) );
  NAND2X0 U7385 ( .IN1(n8524), .IN2(n8617), .QN(n8628) );
  NAND2X0 U7386 ( .IN1(n7632), .IN2(n7630), .QN(n7890) );
  NAND2X0 U7387 ( .IN1(n11996), .IN2(\oc8051_sfr1/ie [7]), .QN(n8451) );
  NAND2X0 U7388 ( .IN1(n7285), .IN2(n7284), .QN(n8089) );
  NAND2X0 U7389 ( .IN1(\oc8051_alu1/oc8051_div1/tmp_rem [6]), .IN2(n7448), 
        .QN(n7429) );
  NAND2X0 U7390 ( .IN1(n8380), .IN2(n9001), .QN(n8774) );
  NAND2X0 U7391 ( .IN1(n8540), .IN2(n8541), .QN(n8379) );
  NAND2X0 U7392 ( .IN1(n7261), .IN2(n7260), .QN(n8219) );
  NAND2X0 U7393 ( .IN1(n8205), .IN2(n8204), .QN(n8216) );
  MUX21X1 U7394 ( .IN1(n7786), .IN2(n10075), .S(n12012), .Q(n8652) );
  NAND2X0 U7395 ( .IN1(n8061), .IN2(n7432), .QN(n7472) );
  MUX21X1 U7396 ( .IN1(n9248), .IN2(n7729), .S(n7728), .Q(n8654) );
  NAND2X0 U7397 ( .IN1(n8903), .IN2(n8561), .QN(n8023) );
  NAND2X0 U7398 ( .IN1(n7576), .IN2(n7575), .QN(n7580) );
  NAND2X0 U7399 ( .IN1(n8684), .IN2(n9232), .QN(n7566) );
  MUX21X1 U7400 ( .IN1(n7416), .IN2(n10107), .S(n12012), .Q(n8655) );
  NAND2X0 U7401 ( .IN1(n11821), .IN2(dptr_lo[7]), .QN(n11822) );
  NAND2X0 U7402 ( .IN1(n11945), .IN2(n11657), .QN(n7994) );
  NAND2X0 U7403 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [6]), .IN2(n7765), 
        .QN(n7319) );
  NAND2X0 U7404 ( .IN1(n8702), .IN2(n8656), .QN(n9259) );
  NAND2X0 U7405 ( .IN1(n8702), .IN2(n8691), .QN(n9227) );
  NAND2X0 U7406 ( .IN1(n9170), .IN2(n9169), .QN(n9195) );
  NAND2X0 U7407 ( .IN1(n8668), .IN2(n8669), .QN(n9171) );
  NAND2X0 U7408 ( .IN1(n9746), .IN2(n11783), .QN(n9733) );
  NAND2X0 U7409 ( .IN1(n9689), .IN2(n11926), .QN(n9692) );
  NAND2X0 U7410 ( .IN1(n12014), .IN2(n10090), .QN(n8516) );
  NAND2X0 U7411 ( .IN1(n8646), .IN2(n8665), .QN(n8269) );
  NAND2X0 U7412 ( .IN1(n8156), .IN2(\oc8051_memory_interface1/idat_old [28]), 
        .QN(n8157) );
  NAND2X0 U7413 ( .IN1(n8478), .IN2(n8477), .QN(n9139) );
  NAND2X0 U7414 ( .IN1(n9613), .IN2(n11886), .QN(n8095) );
  NAND2X0 U7415 ( .IN1(n9089), .IN2(n9606), .QN(n9091) );
  NAND2X0 U7416 ( .IN1(\oc8051_sfr1/tmod [3]), .IN2(int0_i), .QN(n8354) );
  NAND2X0 U7417 ( .IN1(\oc8051_sfr1/tl1 [4]), .IN2(n9984), .QN(n10017) );
  NAND2X0 U7418 ( .IN1(\oc8051_sfr1/tl1 [0]), .IN2(\oc8051_sfr1/tl1 [1]), .QN(
        n9991) );
  NAND2X0 U7419 ( .IN1(n7273), .IN2(n7272), .QN(n8190) );
  NAND2X0 U7420 ( .IN1(n9960), .IN2(n8339), .QN(n8338) );
  NAND2X0 U7421 ( .IN1(\oc8051_sfr1/th2 [0]), .IN2(n8294), .QN(n8330) );
  NAND2X0 U7422 ( .IN1(n9960), .IN2(n12020), .QN(n8321) );
  NAND2X0 U7423 ( .IN1(n8726), .IN2(n8701), .QN(n10113) );
  NAND2X0 U7424 ( .IN1(n9232), .IN2(n8738), .QN(n9889) );
  NAND2X0 U7425 ( .IN1(n8150), .IN2(\oc8051_memory_interface1/idat_cur [5]), 
        .QN(n8146) );
  NAND2X0 U7426 ( .IN1(n7521), .IN2(n7520), .QN(n9855) );
  NAND2X0 U7427 ( .IN1(n8613), .IN2(n8629), .QN(n8618) );
  NAND2X0 U7428 ( .IN1(n7453), .IN2(n8908), .QN(n7789) );
  NAND2X0 U7429 ( .IN1(n8834), .IN2(n8833), .QN(n8838) );
  NAND2X0 U7430 ( .IN1(n9258), .IN2(n8800), .QN(n8796) );
  NAND3X0 U7431 ( .IN1(\oc8051_decoder1/state [1]), .IN2(n12010), .IN3(n11999), 
        .QN(n8764) );
  NAND2X0 U7432 ( .IN1(n8150), .IN2(\oc8051_memory_interface1/idat_old [28]), 
        .QN(n7891) );
  NAND2X0 U7433 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [1]), 
        .QN(n7850) );
  NAND2X0 U7434 ( .IN1(n7630), .IN2(\oc8051_memory_interface1/idat_old [1]), 
        .QN(n7631) );
  NAND2X0 U7435 ( .IN1(n8470), .IN2(n8455), .QN(n8485) );
  NAND2X0 U7436 ( .IN1(n8685), .IN2(n9209), .QN(n9097) );
  NAND2X0 U7437 ( .IN1(n11727), .IN2(n11726), .QN(n11737) );
  NAND2X0 U7438 ( .IN1(n11947), .IN2(n11838), .QN(n11671) );
  NAND2X0 U7439 ( .IN1(n7582), .IN2(n9130), .QN(n8251) );
  NAND2X0 U7440 ( .IN1(n10132), .IN2(n11941), .QN(n10128) );
  NAND2X0 U7441 ( .IN1(n9613), .IN2(n11870), .QN(n7768) );
  NAND2X0 U7442 ( .IN1(n7328), .IN2(n7327), .QN(n7338) );
  NAND2X0 U7443 ( .IN1(n9541), .IN2(\oc8051_memory_interface1/pc_buf [13]), 
        .QN(n9542) );
  NAND2X0 U7444 ( .IN1(n9209), .IN2(n9252), .QN(n9210) );
  NAND2X0 U7445 ( .IN1(n9232), .IN2(n9601), .QN(n9229) );
  NAND2X0 U7446 ( .IN1(n9253), .IN2(n9246), .QN(n9247) );
  NAND2X0 U7447 ( .IN1(n9646), .IN2(n9645), .QN(n9647) );
  NAND2X0 U7448 ( .IN1(n9629), .IN2(n9776), .QN(n9636) );
  NAND2X0 U7449 ( .IN1(n8517), .IN2(n8516), .QN(n8518) );
  NAND2X0 U7450 ( .IN1(n7988), .IN2(n11931), .QN(n7932) );
  NAND2X0 U7451 ( .IN1(n8468), .IN2(n8467), .QN(n10096) );
  NAND2X0 U7452 ( .IN1(n9138), .IN2(n9872), .QN(n9142) );
  NAND2X0 U7453 ( .IN1(n9135), .IN2(n9249), .QN(n9136) );
  NAND2X0 U7454 ( .IN1(n7817), .IN2(n7816), .QN(n11698) );
  NAND2X0 U7455 ( .IN1(n10051), .IN2(\oc8051_sfr1/tl0 [4]), .QN(n8447) );
  NAND2X0 U7456 ( .IN1(n10089), .IN2(\oc8051_sfr1/th0 [3]), .QN(n8370) );
  NAND2X0 U7457 ( .IN1(n9982), .IN2(\oc8051_sfr1/tl1 [0]), .QN(n9983) );
  NAND2X0 U7458 ( .IN1(n9973), .IN2(n9981), .QN(n8758) );
  NAND2X0 U7459 ( .IN1(\oc8051_sfr1/th1 [3]), .IN2(n10005), .QN(n10007) );
  NAND2X0 U7460 ( .IN1(\oc8051_sfr1/rcap2l [6]), .IN2(n9963), .QN(n9964) );
  NAND2X0 U7461 ( .IN1(\oc8051_sfr1/rcap2l [5]), .IN2(n9963), .QN(n8736) );
  NAND2X0 U7462 ( .IN1(\oc8051_sfr1/rcap2h [2]), .IN2(n9963), .QN(n8328) );
  NAND2X0 U7463 ( .IN1(n12069), .IN2(n8716), .QN(n8718) );
  NAND2X0 U7464 ( .IN1(n9212), .IN2(n8700), .QN(n9255) );
  NAND2X0 U7465 ( .IN1(n8147), .IN2(n8146), .QN(n8148) );
  NAND2X0 U7466 ( .IN1(n8141), .IN2(n8140), .QN(n8142) );
  NAND2X0 U7467 ( .IN1(n7403), .IN2(n7402), .QN(n8852) );
  NAND2X0 U7468 ( .IN1(n9010), .IN2(n7677), .QN(n7679) );
  NAND2X0 U7469 ( .IN1(n9868), .IN2(int_src[4]), .QN(n9869) );
  NAND2X0 U7470 ( .IN1(n9156), .IN2(n8464), .QN(n8465) );
  NAND2X0 U7471 ( .IN1(n8223), .IN2(n11698), .QN(n7841) );
  NAND2X0 U7472 ( .IN1(n8223), .IN2(n11676), .QN(n7585) );
  NAND2X0 U7473 ( .IN1(n9945), .IN2(n8891), .QN(n8892) );
  NAND2X0 U7474 ( .IN1(n7343), .IN2(\oc8051_alu1/oc8051_mul1/tmp_mul [9]), 
        .QN(n7344) );
  NAND2X0 U7475 ( .IN1(n8612), .IN2(n8611), .QN(n6752) );
  NAND2X0 U7476 ( .IN1(n8519), .IN2(n8518), .QN(n6728) );
  NAND2X0 U7477 ( .IN1(n8489), .IN2(n8488), .QN(n6703) );
  NAND2X0 U7478 ( .IN1(n8448), .IN2(n8447), .QN(n4463) );
  NAND2X0 U7479 ( .IN1(n8363), .IN2(n8362), .QN(n4458) );
  NAND2X0 U7480 ( .IN1(n8351), .IN2(n8350), .QN(n4499) );
  NAND2X0 U7481 ( .IN1(n8344), .IN2(n8343), .QN(n4501) );
  NAND2X0 U7482 ( .IN1(n8317), .IN2(n8316), .QN(n4518) );
  NAND2X0 U7483 ( .IN1(n8857), .IN2(n8645), .QN(n4331) );
  NAND2X0 U7484 ( .IN1(n8378), .IN2(n8797), .QN(n6759) );
  NAND2X0 U7485 ( .IN1(n8466), .IN2(n8465), .QN(n4380) );
  NAND2X0 U7486 ( .IN1(n7888), .IN2(n7887), .QN(n11938) );
  NAND2X0 U7487 ( .IN1(n7200), .IN2(n7201), .QN(n7592) );
  NOR2X0 U7488 ( .IN1(n8248), .IN2(n8235), .QN(n7200) );
  NAND2X0 U7489 ( .IN1(n7797), .IN2(n7941), .QN(n7201) );
  NAND2X0 U7490 ( .IN1(n7202), .IN2(n7203), .QN(n7593) );
  NOR2X0 U7491 ( .IN1(n7777), .IN2(n8171), .QN(n7202) );
  NOR2X0 U7492 ( .IN1(n7393), .IN2(n7392), .QN(n7204) );
  NOR2X0 U7493 ( .IN1(n7206), .IN2(n7207), .QN(n11880) );
  NOR2X0 U7494 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [11]), .IN2(n7346), 
        .QN(n7206) );
  NAND2X0 U7495 ( .IN1(n8028), .IN2(n7765), .QN(n7207) );
  NOR2X0 U7496 ( .IN1(n7208), .IN2(n7209), .QN(n11890) );
  NOR2X0 U7497 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [9]), .IN2(n7343), .QN(
        n7208) );
  NAND2X0 U7498 ( .IN1(n7344), .IN2(n7765), .QN(n7209) );
  NAND3X0 U7499 ( .IN1(\oc8051_memory_interface1/op_pos [1]), .IN2(n11967), 
        .IN3(n11990), .QN(n7626) );
  NAND3X0 U7500 ( .IN1(\oc8051_memory_interface1/op_pos [0]), .IN2(n11967), 
        .IN3(n11959), .QN(n7624) );
  OA22X1 U7501 ( .IN1(n7626), .IN2(n11973), .IN3(n7624), .IN4(n12017), .Q(
        n7215) );
  NOR2X0 U7502 ( .IN1(\oc8051_memory_interface1/op_pos [0]), .IN2(
        \oc8051_memory_interface1/op_pos [1]), .QN(n7216) );
  INVX0 U7503 ( .INP(n7216), .ZN(n7217) );
  NAND2X0 U7504 ( .IN1(\oc8051_memory_interface1/op_pos [2]), .IN2(n7217), 
        .QN(n7629) );
  NOR2X0 U7505 ( .IN1(n7629), .IN2(n12043), .QN(n7211) );
  OA221X1 U7506 ( .IN1(\oc8051_memory_interface1/op_pos [2]), .IN2(
        \oc8051_memory_interface1/idat_old [4]), .IN3(n11967), .IN4(
        \oc8051_memory_interface1/idat_cur [4]), .IN5(n7216), .Q(n7210) );
  NOR2X0 U7507 ( .IN1(n7211), .IN2(n7210), .QN(n7214) );
  NAND2X0 U7508 ( .IN1(wbi_ack_i), .IN2(\oc8051_memory_interface1/int_ack_t ), 
        .QN(n7632) );
  NAND3X0 U7509 ( .IN1(\oc8051_memory_interface1/op_pos [0]), .IN2(
        \oc8051_memory_interface1/op_pos [1]), .IN3(n11967), .QN(n7627) );
  INVX0 U7510 ( .INP(n7627), .ZN(n7212) );
  NAND2X0 U7511 ( .IN1(n7212), .IN2(\oc8051_memory_interface1/idat_old [28]), 
        .QN(n7213) );
  NAND4X0 U7512 ( .IN1(n7215), .IN2(n7214), .IN3(n7632), .IN4(n7213), .QN(
        n8866) );
  NOR2X0 U7513 ( .IN1(\oc8051_memory_interface1/cdone ), .IN2(
        \oc8051_memory_interface1/dack_ir ), .QN(n7639) );
  NOR2X0 U7514 ( .IN1(n12038), .IN2(\oc8051_memory_interface1/dack_ir ), .QN(
        n7638) );
  AO222X1 U7515 ( .IN1(n8866), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [4]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [4]), .Q(n11916) );
  INVX0 U7516 ( .INP(n7632), .ZN(n8151) );
  NAND2X0 U7517 ( .IN1(\oc8051_memory_interface1/op_pos [2]), .IN2(n7216), 
        .QN(n7625) );
  NOR2X0 U7518 ( .IN1(n8151), .IN2(n7625), .QN(n8152) );
  NOR2X0 U7519 ( .IN1(n8151), .IN2(n7629), .QN(n8154) );
  AO22X1 U7520 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [3]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [11]), .Q(n7220)
         );
  NOR2X0 U7521 ( .IN1(n8151), .IN2(n7627), .QN(n8155) );
  NOR2X0 U7522 ( .IN1(n8151), .IN2(n7624), .QN(n8156) );
  AO22X1 U7523 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_old [27]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [11]), .Q(n7219)
         );
  NOR2X0 U7524 ( .IN1(n7217), .IN2(\oc8051_memory_interface1/op_pos [2]), .QN(
        n7630) );
  INVX0 U7525 ( .INP(n7890), .ZN(n8153) );
  NOR2X0 U7526 ( .IN1(n8151), .IN2(n7626), .QN(n8150) );
  AO22X1 U7527 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [3]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [19]), .Q(n7218)
         );
  OR3X1 U7528 ( .IN1(n7220), .IN2(n7219), .IN3(n7218), .Q(n8863) );
  AO222X1 U7529 ( .IN1(n8863), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [3]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [3]), .Q(n11918) );
  NAND2X0 U7530 ( .IN1(src_sel1[0]), .IN2(n12022), .QN(n7224) );
  NOR2X0 U7531 ( .IN1(src_sel1[2]), .IN2(n7224), .QN(n7306) );
  AND3X1 U7532 ( .IN1(src_sel1[1]), .IN2(src_sel1[0]), .IN3(n12009), .Q(n7304)
         );
  AO22X1 U7533 ( .IN1(n7306), .IN2(\oc8051_memory_interface1/imm_r [0]), .IN3(
        n7304), .IN4(acc[0]), .Q(n7223) );
  NAND2X0 U7534 ( .IN1(src_sel1[1]), .IN2(n12009), .QN(n7221) );
  NOR2X0 U7535 ( .IN1(src_sel1[0]), .IN2(n7221), .QN(n7305) );
  NOR2X0 U7536 ( .IN1(src_sel1[0]), .IN2(src_sel1[1]), .QN(n7312) );
  AND2X1 U7537 ( .IN1(n12009), .IN2(n7312), .Q(n7308) );
  MUX21X1 U7538 ( .IN1(\oc8051_ram_top1/rd_data_m [0]), .IN2(
        \oc8051_ram_top1/wr_data_r [0]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n8285) );
  NOR2X0 U7539 ( .IN1(rd_ind), .IN2(n12055), .QN(n7354) );
  MUX21X1 U7540 ( .IN1(n8285), .IN2(sfr_out[0]), .S(n7354), .Q(n7228) );
  AO22X1 U7541 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [0]), 
        .IN3(n7308), .IN4(n7228), .Q(n7222) );
  NOR2X0 U7542 ( .IN1(n7223), .IN2(n7222), .QN(n7227) );
  INVX0 U7543 ( .INP(n7224), .ZN(n7311) );
  AO222X1 U7544 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [0]), 
        .IN3(n7312), .IN4(pc[8]), .IN5(pc[0]), .IN6(n7311), .Q(n7225) );
  NAND2X0 U7545 ( .IN1(src_sel1[2]), .IN2(n7225), .QN(n7226) );
  NAND2X0 U7546 ( .IN1(n7227), .IN2(n7226), .QN(n7752) );
  INVX0 U7547 ( .INP(n7752), .ZN(n8167) );
  MUX21X1 U7548 ( .IN1(\oc8051_ram_top1/rd_data_m [4]), .IN2(
        \oc8051_ram_top1/wr_data_r [4]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n7426) );
  MUX21X1 U7549 ( .IN1(n7426), .IN2(sfr_out[4]), .S(n7354), .Q(n7268) );
  NOR2X0 U7550 ( .IN1(src_sel2[1]), .IN2(src_sel2[0]), .QN(n7233) );
  AND2X1 U7551 ( .IN1(src_sel2[1]), .IN2(src_sel2[0]), .Q(n7232) );
  NOR2X0 U7552 ( .IN1(src_sel2[1]), .IN2(n12045), .QN(n7231) );
  AO222X1 U7553 ( .IN1(n7268), .IN2(n7233), .IN3(n7232), .IN4(
        \oc8051_memory_interface1/imm_r [4]), .IN5(n7231), .IN6(acc[4]), .Q(
        n8178) );
  AO222X1 U7554 ( .IN1(n7228), .IN2(n7233), .IN3(
        \oc8051_memory_interface1/imm_r [0]), .IN4(n7232), .IN5(n7231), .IN6(
        acc[0]), .Q(n8909) );
  OA221X1 U7555 ( .IN1(\oc8051_alu1/oc8051_mul1/cycle [1]), .IN2(n8178), .IN3(
        n11966), .IN4(n8909), .IN5(\oc8051_alu1/oc8051_mul1/cycle [0]), .Q(
        n7230) );
  MUX21X1 U7556 ( .IN1(\oc8051_ram_top1/rd_data_m [6]), .IN2(
        \oc8051_ram_top1/wr_data_r [6]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n8283) );
  MUX21X1 U7557 ( .IN1(n8283), .IN2(sfr_out[6]), .S(n7354), .Q(n7292) );
  AO222X1 U7558 ( .IN1(n7292), .IN2(n7233), .IN3(n7232), .IN4(
        \oc8051_memory_interface1/imm_r [6]), .IN5(n7231), .IN6(acc[6]), .Q(
        n8050) );
  MUX21X1 U7559 ( .IN1(\oc8051_ram_top1/rd_data_m [2]), .IN2(
        \oc8051_ram_top1/wr_data_r [2]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n7729) );
  MUX21X1 U7560 ( .IN1(n7729), .IN2(sfr_out[2]), .S(n7354), .Q(n7244) );
  AO222X1 U7561 ( .IN1(n7244), .IN2(n7233), .IN3(
        \oc8051_memory_interface1/imm_r [2]), .IN4(n7232), .IN5(n7231), .IN6(
        acc[2]), .Q(n8232) );
  OA221X1 U7562 ( .IN1(\oc8051_alu1/oc8051_mul1/cycle [1]), .IN2(n8050), .IN3(
        n11966), .IN4(n8232), .IN5(n11983), .Q(n7229) );
  NOR2X0 U7563 ( .IN1(n7230), .IN2(n7229), .QN(n7316) );
  NOR2X0 U7564 ( .IN1(n8167), .IN2(n7316), .QN(n11866) );
  MUX21X1 U7565 ( .IN1(\oc8051_ram_top1/rd_data_m [5]), .IN2(
        \oc8051_ram_top1/wr_data_r [5]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n7775) );
  MUX21X1 U7566 ( .IN1(n7775), .IN2(sfr_out[5]), .S(n7354), .Q(n7280) );
  AO222X1 U7567 ( .IN1(n7280), .IN2(n7233), .IN3(n7232), .IN4(
        \oc8051_memory_interface1/imm_r [5]), .IN5(n7231), .IN6(acc[5]), .Q(
        n8069) );
  MUX21X1 U7568 ( .IN1(\oc8051_ram_top1/rd_data_m [1]), .IN2(
        \oc8051_ram_top1/wr_data_r [1]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n8279) );
  MUX21X1 U7569 ( .IN1(n8279), .IN2(sfr_out[1]), .S(n7354), .Q(n7236) );
  AO222X1 U7570 ( .IN1(n7236), .IN2(n7233), .IN3(acc[1]), .IN4(n7231), .IN5(
        \oc8051_memory_interface1/imm_r [1]), .IN6(n7232), .Q(n8908) );
  OA221X1 U7571 ( .IN1(\oc8051_alu1/oc8051_mul1/cycle [1]), .IN2(n8069), .IN3(
        n11966), .IN4(n8908), .IN5(\oc8051_alu1/oc8051_mul1/cycle [0]), .Q(
        n7235) );
  MUX21X1 U7572 ( .IN1(\oc8051_ram_top1/rd_data_m [7]), .IN2(
        \oc8051_ram_top1/wr_data_r [7]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n7399) );
  MUX21X1 U7573 ( .IN1(n7399), .IN2(sfr_out[7]), .S(n7354), .Q(n7307) );
  AO222X1 U7574 ( .IN1(n7307), .IN2(n7233), .IN3(n7232), .IN4(
        \oc8051_memory_interface1/imm_r [7]), .IN5(n7231), .IN6(acc[7]), .Q(
        n7441) );
  MUX21X1 U7575 ( .IN1(\oc8051_ram_top1/rd_data_m [3]), .IN2(
        \oc8051_ram_top1/wr_data_r [3]), .S(\oc8051_ram_top1/rd_en_r ), .Q(
        n8276) );
  MUX21X1 U7576 ( .IN1(n8276), .IN2(sfr_out[3]), .S(n7354), .Q(n7256) );
  AO222X1 U7577 ( .IN1(n7256), .IN2(n7233), .IN3(n7232), .IN4(
        \oc8051_memory_interface1/imm_r [3]), .IN5(n7231), .IN6(acc[3]), .Q(
        n8248) );
  OA221X1 U7578 ( .IN1(\oc8051_alu1/oc8051_mul1/cycle [1]), .IN2(n7441), .IN3(
        n11966), .IN4(n8248), .IN5(n11983), .Q(n7234) );
  NOR2X0 U7579 ( .IN1(n7235), .IN2(n7234), .QN(n7317) );
  NOR2X0 U7580 ( .IN1(n8167), .IN2(n7317), .QN(n7243) );
  AO22X1 U7581 ( .IN1(n7306), .IN2(\oc8051_memory_interface1/imm_r [1]), .IN3(
        n7304), .IN4(acc[1]), .Q(n7238) );
  AO22X1 U7582 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [1]), 
        .IN3(n7308), .IN4(n7236), .Q(n7237) );
  NOR2X0 U7583 ( .IN1(n7238), .IN2(n7237), .QN(n7241) );
  AO222X1 U7584 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [1]), 
        .IN3(n7312), .IN4(pc[9]), .IN5(pc[1]), .IN6(n7311), .Q(n7239) );
  NAND2X0 U7585 ( .IN1(src_sel1[2]), .IN2(n7239), .QN(n7240) );
  NAND2X0 U7586 ( .IN1(n7241), .IN2(n7240), .QN(n7809) );
  INVX0 U7587 ( .INP(n7809), .ZN(n8071) );
  NOR2X0 U7588 ( .IN1(n8071), .IN2(n7316), .QN(n7242) );
  XOR2X1 U7589 ( .IN1(n7243), .IN2(n7242), .Q(n11872) );
  NAND2X0 U7590 ( .IN1(n11983), .IN2(n11966), .QN(n7765) );
  AND2X1 U7591 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [0]), .IN2(n7765), .Q(
        n7250) );
  AO22X1 U7592 ( .IN1(\oc8051_memory_interface1/imm_r [2]), .IN2(n7306), .IN3(
        acc[2]), .IN4(n7304), .Q(n7247) );
  AO222X1 U7593 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [2]), 
        .IN3(pc[2]), .IN4(n7311), .IN5(pc[10]), .IN6(n7312), .Q(n7245) );
  AO22X1 U7594 ( .IN1(src_sel1[2]), .IN2(n7245), .IN3(n7308), .IN4(n7244), .Q(
        n7246) );
  NOR2X0 U7595 ( .IN1(n7247), .IN2(n7246), .QN(n7249) );
  NAND2X0 U7596 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [2]), 
        .QN(n7248) );
  NAND2X0 U7597 ( .IN1(n7249), .IN2(n7248), .QN(n8204) );
  INVX0 U7598 ( .INP(n8204), .ZN(n7807) );
  NOR2X0 U7599 ( .IN1(n7807), .IN2(n7316), .QN(n7251) );
  NOR2X0 U7600 ( .IN1(n7250), .IN2(n7251), .QN(n7252) );
  AND3X1 U7601 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [0]), .IN2(n7251), 
        .IN3(n7765), .Q(n7267) );
  NOR2X0 U7602 ( .IN1(n7252), .IN2(n7267), .QN(n7255) );
  NOR3X0 U7603 ( .IN1(n8071), .IN2(n7317), .IN3(n11866), .QN(n7253) );
  XOR2X1 U7604 ( .IN1(n7255), .IN2(n7253), .Q(n11868) );
  NOR2X0 U7605 ( .IN1(n8071), .IN2(n7317), .QN(n7254) );
  OA21X1 U7606 ( .IN1(n7255), .IN2(n11866), .IN3(n7254), .Q(n7266) );
  AO22X1 U7607 ( .IN1(n7306), .IN2(\oc8051_memory_interface1/imm_r [3]), .IN3(
        n7304), .IN4(acc[3]), .Q(n7258) );
  AO22X1 U7608 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [3]), 
        .IN3(n7308), .IN4(n7256), .Q(n7257) );
  NOR2X0 U7609 ( .IN1(n7258), .IN2(n7257), .QN(n7261) );
  AO222X1 U7610 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [3]), 
        .IN3(n7312), .IN4(pc[11]), .IN5(n7311), .IN6(pc[3]), .Q(n7259) );
  NAND2X0 U7611 ( .IN1(src_sel1[2]), .IN2(n7259), .QN(n7260) );
  INVX0 U7612 ( .INP(n8219), .ZN(n8235) );
  NOR2X0 U7613 ( .IN1(n8235), .IN2(n7316), .QN(n7264) );
  NOR2X0 U7614 ( .IN1(n7807), .IN2(n7317), .QN(n7263) );
  AND2X1 U7615 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [1]), .IN2(n7765), .Q(
        n7262) );
  FADDX1 U7616 ( .A(n7264), .B(n7263), .CI(n7262), .CO(n7279), .S(n7265) );
  FADDX1 U7617 ( .A(n7267), .B(n7266), .CI(n7265), .CO(n7278), .S(n11892) );
  AO22X1 U7618 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [4]), 
        .IN3(n7304), .IN4(acc[4]), .Q(n7270) );
  AO22X1 U7619 ( .IN1(n7308), .IN2(n7268), .IN3(n7306), .IN4(
        \oc8051_memory_interface1/imm_r [4]), .Q(n7269) );
  NOR2X0 U7620 ( .IN1(n7270), .IN2(n7269), .QN(n7273) );
  AO222X1 U7621 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [4]), 
        .IN3(n7312), .IN4(pc[12]), .IN5(pc[4]), .IN6(n7311), .Q(n7271) );
  NAND2X0 U7622 ( .IN1(src_sel1[2]), .IN2(n7271), .QN(n7272) );
  INVX0 U7623 ( .INP(n8190), .ZN(n8203) );
  NOR2X0 U7624 ( .IN1(n8203), .IN2(n7316), .QN(n7276) );
  NOR2X0 U7625 ( .IN1(n8235), .IN2(n7317), .QN(n7275) );
  AND2X1 U7626 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [2]), .IN2(n7765), .Q(
        n7274) );
  FADDX1 U7627 ( .A(n7276), .B(n7275), .CI(n7274), .CO(n7291), .S(n7277) );
  FADDX1 U7628 ( .A(n7279), .B(n7278), .CI(n7277), .CO(n7290), .S(n11887) );
  AO22X1 U7629 ( .IN1(n7306), .IN2(\oc8051_memory_interface1/imm_r [5]), .IN3(
        n7304), .IN4(acc[5]), .Q(n7282) );
  AO22X1 U7630 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [5]), 
        .IN3(n7308), .IN4(n7280), .Q(n7281) );
  NOR2X0 U7631 ( .IN1(n7282), .IN2(n7281), .QN(n7285) );
  AO222X1 U7632 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [5]), 
        .IN3(n7312), .IN4(pc[13]), .IN5(pc[5]), .IN6(n7311), .Q(n7283) );
  NAND2X0 U7633 ( .IN1(src_sel1[2]), .IN2(n7283), .QN(n7284) );
  INVX0 U7634 ( .INP(n8089), .ZN(n8188) );
  NOR2X0 U7635 ( .IN1(n8188), .IN2(n7316), .QN(n7288) );
  NOR2X0 U7636 ( .IN1(n8203), .IN2(n7317), .QN(n7287) );
  AND2X1 U7637 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [3]), .IN2(n7765), .Q(
        n7286) );
  FADDX1 U7638 ( .A(n7288), .B(n7287), .CI(n7286), .CO(n7303), .S(n7289) );
  FADDX1 U7639 ( .A(n7291), .B(n7290), .CI(n7289), .CO(n7302), .S(n11879) );
  AO22X1 U7640 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [6]), 
        .IN3(n7304), .IN4(acc[6]), .Q(n7294) );
  AO22X1 U7641 ( .IN1(n7308), .IN2(n7292), .IN3(n7306), .IN4(
        \oc8051_memory_interface1/imm_r [6]), .Q(n7293) );
  NOR2X0 U7642 ( .IN1(n7294), .IN2(n7293), .QN(n7297) );
  AO222X1 U7643 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [6]), 
        .IN3(n7312), .IN4(pc[14]), .IN5(pc[6]), .IN6(n7311), .Q(n7295) );
  NAND2X0 U7644 ( .IN1(src_sel1[2]), .IN2(n7295), .QN(n7296) );
  NAND2X0 U7645 ( .IN1(n7297), .IN2(n7296), .QN(n8022) );
  INVX0 U7646 ( .INP(n8022), .ZN(n8085) );
  NOR2X0 U7647 ( .IN1(n8085), .IN2(n7316), .QN(n7300) );
  NOR2X0 U7648 ( .IN1(n8188), .IN2(n7317), .QN(n7299) );
  AND2X1 U7649 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [4]), .IN2(n7765), .Q(
        n7298) );
  FADDX1 U7650 ( .A(n7300), .B(n7299), .CI(n7298), .CO(n7323), .S(n7301) );
  FADDX1 U7651 ( .A(n7303), .B(n7302), .CI(n7301), .CO(n7322), .S(n11877) );
  AO22X1 U7652 ( .IN1(n7305), .IN2(\oc8051_memory_interface1/imm2_r [7]), 
        .IN3(n7304), .IN4(acc[7]), .Q(n7310) );
  AO22X1 U7653 ( .IN1(n7308), .IN2(n7307), .IN3(n7306), .IN4(
        \oc8051_memory_interface1/imm_r [7]), .Q(n7309) );
  NOR2X0 U7654 ( .IN1(n7310), .IN2(n7309), .QN(n7315) );
  AO222X1 U7655 ( .IN1(src_sel1[1]), .IN2(\oc8051_alu_src_sel1/op1_r [7]), 
        .IN3(n7312), .IN4(pc[15]), .IN5(pc[7]), .IN6(n7311), .Q(n7313) );
  NAND2X0 U7656 ( .IN1(src_sel1[2]), .IN2(n7313), .QN(n7314) );
  NAND2X0 U7657 ( .IN1(n7315), .IN2(n7314), .QN(n8901) );
  INVX0 U7658 ( .INP(n8901), .ZN(n8020) );
  NOR2X0 U7659 ( .IN1(n8020), .IN2(n7316), .QN(n7326) );
  NOR2X0 U7660 ( .IN1(n8085), .IN2(n7317), .QN(n7325) );
  AND2X1 U7661 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [5]), .IN2(n7765), .Q(
        n7324) );
  NOR2X0 U7662 ( .IN1(n8020), .IN2(n7317), .QN(n7320) );
  INVX0 U7663 ( .INP(n7320), .ZN(n7318) );
  NAND2X0 U7664 ( .IN1(n7319), .IN2(n7318), .QN(n7331) );
  NAND3X0 U7665 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [6]), .IN2(n7320), 
        .IN3(n7765), .QN(n7337) );
  NAND2X0 U7666 ( .IN1(n7331), .IN2(n7337), .QN(n7330) );
  FADDX1 U7667 ( .A(n7323), .B(n7322), .CI(n7321), .CO(n7328), .S(n11869) );
  FADDX1 U7668 ( .A(n7326), .B(n7325), .CI(n7324), .CO(n7327), .S(n7321) );
  OR2X1 U7669 ( .IN1(n7328), .IN2(n7327), .Q(n7332) );
  NAND2X0 U7670 ( .IN1(n7332), .IN2(n7338), .QN(n7329) );
  XOR2X1 U7671 ( .IN1(n7330), .IN2(n7329), .Q(n11865) );
  INVX0 U7672 ( .INP(n7337), .ZN(n7334) );
  OAI21X1 U7673 ( .IN1(n7334), .IN2(n7332), .IN3(n7331), .QN(n7333) );
  MUX21X1 U7674 ( .IN1(n7334), .IN2(n7333), .S(n7338), .Q(n7336) );
  NAND2X0 U7675 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [7]), .IN2(n7765), 
        .QN(n7335) );
  NOR2X0 U7676 ( .IN1(n7336), .IN2(n7335), .QN(n7339) );
  AOI21X1 U7677 ( .IN1(n7336), .IN2(n7335), .IN3(n7339), .QN(n11871) );
  NOR2X0 U7678 ( .IN1(n7338), .IN2(n7337), .QN(n7340) );
  NOR2X0 U7679 ( .IN1(n7340), .IN2(n7339), .QN(n7342) );
  NAND2X0 U7680 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [8]), .IN2(n7765), 
        .QN(n7341) );
  NOR2X0 U7681 ( .IN1(n7342), .IN2(n7341), .QN(n7343) );
  AOI21X1 U7682 ( .IN1(n7342), .IN2(n7341), .IN3(n7343), .QN(n11867) );
  NAND2X0 U7683 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [10]), .IN2(n7765), 
        .QN(n7345) );
  NOR2X0 U7684 ( .IN1(n7345), .IN2(n7344), .QN(n7346) );
  AOI21X1 U7685 ( .IN1(n7345), .IN2(n7344), .IN3(n7346), .QN(n11888) );
  NAND2X0 U7686 ( .IN1(n7346), .IN2(\oc8051_alu1/oc8051_mul1/tmp_mul [11]), 
        .QN(n8028) );
  INVX0 U7687 ( .INP(wbd_ack_i), .ZN(n11932) );
  NOR2X0 U7688 ( .IN1(n11981), .IN2(wait_data), .QN(n8040) );
  INVX0 U7689 ( .INP(n8040), .ZN(n7376) );
  NAND2X0 U7690 ( .IN1(\oc8051_decoder1/alu_op [3]), .IN2(n12010), .QN(n7792)
         );
  NOR2X0 U7691 ( .IN1(\oc8051_decoder1/alu_op [2]), .IN2(n7792), .QN(n7401) );
  NAND2X0 U7692 ( .IN1(\oc8051_decoder1/alu_op [1]), .IN2(n7401), .QN(n8084)
         );
  NOR2X0 U7693 ( .IN1(n7376), .IN2(n8084), .QN(n8236) );
  INVX0 U7694 ( .INP(n8236), .ZN(n8166) );
  INVX0 U7695 ( .INP(n7441), .ZN(n8902) );
  INVX0 U7696 ( .INP(n8050), .ZN(n8047) );
  INVX0 U7697 ( .INP(n8069), .ZN(n8090) );
  INVX0 U7698 ( .INP(n8178), .ZN(n8185) );
  INVX0 U7699 ( .INP(n8232), .ZN(n8227) );
  NAND2X0 U7700 ( .IN1(\oc8051_ram_top1/bit_select [2]), .IN2(n11972), .QN(
        n7347) );
  NOR2X0 U7701 ( .IN1(\oc8051_ram_top1/bit_select [1]), .IN2(n7347), .QN(n7425) );
  AND3X1 U7702 ( .IN1(n11972), .IN2(n12016), .IN3(
        \oc8051_ram_top1/bit_select [1]), .Q(n7727) );
  AO22X1 U7703 ( .IN1(n7425), .IN2(n7426), .IN3(n7727), .IN4(n7729), .Q(n7353)
         );
  AND3X1 U7704 ( .IN1(\oc8051_ram_top1/bit_select [0]), .IN2(
        \oc8051_ram_top1/bit_select [1]), .IN3(n12016), .Q(n8275) );
  AND3X1 U7705 ( .IN1(\oc8051_ram_top1/bit_select [1]), .IN2(
        \oc8051_ram_top1/bit_select [2]), .IN3(n11972), .Q(n8281) );
  AO22X1 U7706 ( .IN1(n8275), .IN2(n8276), .IN3(n8281), .IN4(n8283), .Q(n7352)
         );
  NAND2X0 U7707 ( .IN1(\oc8051_ram_top1/bit_select [0]), .IN2(
        \oc8051_ram_top1/bit_select [2]), .QN(n7348) );
  NOR2X0 U7708 ( .IN1(\oc8051_ram_top1/bit_select [1]), .IN2(n7348), .QN(n7774) );
  NAND2X0 U7709 ( .IN1(\oc8051_ram_top1/bit_select [0]), .IN2(n12016), .QN(
        n7349) );
  NOR2X0 U7710 ( .IN1(\oc8051_ram_top1/bit_select [1]), .IN2(n7349), .QN(n8278) );
  AO22X1 U7711 ( .IN1(n7774), .IN2(n7775), .IN3(n8278), .IN4(n8279), .Q(n7351)
         );
  AND3X1 U7712 ( .IN1(\oc8051_ram_top1/bit_select [1]), .IN2(
        \oc8051_ram_top1/bit_select [0]), .IN3(\oc8051_ram_top1/bit_select [2]), .Q(n7398) );
  NOR3X0 U7713 ( .IN1(\oc8051_ram_top1/bit_select [1]), .IN2(
        \oc8051_ram_top1/bit_select [0]), .IN3(\oc8051_ram_top1/bit_select [2]), .QN(n8284) );
  AO22X1 U7714 ( .IN1(n7398), .IN2(n7399), .IN3(n8284), .IN4(n8285), .Q(n7350)
         );
  OR4X1 U7715 ( .IN1(n7353), .IN2(n7352), .IN3(n7351), .IN4(n7350), .Q(n7355)
         );
  MUX21X1 U7716 ( .IN1(n7355), .IN2(sfr_bit), .S(n7354), .Q(n8556) );
  AO21X1 U7717 ( .IN1(cy), .IN2(cy_sel[0]), .IN3(cy_sel[1]), .Q(n7393) );
  NAND2X0 U7718 ( .IN1(n8556), .IN2(n7393), .QN(n7377) );
  NAND2X0 U7719 ( .IN1(cy_sel[0]), .IN2(n7393), .QN(n7372) );
  NAND2X0 U7720 ( .IN1(n7377), .IN2(n7372), .QN(n8174) );
  INVX0 U7721 ( .INP(n8174), .ZN(n7829) );
  INVX0 U7722 ( .INP(n8909), .ZN(n7830) );
  NOR2X0 U7723 ( .IN1(n7829), .IN2(n7830), .QN(n7356) );
  MUX21X1 U7724 ( .IN1(n8227), .IN2(n8232), .S(n7357), .Q(n7698) );
  OA21X1 U7725 ( .IN1(n7356), .IN2(n8908), .IN3(n7357), .Q(n7365) );
  INVX0 U7726 ( .INP(n8908), .ZN(n7820) );
  AO21X1 U7727 ( .IN1(n7830), .IN2(n7829), .IN3(n7356), .Q(n7546) );
  NOR2X0 U7728 ( .IN1(n7752), .IN2(n7546), .QN(n7545) );
  MUX21X1 U7729 ( .IN1(n7365), .IN2(n7820), .S(n7545), .Q(n7805) );
  AO22X1 U7730 ( .IN1(n8071), .IN2(n7805), .IN3(n7545), .IN4(n8908), .Q(n7695)
         );
  INVX0 U7731 ( .INP(n8248), .ZN(n8250) );
  NOR2X0 U7732 ( .IN1(n8227), .IN2(n7357), .QN(n7358) );
  MUX21X1 U7733 ( .IN1(n8248), .IN2(n8250), .S(n7358), .Q(n8212) );
  NAND2X0 U7734 ( .IN1(n7359), .IN2(n8212), .QN(n7361) );
  NAND2X0 U7735 ( .IN1(n8248), .IN2(n7358), .QN(n7362) );
  OA21X1 U7736 ( .IN1(n7359), .IN2(n8212), .IN3(n7361), .Q(n8218) );
  AND3X1 U7737 ( .IN1(n7361), .IN2(n7362), .IN3(n7360), .Q(n9093) );
  NAND2X0 U7738 ( .IN1(n12010), .IN2(\oc8051_decoder1/alu_op [2]), .QN(n7371)
         );
  NOR2X0 U7739 ( .IN1(n12011), .IN2(wait_data), .QN(n7400) );
  AND2X1 U7740 ( .IN1(n7371), .IN2(n7400), .Q(n7402) );
  INVX0 U7741 ( .INP(n7792), .ZN(n7778) );
  NOR2X0 U7742 ( .IN1(n7778), .IN2(n8040), .QN(n7552) );
  OA22X1 U7743 ( .IN1(n8020), .IN2(n8166), .IN3(n8906), .IN4(n9092), .Q(n7397)
         );
  INVX0 U7744 ( .INP(n8556), .ZN(n7392) );
  NOR2X0 U7745 ( .IN1(n7392), .IN2(n7393), .QN(n7370) );
  NOR2X0 U7746 ( .IN1(n8040), .IN2(n7792), .QN(n7753) );
  NAND2X0 U7747 ( .IN1(n7402), .IN2(n7753), .QN(n7555) );
  NOR2X0 U7748 ( .IN1(n7778), .IN2(n7376), .QN(n7403) );
  INVX0 U7749 ( .INP(n7371), .ZN(n7378) );
  NOR2X0 U7750 ( .IN1(n7378), .IN2(n7400), .QN(n7553) );
  NAND2X0 U7751 ( .IN1(n7403), .IN2(n7553), .QN(n9094) );
  INVX0 U7752 ( .INP(n7362), .ZN(n7367) );
  NOR2X0 U7753 ( .IN1(n8167), .IN2(n7546), .QN(n7364) );
  MUX21X1 U7754 ( .IN1(n7365), .IN2(n7820), .S(n7364), .Q(n7363) );
  INVX0 U7755 ( .INP(n7363), .ZN(n7804) );
  OA22X1 U7756 ( .IN1(n7365), .IN2(n7364), .IN3(n7809), .IN4(n7804), .Q(n7697)
         );
  NOR2X0 U7757 ( .IN1(n7367), .IN2(n7366), .QN(n9095) );
  INVX0 U7758 ( .INP(n8900), .ZN(n8898) );
  NOR2X0 U7759 ( .IN1(n7441), .IN2(n8898), .QN(n7368) );
  MUX21X1 U7760 ( .IN1(n8902), .IN2(n7441), .S(n8898), .Q(n7749) );
  NOR2X0 U7761 ( .IN1(n8901), .IN2(n7749), .QN(n8899) );
  NOR2X0 U7762 ( .IN1(n7368), .IN2(n8899), .QN(n8897) );
  INVX0 U7763 ( .INP(n8897), .ZN(n7369) );
  OA22X1 U7764 ( .IN1(n7370), .IN2(n7555), .IN3(n9094), .IN4(n7369), .Q(n7396)
         );
  NOR2X0 U7765 ( .IN1(n7371), .IN2(\oc8051_decoder1/alu_op [1]), .QN(n7751) );
  INVX0 U7766 ( .INP(n7751), .ZN(n7560) );
  NAND2X0 U7767 ( .IN1(n7778), .IN2(\oc8051_decoder1/alu_op [0]), .QN(n7750)
         );
  NAND2X0 U7768 ( .IN1(n7392), .IN2(n7753), .QN(n7374) );
  OA22X1 U7769 ( .IN1(n8167), .IN2(n7750), .IN3(n7374), .IN4(n7372), .Q(n7373)
         );
  NOR2X0 U7770 ( .IN1(n7560), .IN2(n7373), .QN(n7391) );
  INVX0 U7771 ( .INP(n7552), .ZN(n7561) );
  NAND3X0 U7772 ( .IN1(n7750), .IN2(n7561), .IN3(n7374), .QN(n7375) );
  NAND3X0 U7773 ( .IN1(n7553), .IN2(n8174), .IN3(n7375), .QN(n7389) );
  AO221X1 U7774 ( .IN1(n8040), .IN2(n7377), .IN3(n7376), .IN4(n8174), .IN5(
        n7778), .Q(n7387) );
  NAND2X0 U7775 ( .IN1(n7378), .IN2(\oc8051_decoder1/alu_op [1]), .QN(n7547)
         );
  NAND2X0 U7776 ( .IN1(n8219), .IN2(n8206), .QN(n8208) );
  INVX0 U7777 ( .INP(n8208), .ZN(n8191) );
  NAND2X0 U7778 ( .IN1(n8191), .IN2(n8190), .QN(n7379) );
  NOR2X0 U7779 ( .IN1(n8188), .IN2(n7379), .QN(n7380) );
  NAND2X0 U7780 ( .IN1(n7380), .IN2(n8022), .QN(n7408) );
  INVX0 U7781 ( .INP(n7408), .ZN(n7568) );
  MUX21X1 U7782 ( .IN1(n8020), .IN2(n8901), .S(n7568), .Q(n7762) );
  AO21X1 U7783 ( .IN1(n8188), .IN2(n7379), .IN3(n7380), .Q(n8017) );
  MUX21X1 U7784 ( .IN1(n8085), .IN2(n8022), .S(n7380), .Q(n8018) );
  NOR2X0 U7785 ( .IN1(n8089), .IN2(n8022), .QN(n7381) );
  NOR2X0 U7786 ( .IN1(n7381), .IN2(n8020), .QN(n7383) );
  NAND2X0 U7787 ( .IN1(n8208), .IN2(n7829), .QN(n7382) );
  NOR2X0 U7788 ( .IN1(n7383), .IN2(n7382), .QN(n7384) );
  AO21X1 U7789 ( .IN1(n8017), .IN2(n8018), .IN3(n7384), .Q(n7761) );
  NOR2X0 U7790 ( .IN1(n7762), .IN2(n7761), .QN(n7760) );
  NAND3X0 U7791 ( .IN1(n8174), .IN2(n7760), .IN3(n8208), .QN(n7385) );
  INVX0 U7792 ( .INP(n7384), .ZN(n8086) );
  NAND2X0 U7793 ( .IN1(n7385), .IN2(n8086), .QN(n7386) );
  OA22X1 U7794 ( .IN1(n7387), .IN2(n7547), .IN3(n8189), .IN4(n7386), .Q(n7388)
         );
  NAND2X0 U7795 ( .IN1(n7389), .IN2(n7388), .QN(n7390) );
  NOR2X0 U7796 ( .IN1(n7391), .IN2(n7390), .QN(n7395) );
  INVX0 U7797 ( .INP(n7750), .ZN(n7412) );
  NAND2X0 U7798 ( .IN1(n7553), .IN2(n7412), .QN(n7797) );
  NAND4X0 U7799 ( .IN1(n7397), .IN2(n7396), .IN3(n7395), .IN4(n7394), .QN(
        n9130) );
  MUX21X1 U7800 ( .IN1(n7399), .IN2(n9130), .S(n7398), .Q(n7416) );
  OR2X1 U7801 ( .IN1(n7401), .IN2(n7400), .Q(n7404) );
  NAND3X0 U7802 ( .IN1(n7404), .IN2(n8084), .IN3(n8852), .QN(n7602) );
  OR2X1 U7803 ( .IN1(n8219), .IN2(n8206), .Q(n8209) );
  NOR2X0 U7804 ( .IN1(n7752), .IN2(n8209), .QN(n7420) );
  NAND4X0 U7805 ( .IN1(n7420), .IN2(n8203), .IN3(n8188), .IN4(n8085), .QN(
        n7405) );
  OR2X1 U7806 ( .IN1(n8901), .IN2(n7405), .Q(n7709) );
  INVX0 U7807 ( .INP(n7547), .ZN(n7413) );
  NAND2X0 U7808 ( .IN1(n11981), .IN2(n7413), .QN(n7803) );
  NAND2X0 U7809 ( .IN1(n7420), .IN2(n8174), .QN(n7776) );
  OR2X1 U7810 ( .IN1(n7803), .IN2(n7776), .Q(n7418) );
  NAND3X0 U7811 ( .IN1(\oc8051_decoder1/alu_op [3]), .IN2(n7413), .IN3(n7829), 
        .QN(n7780) );
  NOR4X0 U7812 ( .IN1(n7807), .IN2(n8071), .IN3(n8167), .IN4(n8235), .QN(n7569) );
  OA221X1 U7813 ( .IN1(n7780), .IN2(n7569), .IN3(n7780), .IN4(n11981), .IN5(
        n7797), .Q(n7419) );
  NAND2X0 U7814 ( .IN1(\oc8051_decoder1/alu_op [0]), .IN2(n7413), .QN(n7939)
         );
  OA221X1 U7815 ( .IN1(n8902), .IN2(n7939), .IN3(n7441), .IN4(n7941), .IN5(
        n8901), .Q(n7407) );
  NAND3X0 U7816 ( .IN1(\oc8051_decoder1/alu_op [3]), .IN2(n7413), .IN3(n11981), 
        .QN(n8171) );
  NOR2X0 U7817 ( .IN1(n8171), .IN2(n7829), .QN(n8065) );
  OR2X1 U7818 ( .IN1(n7780), .IN2(n7568), .Q(n7406) );
  AND4X1 U7819 ( .IN1(n7419), .IN2(n7407), .IN3(n7833), .IN4(n7406), .Q(n7415)
         );
  INVX0 U7820 ( .INP(n7803), .ZN(n7550) );
  NAND4X0 U7821 ( .IN1(n7829), .IN2(n8204), .IN3(n7809), .IN4(n7752), .QN(
        n7588) );
  NOR2X0 U7822 ( .IN1(n8235), .IN2(n7588), .QN(n7777) );
  NAND2X0 U7823 ( .IN1(n7550), .IN2(n7777), .QN(n7417) );
  NOR2X0 U7824 ( .IN1(n7408), .IN2(n7417), .QN(n7410) );
  NAND2X0 U7825 ( .IN1(n7550), .IN2(n7792), .QN(n7948) );
  NAND2X0 U7826 ( .IN1(n7948), .IN2(n8020), .QN(n7409) );
  NOR2X0 U7827 ( .IN1(n7410), .IN2(n7409), .QN(n7411) );
  OA21X1 U7828 ( .IN1(n8902), .IN2(n7941), .IN3(n7411), .Q(n7414) );
  INVX0 U7829 ( .INP(n7797), .ZN(n7937) );
  NAND3X0 U7830 ( .IN1(n7413), .IN2(n7412), .IN3(n8174), .QN(n8168) );
  INVX0 U7831 ( .INP(n8168), .ZN(n7742) );
  NOR2X0 U7832 ( .IN1(n7937), .IN2(n7742), .QN(n7940) );
  OAI222X1 U7833 ( .IN1(n7709), .IN2(n7418), .IN3(n7415), .IN4(n7414), .IN5(
        n7940), .IN6(n8902), .QN(n7757) );
  AOI21X1 U7834 ( .IN1(n7602), .IN2(n8901), .IN3(n7757), .QN(n9864) );
  INVX0 U7835 ( .INP(n9864), .ZN(n10107) );
  NAND3X0 U7836 ( .IN1(n7948), .IN2(n7418), .IN3(n7417), .QN(n7424) );
  INVX0 U7837 ( .INP(n8065), .ZN(n8228) );
  OA21X1 U7838 ( .IN1(n7420), .IN2(n8228), .IN3(n7419), .Q(n7781) );
  OAI21X1 U7839 ( .IN1(n7941), .IN2(n8178), .IN3(n7781), .QN(n7423) );
  OA221X1 U7840 ( .IN1(n8203), .IN2(n7939), .IN3(n8190), .IN4(n7941), .IN5(
        n7940), .Q(n7421) );
  NOR2X0 U7841 ( .IN1(n8185), .IN2(n7421), .QN(n7422) );
  AO221X1 U7842 ( .IN1(n8203), .IN2(n7424), .IN3(n8190), .IN4(n7423), .IN5(
        n7422), .Q(n8196) );
  AOI21X1 U7843 ( .IN1(n7602), .IN2(n8190), .IN3(n8196), .QN(n10008) );
  INVX0 U7844 ( .INP(n10008), .ZN(n10070) );
  NAND2X0 U7845 ( .IN1(n12012), .IN2(n10070), .QN(n9200) );
  MUX21X1 U7846 ( .IN1(n7426), .IN2(n9130), .S(n7425), .Q(n7427) );
  NAND2X0 U7847 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n7427), .QN(n7428) );
  NAND2X0 U7848 ( .IN1(n9200), .IN2(n7428), .QN(n11915) );
  OR2X1 U7849 ( .IN1(\oc8051_alu1/oc8051_div1/cycle [1]), .IN2(
        \oc8051_alu1/oc8051_div1/cycle [0]), .Q(n7448) );
  OA21X1 U7850 ( .IN1(n8085), .IN2(n7448), .IN3(n7429), .Q(n7475) );
  NAND2X0 U7851 ( .IN1(\oc8051_alu1/oc8051_div1/cycle [1]), .IN2(
        \oc8051_alu1/oc8051_div1/cycle [0]), .QN(n7431) );
  NAND2X0 U7852 ( .IN1(\oc8051_alu1/oc8051_div1/cycle [0]), .IN2(n11986), .QN(
        n7430) );
  OA222X1 U7853 ( .IN1(n7431), .IN2(n8090), .IN3(n7430), .IN4(n7820), .IN5(
        n8250), .IN6(\oc8051_alu1/oc8051_div1/cycle [0]), .Q(n8061) );
  MUX21X1 U7854 ( .IN1(n7830), .IN2(n8227), .S(
        \oc8051_alu1/oc8051_div1/cycle [0]), .Q(n7433) );
  NOR2X0 U7855 ( .IN1(n11986), .IN2(n7433), .QN(n7686) );
  INVX0 U7856 ( .INP(n7686), .ZN(n7684) );
  MUX21X1 U7857 ( .IN1(n8204), .IN2(\oc8051_alu1/oc8051_div1/tmp_rem [2]), .S(
        n7448), .Q(n7458) );
  MUX21X1 U7858 ( .IN1(n7809), .IN2(\oc8051_alu1/oc8051_div1/tmp_rem [1]), .S(
        n7448), .Q(n7452) );
  OR2X1 U7859 ( .IN1(n7431), .IN2(n7830), .Q(n7480) );
  NOR2X0 U7860 ( .IN1(n7452), .IN2(n7480), .QN(n7450) );
  NOR2X0 U7861 ( .IN1(n7820), .IN2(n7431), .QN(n7449) );
  NOR2X0 U7862 ( .IN1(n7450), .IN2(n7449), .QN(n7454) );
  AO21X1 U7863 ( .IN1(n7458), .IN2(n7455), .IN3(n7454), .Q(n7459) );
  MUX21X1 U7864 ( .IN1(n8219), .IN2(\oc8051_alu1/oc8051_div1/tmp_rem [3]), .S(
        n7448), .Q(n7461) );
  AO222X1 U7865 ( .IN1(n7684), .IN2(n7459), .IN3(n7684), .IN4(n7461), .IN5(
        n7459), .IN6(n7461), .Q(n7463) );
  MUX21X1 U7866 ( .IN1(n7820), .IN2(n8250), .S(
        \oc8051_alu1/oc8051_div1/cycle [0]), .Q(n7439) );
  NOR2X0 U7867 ( .IN1(n11986), .IN2(n7439), .QN(n8118) );
  INVX0 U7868 ( .INP(n8118), .ZN(n8116) );
  MUX21X1 U7869 ( .IN1(n8190), .IN2(\oc8051_alu1/oc8051_div1/tmp_rem [4]), .S(
        n7448), .Q(n7465) );
  AO222X1 U7870 ( .IN1(n7463), .IN2(n8116), .IN3(n7463), .IN4(n7465), .IN5(
        n8116), .IN6(n7465), .Q(n7468) );
  OA222X1 U7871 ( .IN1(n7431), .IN2(n8185), .IN3(n7430), .IN4(n7830), .IN5(
        n8227), .IN6(\oc8051_alu1/oc8051_div1/cycle [0]), .Q(n8124) );
  MUX21X1 U7872 ( .IN1(n8089), .IN2(\oc8051_alu1/oc8051_div1/tmp_rem [5]), .S(
        n7448), .Q(n7469) );
  AO222X1 U7873 ( .IN1(n7468), .IN2(n8124), .IN3(n7468), .IN4(n7469), .IN5(
        n8124), .IN6(n7469), .Q(n7432) );
  NOR2X0 U7874 ( .IN1(n8061), .IN2(n7432), .QN(n7471) );
  AO21X1 U7875 ( .IN1(n7475), .IN2(n7472), .IN3(n7471), .Q(n7435) );
  OA22X1 U7876 ( .IN1(\oc8051_alu1/oc8051_div1/cycle [1]), .IN2(n7433), .IN3(
        n8185), .IN4(\oc8051_alu1/oc8051_div1/cycle [0]), .Q(n7434) );
  NAND2X0 U7877 ( .IN1(n8047), .IN2(n7434), .QN(n8010) );
  NOR2X0 U7878 ( .IN1(n7435), .IN2(n8010), .QN(n7447) );
  MUX21X1 U7879 ( .IN1(n8901), .IN2(\oc8051_alu1/oc8051_div1/tmp_rem [7]), .S(
        n7448), .Q(n7445) );
  INVX0 U7880 ( .INP(n8010), .ZN(n8012) );
  INVX0 U7881 ( .INP(n7435), .ZN(n7436) );
  NOR2X0 U7882 ( .IN1(n8012), .IN2(n7436), .QN(n7443) );
  NOR4X0 U7883 ( .IN1(n8178), .IN2(n8069), .IN3(n8050), .IN4(n7441), .QN(n8910) );
  NOR2X0 U7884 ( .IN1(n8232), .IN2(n8248), .QN(n8912) );
  NOR2X0 U7885 ( .IN1(n8050), .IN2(n7441), .QN(n7437) );
  OA21X1 U7886 ( .IN1(\oc8051_alu1/oc8051_div1/cycle [0]), .IN2(n7437), .IN3(
        \oc8051_alu1/oc8051_div1/cycle [1]), .Q(n7438) );
  AO221X1 U7887 ( .IN1(n8910), .IN2(n8912), .IN3(n8910), .IN4(
        \oc8051_alu1/oc8051_div1/cycle [0]), .IN5(n7438), .Q(n7476) );
  OAI22X1 U7888 ( .IN1(\oc8051_alu1/oc8051_div1/cycle [1]), .IN2(n7439), .IN3(
        n8090), .IN4(\oc8051_alu1/oc8051_div1/cycle [0]), .QN(n7440) );
  NOR2X0 U7889 ( .IN1(n7441), .IN2(n7440), .QN(n7478) );
  NAND2X0 U7890 ( .IN1(n7476), .IN2(n7478), .QN(n7442) );
  NOR2X0 U7891 ( .IN1(n7443), .IN2(n7442), .QN(n7444) );
  OA21X1 U7892 ( .IN1(n7447), .IN2(n7445), .IN3(n7444), .Q(n11873) );
  INVX0 U7893 ( .INP(n7444), .ZN(n7446) );
  OA21X1 U7894 ( .IN1(n7447), .IN2(n7446), .IN3(n7445), .Q(n7731) );
  MUX21X1 U7895 ( .IN1(n7752), .IN2(\oc8051_alu1/oc8051_div1/tmp_rem [0]), .S(
        n7448), .Q(n7481) );
  NOR2X0 U7896 ( .IN1(n7480), .IN2(n7481), .QN(n7453) );
  NOR2X0 U7897 ( .IN1(n7449), .IN2(n7453), .QN(n7787) );
  INVX0 U7898 ( .INP(n11873), .ZN(n7451) );
  AO222X1 U7899 ( .IN1(n7452), .IN2(n7451), .IN3(n7452), .IN4(n7480), .IN5(
        n11873), .IN6(n7450), .Q(n7791) );
  OA21X1 U7900 ( .IN1(n7787), .IN2(n7791), .IN3(n7789), .Q(n7683) );
  INVX0 U7901 ( .INP(n7454), .ZN(n7456) );
  NAND3X0 U7902 ( .IN1(n11873), .IN2(n7456), .IN3(n7455), .QN(n7457) );
  XNOR2X1 U7903 ( .IN1(n7458), .IN2(n7457), .Q(n7687) );
  AO222X1 U7904 ( .IN1(n7683), .IN2(n7684), .IN3(n7683), .IN4(n7687), .IN5(
        n7684), .IN6(n7687), .Q(n8115) );
  INVX0 U7905 ( .INP(n7459), .ZN(n7460) );
  OA221X1 U7906 ( .IN1(n7686), .IN2(n7460), .IN3(n7684), .IN4(n7459), .IN5(
        n11873), .Q(n7462) );
  XOR2X1 U7907 ( .IN1(n7462), .IN2(n7461), .Q(n8119) );
  AO222X1 U7908 ( .IN1(n8115), .IN2(n8116), .IN3(n8115), .IN4(n8119), .IN5(
        n8116), .IN6(n8119), .Q(n8123) );
  INVX0 U7909 ( .INP(n7463), .ZN(n7464) );
  OA221X1 U7910 ( .IN1(n7464), .IN2(n8118), .IN3(n7463), .IN4(n8116), .IN5(
        n11873), .Q(n7466) );
  XOR2X1 U7911 ( .IN1(n7466), .IN2(n7465), .Q(n8125) );
  AO222X1 U7912 ( .IN1(n8123), .IN2(n8124), .IN3(n8123), .IN4(n8125), .IN5(
        n8124), .IN6(n8125), .Q(n8060) );
  INVX0 U7913 ( .INP(n8124), .ZN(n8122) );
  INVX0 U7914 ( .INP(n7468), .ZN(n7467) );
  OA221X1 U7915 ( .IN1(n8124), .IN2(n7468), .IN3(n8122), .IN4(n7467), .IN5(
        n11873), .Q(n7470) );
  XOR2X1 U7916 ( .IN1(n7470), .IN2(n7469), .Q(n8062) );
  AO222X1 U7917 ( .IN1(n8060), .IN2(n8061), .IN3(n8060), .IN4(n8062), .IN5(
        n8061), .IN6(n8062), .Q(n8011) );
  INVX0 U7918 ( .INP(n7471), .ZN(n7473) );
  NAND3X0 U7919 ( .IN1(n11873), .IN2(n7473), .IN3(n7472), .QN(n7474) );
  XOR2X1 U7920 ( .IN1(n7475), .IN2(n7474), .Q(n8013) );
  AO222X1 U7921 ( .IN1(n8012), .IN2(n8011), .IN3(n8012), .IN4(n8013), .IN5(
        n8011), .IN6(n8013), .Q(n7477) );
  AND2X1 U7922 ( .IN1(n7478), .IN2(n7477), .Q(n7733) );
  OA21X1 U7923 ( .IN1(n7478), .IN2(n7477), .IN3(n7476), .Q(n7730) );
  OA21X1 U7924 ( .IN1(n7731), .IN2(n7733), .IN3(n7730), .Q(n11885) );
  INVX0 U7925 ( .INP(n11885), .ZN(n7479) );
  NOR2X0 U7926 ( .IN1(n7480), .IN2(n7479), .QN(n7482) );
  XOR2X1 U7927 ( .IN1(n7482), .IN2(n7481), .Q(n11882) );
  NAND3X0 U7928 ( .IN1(\oc8051_decoder1/wr_sfr [0]), .IN2(n12010), .IN3(n12029), .QN(n9065) );
  NAND2X0 U7929 ( .IN1(n12010), .IN2(\oc8051_decoder1/ram_wr_sel [1]), .QN(
        n7527) );
  INVX0 U7930 ( .INP(n7527), .ZN(n8268) );
  NAND2X0 U7931 ( .IN1(n8268), .IN2(n11997), .QN(n7483) );
  NAND3X0 U7932 ( .IN1(\oc8051_decoder1/wr ), .IN2(n12010), .IN3(n7483), .QN(
        n8696) );
  NOR2X0 U7933 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n8696), .QN(n8692) );
  NAND3X0 U7934 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [0]), .IN2(
        \oc8051_sfr1/oc8051_sp1/sp [1]), .IN3(\oc8051_sfr1/oc8051_sp1/sp [2]), 
        .QN(n7505) );
  INVX0 U7935 ( .INP(n7505), .ZN(n7484) );
  NOR2X0 U7936 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [3]), .IN2(n7484), .QN(n7486)
         );
  NAND2X0 U7937 ( .IN1(n7484), .IN2(\oc8051_sfr1/oc8051_sp1/sp [3]), .QN(n7490) );
  NOR2X0 U7938 ( .IN1(n7527), .IN2(n11994), .QN(n7534) );
  INVX0 U7939 ( .INP(n7534), .ZN(n7525) );
  NOR2X0 U7940 ( .IN1(\oc8051_decoder1/ram_wr_sel [2]), .IN2(n7525), .QN(n7670) );
  NAND2X0 U7941 ( .IN1(n7490), .IN2(n7670), .QN(n7485) );
  NOR2X0 U7942 ( .IN1(n7486), .IN2(n7485), .QN(n7489) );
  NOR2X0 U7943 ( .IN1(\oc8051_decoder1/ram_wr_sel [2]), .IN2(
        \oc8051_decoder1/ram_wr_sel [0]), .QN(n7528) );
  OA221X1 U7944 ( .IN1(n8268), .IN2(\oc8051_memory_interface1/rn_r [3]), .IN3(
        n7527), .IN4(\oc8051_memory_interface1/ri_r [3]), .IN5(n7528), .Q(
        n7488) );
  NOR2X0 U7945 ( .IN1(n8268), .IN2(n11997), .QN(n7517) );
  NOR2X0 U7946 ( .IN1(n11994), .IN2(\oc8051_decoder1/ram_wr_sel [2]), .QN(
        n7495) );
  AND2X1 U7947 ( .IN1(n12025), .IN2(n7495), .Q(n7541) );
  AO22X1 U7948 ( .IN1(\oc8051_memory_interface1/imm2_r [3]), .IN2(n7517), 
        .IN3(\oc8051_memory_interface1/imm_r [3]), .IN4(n7541), .Q(n7487) );
  NOR3X0 U7949 ( .IN1(n7489), .IN2(n7488), .IN3(n7487), .QN(n9111) );
  INVX0 U7950 ( .INP(n7490), .ZN(n7491) );
  NAND2X0 U7951 ( .IN1(n7670), .IN2(n7491), .QN(n7523) );
  NOR2X0 U7952 ( .IN1(n7523), .IN2(n12046), .QN(n7533) );
  NAND2X0 U7953 ( .IN1(n7533), .IN2(\oc8051_sfr1/oc8051_sp1/sp [5]), .QN(n7535) );
  INVX0 U7954 ( .INP(n7535), .ZN(n7492) );
  NOR2X0 U7955 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [6]), .IN2(n7492), .QN(n7494)
         );
  NAND2X0 U7956 ( .IN1(n7492), .IN2(\oc8051_sfr1/oc8051_sp1/sp [6]), .QN(n7500) );
  NOR2X0 U7957 ( .IN1(n7494), .IN2(n7493), .QN(n7497) );
  NOR2X0 U7958 ( .IN1(n7495), .IN2(n7527), .QN(n7538) );
  AO222X1 U7959 ( .IN1(\oc8051_decoder1/ram_wr_sel [2]), .IN2(n7538), .IN3(
        \oc8051_decoder1/ram_wr_sel [2]), .IN4(
        \oc8051_memory_interface1/imm2_r [6]), .IN5(n7538), .IN6(
        \oc8051_memory_interface1/ri_r [6]), .Q(n7496) );
  NOR2X0 U7960 ( .IN1(n7497), .IN2(n7496), .QN(n7499) );
  NAND2X0 U7961 ( .IN1(\oc8051_memory_interface1/imm_r [6]), .IN2(n7541), .QN(
        n7498) );
  NAND2X0 U7962 ( .IN1(n7499), .IN2(n7498), .QN(n8662) );
  AO222X1 U7963 ( .IN1(\oc8051_decoder1/ram_wr_sel [2]), .IN2(n7538), .IN3(
        \oc8051_decoder1/ram_wr_sel [2]), .IN4(
        \oc8051_memory_interface1/imm2_r [7]), .IN5(n7538), .IN6(
        \oc8051_memory_interface1/ri_r [7]), .Q(n7503) );
  MUX21X1 U7964 ( .IN1(n12053), .IN2(\oc8051_sfr1/oc8051_sp1/sp [7]), .S(n7500), .Q(n7501) );
  AO22X1 U7965 ( .IN1(n7534), .IN2(n7501), .IN3(n7541), .IN4(
        \oc8051_memory_interface1/imm_r [7]), .Q(n7502) );
  NOR2X0 U7966 ( .IN1(n7503), .IN2(n7502), .QN(n8267) );
  INVX0 U7967 ( .INP(n8267), .ZN(n8256) );
  INVX0 U7968 ( .INP(n8649), .ZN(n8704) );
  OA221X1 U7969 ( .IN1(n8268), .IN2(\oc8051_memory_interface1/rn_r [2]), .IN3(
        n7527), .IN4(\oc8051_memory_interface1/ri_r [2]), .IN5(n7528), .Q(
        n7510) );
  NAND2X0 U7970 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [0]), .IN2(
        \oc8051_sfr1/oc8051_sp1/sp [1]), .QN(n7511) );
  INVX0 U7971 ( .INP(n7511), .ZN(n7504) );
  NOR2X0 U7972 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [2]), .IN2(n7504), .QN(n7507)
         );
  NAND2X0 U7973 ( .IN1(n7505), .IN2(n7670), .QN(n7506) );
  NOR2X0 U7974 ( .IN1(n7507), .IN2(n7506), .QN(n7509) );
  AO22X1 U7975 ( .IN1(\oc8051_memory_interface1/imm2_r [2]), .IN2(n7517), 
        .IN3(\oc8051_memory_interface1/imm_r [2]), .IN4(n7541), .Q(n7508) );
  NOR3X0 U7976 ( .IN1(n7510), .IN2(n7509), .IN3(n7508), .QN(n8257) );
  NOR2X0 U7977 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [1]), .IN2(
        \oc8051_sfr1/oc8051_sp1/sp [0]), .QN(n7513) );
  NOR2X0 U7978 ( .IN1(n7513), .IN2(n7512), .QN(n7516) );
  OA221X1 U7979 ( .IN1(n8268), .IN2(\oc8051_memory_interface1/rn_r [1]), .IN3(
        n7527), .IN4(\oc8051_memory_interface1/ri_r [1]), .IN5(n7528), .Q(
        n7515) );
  AO22X1 U7980 ( .IN1(\oc8051_memory_interface1/imm2_r [1]), .IN2(n7517), 
        .IN3(\oc8051_memory_interface1/imm_r [1]), .IN4(n7541), .Q(n7514) );
  NOR3X0 U7981 ( .IN1(n7516), .IN2(n7515), .IN3(n7514), .QN(n8260) );
  NAND2X0 U7982 ( .IN1(n8257), .IN2(n8260), .QN(n9894) );
  OA221X1 U7983 ( .IN1(n8268), .IN2(\oc8051_memory_interface1/rn_r [0]), .IN3(
        n7527), .IN4(\oc8051_memory_interface1/ri_r [0]), .IN5(n7528), .Q(
        n7519) );
  AO22X1 U7984 ( .IN1(\oc8051_memory_interface1/imm2_r [0]), .IN2(n7517), 
        .IN3(\oc8051_memory_interface1/imm_r [0]), .IN4(n7541), .Q(n7518) );
  NOR2X0 U7985 ( .IN1(n7519), .IN2(n7518), .QN(n7521) );
  NAND2X0 U7986 ( .IN1(n7670), .IN2(n12071), .QN(n7520) );
  NOR2X0 U7987 ( .IN1(n9894), .IN2(n9855), .QN(n8703) );
  INVX0 U7988 ( .INP(n8703), .ZN(n9876) );
  NOR2X0 U7989 ( .IN1(n7564), .IN2(n9876), .QN(n8685) );
  NAND2X0 U7990 ( .IN1(n7523), .IN2(\oc8051_sfr1/oc8051_sp1/sp [4]), .QN(n7526) );
  NAND2X0 U7991 ( .IN1(n7541), .IN2(\oc8051_memory_interface1/imm_r [4]), .QN(
        n7522) );
  OA21X1 U7992 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [4]), .IN2(n7523), .IN3(n7522), .Q(n7524) );
  OA21X1 U7993 ( .IN1(n7526), .IN2(n7525), .IN3(n7524), .Q(n7532) );
  NAND3X0 U7994 ( .IN1(n7528), .IN2(\oc8051_memory_interface1/rn_r [4]), .IN3(
        n7527), .QN(n7531) );
  OAI21X1 U7995 ( .IN1(\oc8051_decoder1/ram_wr_sel [1]), .IN2(
        \oc8051_memory_interface1/imm2_r [4]), .IN3(
        \oc8051_decoder1/ram_wr_sel [2]), .QN(n7530) );
  NAND3X0 U7996 ( .IN1(n8268), .IN2(\oc8051_memory_interface1/ri_r [4]), .IN3(
        n11994), .QN(n7529) );
  NAND4X0 U7997 ( .IN1(n7532), .IN2(n7531), .IN3(n7530), .IN4(n7529), .QN(
        n8876) );
  NOR2X0 U7998 ( .IN1(\oc8051_sfr1/oc8051_sp1/sp [5]), .IN2(n7533), .QN(n7537)
         );
  NOR2X0 U7999 ( .IN1(n7537), .IN2(n7536), .QN(n7540) );
  AO222X1 U8000 ( .IN1(\oc8051_decoder1/ram_wr_sel [2]), .IN2(n7538), .IN3(
        \oc8051_decoder1/ram_wr_sel [2]), .IN4(
        \oc8051_memory_interface1/imm2_r [5]), .IN5(n7538), .IN6(
        \oc8051_memory_interface1/ri_r [5]), .Q(n7539) );
  NOR2X0 U8001 ( .IN1(n7540), .IN2(n7539), .QN(n7543) );
  NAND2X0 U8002 ( .IN1(\oc8051_memory_interface1/imm_r [5]), .IN2(n7541), .QN(
        n7542) );
  NAND2X0 U8003 ( .IN1(n7543), .IN2(n7542), .QN(n8661) );
  INVX0 U8004 ( .INP(n8661), .ZN(n8653) );
  NOR2X0 U8005 ( .IN1(n8876), .IN2(n8653), .QN(n8691) );
  NAND3X0 U8006 ( .IN1(n8692), .IN2(n8685), .IN3(n8691), .QN(n7565) );
  NAND3X0 U8007 ( .IN1(\oc8051_decoder1/wr_sfr [1]), .IN2(n12010), .IN3(n12030), .QN(n8252) );
  INVX0 U8008 ( .INP(n8252), .ZN(n7544) );
  AOI21X1 U8009 ( .IN1(n9065), .IN2(n7565), .IN3(n7544), .QN(n8223) );
  INVX0 U8010 ( .INP(n9094), .ZN(n8896) );
  INVX0 U8011 ( .INP(n9092), .ZN(n8903) );
  AO21X1 U8012 ( .IN1(n7752), .IN2(n7546), .IN3(n7545), .Q(n8557) );
  OA21X1 U8013 ( .IN1(n8896), .IN2(n8903), .IN3(n8557), .Q(n7559) );
  NOR2X0 U8014 ( .IN1(n7547), .IN2(n7750), .QN(n7586) );
  INVX0 U8015 ( .INP(n7586), .ZN(n8234) );
  OA21X1 U8016 ( .IN1(n8167), .IN2(n7939), .IN3(n8234), .Q(n7548) );
  OA222X1 U8017 ( .IN1(n7941), .IN2(n7752), .IN3(n7941), .IN4(n8909), .IN5(
        n7830), .IN6(n7548), .Q(n7549) );
  NAND2X0 U8018 ( .IN1(n7549), .IN2(n7797), .QN(n7551) );
  AOI222X1 U8019 ( .IN1(n7551), .IN2(n7752), .IN3(n7551), .IN4(n8909), .IN5(
        n8167), .IN6(n7550), .QN(n7603) );
  INVX0 U8020 ( .INP(n8189), .ZN(n8210) );
  NAND2X0 U8021 ( .IN1(n7553), .IN2(n7552), .QN(n8233) );
  INVX0 U8022 ( .INP(n8233), .ZN(n9089) );
  NOR2X0 U8023 ( .IN1(n8210), .IN2(n9089), .QN(n7554) );
  OA22X1 U8024 ( .IN1(n8020), .IN2(n7555), .IN3(n8167), .IN4(n7554), .Q(n7557)
         );
  NAND2X0 U8025 ( .IN1(\oc8051_decoder1/alu_op [3]), .IN2(n7751), .QN(n8202)
         );
  OA22X1 U8026 ( .IN1(n7829), .IN2(n8166), .IN3(n8071), .IN4(n8202), .Q(n7556)
         );
  INVX0 U8027 ( .INP(n8852), .ZN(n8851) );
  NAND4X0 U8028 ( .IN1(n7603), .IN2(n7557), .IN3(n7556), .IN4(n8917), .QN(
        n7558) );
  NOR2X0 U8029 ( .IN1(n7559), .IN2(n7558), .QN(n7563) );
  NOR2X0 U8030 ( .IN1(n7561), .IN2(n7560), .QN(n9613) );
  NAND2X0 U8031 ( .IN1(n9613), .IN2(n11882), .QN(n7562) );
  NAND2X0 U8032 ( .IN1(n7563), .IN2(n7562), .QN(n11676) );
  INVX0 U8033 ( .INP(n7567), .ZN(n8003) );
  NOR2X0 U8034 ( .IN1(n12012), .IN2(n7564), .QN(n8684) );
  INVX0 U8035 ( .INP(n8696), .ZN(n8702) );
  INVX0 U8036 ( .INP(n9227), .ZN(n9232) );
  NAND3X0 U8037 ( .IN1(n8003), .IN2(n7566), .IN3(n7565), .QN(n8544) );
  NOR2X0 U8038 ( .IN1(n7567), .IN2(n7566), .QN(n7582) );
  INVX0 U8039 ( .INP(n7582), .ZN(n8224) );
  AO221X1 U8040 ( .IN1(n8544), .IN2(n8703), .IN3(n8544), .IN4(n8224), .IN5(
        n11971), .Q(n7584) );
  NOR3X0 U8041 ( .IN1(n8909), .IN2(n8228), .IN3(n7709), .QN(n7714) );
  AND3X1 U8042 ( .IN1(n7569), .IN2(n7568), .IN3(n8901), .Q(n7706) );
  NOR2X0 U8043 ( .IN1(n7780), .IN2(\oc8051_decoder1/alu_op [0]), .QN(n8045) );
  AND3X1 U8044 ( .IN1(n7830), .IN2(n7706), .IN3(n8045), .Q(n7581) );
  MUX21X1 U8045 ( .IN1(dptr_hi[0]), .IN2(pc[8]), .S(src_sel3), .Q(n7570) );
  NOR2X0 U8046 ( .IN1(n7570), .IN2(n8897), .QN(n7572) );
  NAND2X0 U8047 ( .IN1(n7822), .IN2(n8896), .QN(n7571) );
  NOR2X0 U8048 ( .IN1(n7572), .IN2(n7571), .QN(n7574) );
  AO22X1 U8049 ( .IN1(n8236), .IN2(n8190), .IN3(n7586), .IN4(n7752), .Q(n7573)
         );
  NOR2X0 U8050 ( .IN1(n7574), .IN2(n7573), .QN(n7576) );
  NAND2X0 U8051 ( .IN1(n11866), .IN2(n8851), .QN(n7575) );
  INVX0 U8052 ( .INP(n8045), .ZN(n8229) );
  OR2X1 U8053 ( .IN1(n7706), .IN2(n8229), .Q(n7832) );
  NAND3X0 U8054 ( .IN1(n7577), .IN2(n8233), .IN3(n7832), .QN(n7578) );
  AO22X1 U8055 ( .IN1(n11885), .IN2(n9613), .IN3(n8909), .IN4(n7578), .Q(n7579) );
  NOR4X0 U8056 ( .IN1(n7714), .IN2(n7581), .IN3(n7580), .IN4(n7579), .QN(n9658) );
  OA22X1 U8057 ( .IN1(n9658), .IN2(n8252), .IN3(n9876), .IN4(n8251), .Q(n7583)
         );
  NAND3X0 U8058 ( .IN1(n7585), .IN2(n7584), .IN3(n7583), .QN(n11905) );
  INVX0 U8059 ( .INP(n8876), .ZN(n8872) );
  NOR2X0 U8060 ( .IN1(n8661), .IN2(n8872), .QN(n8656) );
  INVX0 U8061 ( .INP(n9259), .ZN(n9209) );
  NOR2X0 U8062 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n9097), .QN(n9604) );
  INVX0 U8063 ( .INP(n9604), .ZN(n9129) );
  NOR2X0 U8064 ( .IN1(n9097), .IN2(n9200), .QN(n9607) );
  AO21X1 U8065 ( .IN1(\oc8051_sfr1/psw [4]), .IN2(n9129), .IN3(n9607), .Q(
        n11878) );
  NOR2X0 U8066 ( .IN1(n7937), .IN2(n7586), .QN(n7798) );
  OA221X1 U8067 ( .IN1(n8235), .IN2(n7939), .IN3(n8219), .IN4(n7941), .IN5(
        n7798), .Q(n7587) );
  OA22X1 U8068 ( .IN1(n8250), .IN2(n7587), .IN3(n7948), .IN4(n8219), .Q(n7594)
         );
  NAND2X0 U8069 ( .IN1(n8174), .IN2(n8167), .QN(n7689) );
  INVX0 U8070 ( .INP(n7689), .ZN(n7793) );
  NOR2X0 U8071 ( .IN1(n8235), .IN2(n7793), .QN(n7590) );
  NOR2X0 U8072 ( .IN1(n7590), .IN2(n7589), .QN(n7591) );
  NAND3X0 U8073 ( .IN1(n7594), .IN2(n7593), .IN3(n7592), .QN(n8222) );
  AOI21X1 U8074 ( .IN1(n7602), .IN2(n8219), .IN3(n8222), .QN(n9920) );
  INVX0 U8075 ( .INP(n9920), .ZN(n10052) );
  MUX21X1 U8076 ( .IN1(n10052), .IN2(\oc8051_sfr1/psw [3]), .S(n9129), .Q(
        n11874) );
  AO22X1 U8077 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_old [24]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [16]), .Q(n7597)
         );
  AO22X1 U8078 ( .IN1(n8154), .IN2(\oc8051_memory_interface1/idat_cur [8]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [8]), .Q(n7596)
         );
  AO22X1 U8079 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [0]), 
        .IN3(n8152), .IN4(\oc8051_memory_interface1/idat_cur [0]), .Q(n7595)
         );
  OR3X1 U8080 ( .IN1(n7597), .IN2(n7596), .IN3(n7595), .Q(n8869) );
  AO222X1 U8081 ( .IN1(n8869), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [0]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [0]), .Q(n11913) );
  NOR2X0 U8082 ( .IN1(\oc8051_decoder1/state [1]), .IN2(
        \oc8051_decoder1/state [0]), .QN(n11853) );
  AND2X1 U8083 ( .IN1(n12010), .IN2(n11853), .Q(n10093) );
  OR3X1 U8084 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/dmem_wait ), .IN3(
        \oc8051_memory_interface1/imem_wait ), .Q(n11858) );
  NOR2X0 U8085 ( .IN1(n10093), .IN2(n11858), .QN(n7640) );
  INVX0 U8086 ( .INP(n10093), .ZN(n10092) );
  NOR2X0 U8087 ( .IN1(n10092), .IN2(n11858), .QN(n11863) );
  AO22X1 U8088 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [0]), .IN3(n11863), 
        .IN4(n11913), .Q(n11904) );
  INVX0 U8089 ( .INP(n11878), .ZN(n7605) );
  INVX0 U8090 ( .INP(n9111), .ZN(n8878) );
  INVX0 U8091 ( .INP(n11874), .ZN(n7607) );
  INVX0 U8092 ( .INP(n11904), .ZN(n8541) );
  INVX0 U8093 ( .INP(n9855), .ZN(n9110) );
  INVX0 U8094 ( .INP(n8662), .ZN(n8258) );
  INVX0 U8095 ( .INP(n9894), .ZN(n7598) );
  NAND3X0 U8096 ( .IN1(\oc8051_decoder1/wr ), .IN2(n12010), .IN3(n12012), .QN(
        n8875) );
  NOR2X0 U8097 ( .IN1(n8256), .IN2(n8875), .QN(n8663) );
  NAND4X0 U8098 ( .IN1(n8258), .IN2(n8653), .IN3(n7598), .IN4(n8663), .QN(
        n7599) );
  AO221X1 U8099 ( .IN1(n8541), .IN2(n9855), .IN3(n11904), .IN4(n9110), .IN5(
        n7599), .Q(n7600) );
  AO221X1 U8100 ( .IN1(n9111), .IN2(n11874), .IN3(n8878), .IN4(n7607), .IN5(
        n7600), .Q(n7601) );
  AO221X1 U8101 ( .IN1(n8872), .IN2(n11878), .IN3(n8876), .IN4(n7605), .IN5(
        n7601), .Q(n7915) );
  INVX0 U8102 ( .INP(n7602), .ZN(n7950) );
  OAI21X1 U8103 ( .IN1(n7950), .IN2(n8167), .IN3(n7603), .QN(n10043) );
  INVX0 U8104 ( .INP(n10043), .ZN(n9998) );
  NOR2X0 U8105 ( .IN1(n7915), .IN2(n9998), .QN(n7614) );
  NAND2X0 U8106 ( .IN1(n11878), .IN2(n7915), .QN(n7604) );
  NOR2X0 U8107 ( .IN1(n11874), .IN2(n7604), .QN(n7962) );
  NOR2X0 U8108 ( .IN1(n7607), .IN2(n7604), .QN(n7960) );
  AO22X1 U8109 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][0] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[6][0] ), .Q(n7609) );
  NAND2X0 U8110 ( .IN1(n7605), .IN2(n7915), .QN(n7606) );
  NOR2X0 U8111 ( .IN1(n11874), .IN2(n7606), .QN(n7961) );
  NOR2X0 U8112 ( .IN1(n7607), .IN2(n7606), .QN(n7959) );
  AO22X1 U8113 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[0][0] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][0] ), .Q(n7608) );
  OA21X1 U8114 ( .IN1(n7609), .IN2(n7608), .IN3(n8541), .Q(n7613) );
  AO22X1 U8115 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[7][0] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][0] ), .Q(n7611) );
  AO22X1 U8116 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][0] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[1][0] ), .Q(n7610) );
  OA21X1 U8117 ( .IN1(n7611), .IN2(n7610), .IN3(n11904), .Q(n7612) );
  OR3X1 U8118 ( .IN1(n7614), .IN2(n7613), .IN3(n7612), .Q(n11934) );
  AO22X1 U8119 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_old [30]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [14]), .Q(n7617)
         );
  AO22X1 U8120 ( .IN1(n8150), .IN2(\oc8051_memory_interface1/idat_old [22]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [14]), .Q(n7616)
         );
  AO22X1 U8121 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [6]), 
        .IN3(n8152), .IN4(\oc8051_memory_interface1/idat_cur [6]), .Q(n7615)
         );
  OR3X1 U8122 ( .IN1(n7617), .IN2(n7616), .IN3(n7615), .Q(n8864) );
  AO222X1 U8123 ( .IN1(n8864), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [6]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [6]), .Q(n11923) );
  AO22X1 U8124 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [7]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [15]), .Q(n7620)
         );
  AO22X1 U8125 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_old [31]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [23]), .Q(n7619)
         );
  AO22X1 U8126 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [7]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [15]), .Q(n7618)
         );
  OR3X1 U8127 ( .IN1(n7620), .IN2(n7619), .IN3(n7618), .Q(n8862) );
  AO222X1 U8128 ( .IN1(n8862), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [7]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [7]), .Q(n11926) );
  AO22X1 U8129 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [2]), 
        .IN3(n8152), .IN4(\oc8051_memory_interface1/idat_cur [2]), .Q(n7623)
         );
  AO22X1 U8130 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_old [26]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [18]), .Q(n7622)
         );
  AO22X1 U8131 ( .IN1(n8154), .IN2(\oc8051_memory_interface1/idat_cur [10]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [10]), .Q(n7621)
         );
  OR3X1 U8132 ( .IN1(n7623), .IN2(n7622), .IN3(n7621), .Q(n8861) );
  AO222X1 U8133 ( .IN1(n8861), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [2]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [2]), .Q(n11956) );
  AO22X1 U8134 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [2]), .IN3(n11863), 
        .IN4(n11956), .Q(n11896) );
  OA22X1 U8135 ( .IN1(n7625), .IN2(n12042), .IN3(n7624), .IN4(n11962), .Q(
        n7634) );
  OA22X1 U8136 ( .IN1(n7627), .IN2(n12044), .IN3(n7626), .IN4(n11974), .Q(
        n7628) );
  OA21X1 U8137 ( .IN1(n7629), .IN2(n12068), .IN3(n7628), .Q(n7633) );
  NAND4X0 U8138 ( .IN1(n7634), .IN2(n7633), .IN3(n7632), .IN4(n7631), .QN(
        n8860) );
  AO222X1 U8139 ( .IN1(n8860), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [1]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [1]), .Q(n11917) );
  AO22X1 U8140 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [1]), .IN3(n11863), 
        .IN4(n11917), .Q(n11919) );
  AO22X1 U8141 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [5]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [21]), .Q(n7637)
         );
  AO22X1 U8142 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [5]), 
        .IN3(n8155), .IN4(\oc8051_memory_interface1/idat_old [29]), .Q(n7636)
         );
  AO22X1 U8143 ( .IN1(n8154), .IN2(\oc8051_memory_interface1/idat_cur [13]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [13]), .Q(n7635)
         );
  OR3X1 U8144 ( .IN1(n7637), .IN2(n7636), .IN3(n7635), .Q(n8865) );
  AO222X1 U8145 ( .IN1(n8865), .IN2(n7639), .IN3(n7638), .IN4(
        \oc8051_memory_interface1/cdata [5]), .IN5(
        \oc8051_memory_interface1/dack_ir ), .IN6(
        \oc8051_memory_interface1/ddat_ir [5]), .Q(n11921) );
  NOR2X0 U8146 ( .IN1(wait_data), .IN2(n11999), .QN(n8414) );
  AO22X1 U8147 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [6]), .IN3(n11863), 
        .IN4(n11923), .Q(n8625) );
  AO22X1 U8148 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [3]), .IN3(n11863), 
        .IN4(n11918), .Q(n8426) );
  INVX0 U8149 ( .INP(n8426), .ZN(n8380) );
  AO22X1 U8150 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [7]), .IN3(n11863), 
        .IN4(n11926), .Q(n8410) );
  INVX0 U8151 ( .INP(n8410), .ZN(n8429) );
  NAND2X0 U8152 ( .IN1(n8380), .IN2(n8429), .QN(n7658) );
  NOR2X0 U8153 ( .IN1(n8625), .IN2(n7658), .QN(n8620) );
  INVX0 U8154 ( .INP(n8620), .ZN(n8521) );
  INVX0 U8155 ( .INP(n11919), .ZN(n8540) );
  NOR2X0 U8156 ( .IN1(n11896), .IN2(n8540), .QN(n7641) );
  AO22X1 U8157 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [5]), .IN3(n11863), 
        .IN4(n11921), .Q(n9073) );
  NAND2X0 U8158 ( .IN1(n7641), .IN2(n9073), .QN(n7651) );
  NOR2X0 U8159 ( .IN1(n11904), .IN2(n7651), .QN(n8833) );
  INVX0 U8160 ( .INP(n8833), .ZN(n7655) );
  NOR2X0 U8161 ( .IN1(n8521), .IN2(n7655), .QN(n8539) );
  NAND3X0 U8162 ( .IN1(\oc8051_decoder1/state [1]), .IN2(n8414), .IN3(n8539), 
        .QN(n8579) );
  INVX0 U8163 ( .INP(n8579), .ZN(n8588) );
  INVX0 U8164 ( .INP(n8625), .ZN(n8408) );
  AO22X1 U8165 ( .IN1(n7640), .IN2(\oc8051_decoder1/op [4]), .IN3(n11863), 
        .IN4(n11916), .Q(n8629) );
  INVX0 U8166 ( .INP(n8629), .ZN(n9075) );
  NOR2X0 U8167 ( .IN1(n8408), .IN2(n9075), .QN(n8421) );
  INVX0 U8168 ( .INP(n8421), .ZN(n8807) );
  NOR2X0 U8169 ( .IN1(n8426), .IN2(n8807), .QN(n8622) );
  INVX0 U8170 ( .INP(n9073), .ZN(n9258) );
  NOR2X0 U8171 ( .IN1(n11896), .IN2(n8379), .QN(n8532) );
  NAND2X0 U8172 ( .IN1(n9258), .IN2(n8532), .QN(n8768) );
  NOR2X0 U8173 ( .IN1(n8823), .IN2(n8768), .QN(n8626) );
  NOR2X0 U8174 ( .IN1(n8539), .IN2(n8626), .QN(n7667) );
  INVX0 U8175 ( .INP(n7641), .ZN(n7657) );
  NOR2X0 U8176 ( .IN1(n9073), .IN2(n7657), .QN(n8822) );
  NAND2X0 U8177 ( .IN1(n8822), .IN2(n11904), .QN(n9552) );
  NOR2X0 U8178 ( .IN1(n8426), .IN2(n8429), .QN(n7644) );
  INVX0 U8179 ( .INP(n7644), .ZN(n8386) );
  NOR2X0 U8180 ( .IN1(n8625), .IN2(n8386), .QN(n8834) );
  NAND2X0 U8181 ( .IN1(n8834), .IN2(n8629), .QN(n8786) );
  NOR2X0 U8182 ( .IN1(n8541), .IN2(n7651), .QN(n8397) );
  NOR2X0 U8183 ( .IN1(n7658), .IN2(n8408), .QN(n9546) );
  INVX0 U8184 ( .INP(n8550), .ZN(n9545) );
  NAND2X0 U8185 ( .IN1(n8397), .IN2(n9545), .QN(n8525) );
  OA21X1 U8186 ( .IN1(n9552), .IN2(n8786), .IN3(n8525), .Q(n8811) );
  INVX0 U8187 ( .INP(n8397), .ZN(n8787) );
  NOR2X0 U8188 ( .IN1(n8629), .IN2(n8787), .QN(n8804) );
  NAND2X0 U8189 ( .IN1(n8834), .IN2(n8804), .QN(n8820) );
  NAND2X0 U8190 ( .IN1(n8811), .IN2(n8820), .QN(n7677) );
  INVX0 U8191 ( .INP(n7677), .ZN(n8389) );
  INVX0 U8192 ( .INP(n7658), .ZN(n8531) );
  NOR2X0 U8193 ( .IN1(n9073), .IN2(n7659), .QN(n8619) );
  NAND2X0 U8194 ( .IN1(n8531), .IN2(n8619), .QN(n8427) );
  NOR2X0 U8195 ( .IN1(n8629), .IN2(n8408), .QN(n8400) );
  NOR2X0 U8196 ( .IN1(n9258), .IN2(n8400), .QN(n8428) );
  INVX0 U8197 ( .INP(n8428), .ZN(n9256) );
  NAND2X0 U8198 ( .IN1(n8380), .IN2(n8400), .QN(n7663) );
  NAND2X0 U8199 ( .IN1(n8386), .IN2(n7663), .QN(n7642) );
  NAND4X0 U8200 ( .IN1(n11896), .IN2(n11919), .IN3(n9256), .IN4(n7642), .QN(
        n7643) );
  NAND4X0 U8201 ( .IN1(n7667), .IN2(n8389), .IN3(n8427), .IN4(n7643), .QN(
        n7646) );
  NOR2X0 U8202 ( .IN1(n9258), .IN2(n7659), .QN(n9544) );
  NOR2X0 U8203 ( .IN1(n8629), .IN2(n9073), .QN(n7661) );
  NAND3X0 U8204 ( .IN1(n8786), .IN2(n8521), .IN3(n8624), .QN(n7662) );
  NAND2X0 U8205 ( .IN1(n12010), .IN2(\oc8051_decoder1/state [1]), .QN(n8413)
         );
  INVX0 U8206 ( .INP(n8413), .ZN(n7645) );
  NOR2X0 U8207 ( .IN1(n7645), .IN2(n8414), .QN(n9010) );
  OA221X1 U8208 ( .IN1(n7646), .IN2(n9544), .IN3(n7646), .IN4(n7662), .IN5(
        n9010), .Q(n7647) );
  NOR2X0 U8209 ( .IN1(n8588), .IN2(n7647), .QN(n7649) );
  INVX0 U8210 ( .INP(n8764), .ZN(n8613) );
  AND2X1 U8211 ( .IN1(n9546), .IN2(n8613), .Q(n7650) );
  INVX0 U8212 ( .INP(n7653), .ZN(n7654) );
  NAND2X0 U8213 ( .IN1(n7650), .IN2(n7654), .QN(n7648) );
  NAND2X0 U8214 ( .IN1(n7649), .IN2(n7648), .QN(n11893) );
  NAND2X0 U8215 ( .IN1(n8532), .IN2(n7650), .QN(n7678) );
  NAND2X0 U8216 ( .IN1(n8541), .IN2(n8822), .QN(n8520) );
  NOR2X0 U8217 ( .IN1(n8786), .IN2(n8520), .QN(n8825) );
  NOR2X0 U8218 ( .IN1(n7651), .IN2(n8786), .QN(n8433) );
  NOR2X0 U8219 ( .IN1(n8386), .IN2(n8408), .QN(n8788) );
  NAND2X0 U8220 ( .IN1(n8822), .IN2(n8788), .QN(n8771) );
  INVX0 U8221 ( .INP(n8771), .ZN(n7652) );
  OA21X1 U8222 ( .IN1(n8433), .IN2(n7652), .IN3(n8541), .Q(n9012) );
  NOR2X0 U8223 ( .IN1(n8825), .IN2(n9012), .QN(n8637) );
  NOR2X0 U8224 ( .IN1(n9075), .IN2(n9258), .QN(n8801) );
  INVX0 U8225 ( .INP(n8532), .ZN(n8630) );
  NOR4X0 U8226 ( .IN1(n7661), .IN2(n8801), .IN3(n8521), .IN4(n8630), .QN(n8554) );
  NAND2X0 U8227 ( .IN1(n8629), .IN2(n8408), .QN(n8417) );
  INVX0 U8228 ( .INP(n8417), .ZN(n8828) );
  NAND2X0 U8229 ( .IN1(n8531), .IN2(n8828), .QN(n8844) );
  NOR2X0 U8230 ( .IN1(n7653), .IN2(n8844), .QN(n8552) );
  NOR2X0 U8231 ( .IN1(n8554), .IN2(n8552), .QN(n8536) );
  NAND2X0 U8232 ( .IN1(n8408), .IN2(n9075), .QN(n8530) );
  NOR2X0 U8233 ( .IN1(n8530), .IN2(n8386), .QN(n8623) );
  INVX0 U8234 ( .INP(n8623), .ZN(n9551) );
  NOR2X0 U8235 ( .IN1(n9551), .IN2(n8520), .QN(n8826) );
  NAND2X0 U8236 ( .IN1(n8834), .IN2(n7654), .QN(n9074) );
  NAND2X0 U8237 ( .IN1(n9545), .IN2(n8833), .QN(n8383) );
  NOR2X0 U8238 ( .IN1(n8826), .IN2(n8842), .QN(n9009) );
  OA21X1 U8239 ( .IN1(n9551), .IN2(n7655), .IN3(n9009), .Q(n8794) );
  NAND3X0 U8240 ( .IN1(n8637), .IN2(n8536), .IN3(n8794), .QN(n7656) );
  NAND2X0 U8241 ( .IN1(n7656), .IN2(n9010), .QN(n8114) );
  INVX0 U8242 ( .INP(n11896), .ZN(n8615) );
  NAND2X0 U8243 ( .IN1(n8540), .IN2(n11904), .QN(n8523) );
  NOR2X0 U8244 ( .IN1(n8615), .IN2(n8523), .QN(n8800) );
  INVX0 U8245 ( .INP(n8800), .ZN(n8633) );
  NAND2X0 U8246 ( .IN1(n8620), .IN2(n7661), .QN(n8845) );
  NOR2X0 U8247 ( .IN1(n8633), .IN2(n8845), .QN(n9144) );
  NAND2X0 U8248 ( .IN1(n9075), .IN2(n9546), .QN(n9000) );
  NOR2X0 U8249 ( .IN1(n7657), .IN2(n9000), .QN(n8387) );
  NOR2X0 U8250 ( .IN1(n9144), .IN2(n8387), .QN(n8849) );
  NOR2X0 U8251 ( .IN1(n8823), .IN2(n8796), .QN(n8529) );
  INVX0 U8252 ( .INP(n8529), .ZN(n8431) );
  AND3X1 U8253 ( .IN1(n8849), .IN2(n8431), .IN3(n8382), .Q(n8636) );
  OA21X1 U8254 ( .IN1(n7658), .IN2(n8796), .IN3(n8636), .Q(n9008) );
  NAND2X0 U8255 ( .IN1(n8380), .IN2(n7659), .QN(n7660) );
  NAND3X0 U8256 ( .IN1(n7660), .IN2(n9073), .IN3(n8410), .QN(n8416) );
  NAND2X0 U8257 ( .IN1(n7661), .IN2(n8788), .QN(n8631) );
  OA22X1 U8258 ( .IN1(n8530), .IN2(n8416), .IN3(n8630), .IN4(n8631), .Q(n7666)
         );
  INVX0 U8259 ( .INP(n7662), .ZN(n7664) );
  AO21X1 U8260 ( .IN1(n7664), .IN2(n7663), .IN3(n8633), .Q(n7665) );
  NAND4X0 U8261 ( .IN1(n9008), .IN2(n7667), .IN3(n7666), .IN4(n7665), .QN(
        n7668) );
  NAND2X0 U8262 ( .IN1(n9010), .IN2(n7668), .QN(n7669) );
  NAND4X0 U8263 ( .IN1(n7678), .IN2(n8579), .IN3(n8114), .IN4(n7669), .QN(
        n11875) );
  INVX0 U8264 ( .INP(n7670), .ZN(n7935) );
  OR2X1 U8265 ( .IN1(n7670), .IN2(\oc8051_sfr1/oc8051_sp1/pop ), .Q(n7671) );
  XOR2X1 U8266 ( .IN1(n7935), .IN2(n7671), .Q(n7854) );
  NAND2X0 U8267 ( .IN1(n8256), .IN2(n8258), .QN(n8690) );
  INVX0 U8268 ( .INP(n8690), .ZN(n8352) );
  AND3X1 U8269 ( .IN1(n9111), .IN2(n8352), .IN3(n8692), .Q(n8726) );
  NOR2X0 U8270 ( .IN1(n8876), .IN2(n8661), .QN(n8701) );
  NOR2X0 U8271 ( .IN1(n9894), .IN2(n9110), .QN(n7818) );
  INVX0 U8272 ( .INP(n7818), .ZN(n9909) );
  NOR2X0 U8273 ( .IN1(n10113), .IN2(n9909), .QN(n7951) );
  MUX21X1 U8274 ( .IN1(n7672), .IN2(n10043), .S(n7951), .Q(n11947) );
  AO22X1 U8275 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [8]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [16]), .Q(n7675)
         );
  AO22X1 U8276 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [0]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [24]), .Q(n7674)
         );
  AO22X1 U8277 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [8]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [16]), .Q(n7673)
         );
  OR3X1 U8278 ( .IN1(n7675), .IN2(n7674), .IN3(n7673), .Q(n7676) );
  MUX21X1 U8279 ( .IN1(n7676), .IN2(\oc8051_memory_interface1/imm_r [0]), .S(
        n10092), .Q(n11922) );
  NOR2X0 U8280 ( .IN1(n8615), .IN2(n8379), .QN(n9547) );
  INVX0 U8281 ( .INP(n9547), .ZN(n8402) );
  NOR2X0 U8282 ( .IN1(n9551), .IN2(n8402), .QN(n9082) );
  INVX0 U8283 ( .INP(n9082), .ZN(n9072) );
  NAND3X0 U8284 ( .IN1(n7679), .IN2(n9072), .IN3(n7678), .QN(n11881) );
  MUX21X1 U8285 ( .IN1(\oc8051_decoder1/ram_rd_sel_r [0]), .IN2(n11893), .S(
        n12010), .Q(n7680) );
  INVX0 U8286 ( .INP(n7680), .ZN(n7978) );
  MUX21X1 U8287 ( .IN1(\oc8051_decoder1/ram_rd_sel_r [1]), .IN2(n11875), .S(
        n12010), .Q(n7984) );
  NOR2X0 U8288 ( .IN1(n7978), .IN2(n7984), .QN(n7985) );
  NAND2X0 U8289 ( .IN1(n7680), .IN2(n7984), .QN(n7981) );
  INVX0 U8290 ( .INP(n7981), .ZN(n7987) );
  AO22X1 U8291 ( .IN1(n7985), .IN2(n11934), .IN3(n7987), .IN4(n11947), .Q(
        n7682) );
  INVX0 U8292 ( .INP(n7984), .ZN(n7989) );
  NOR2X0 U8293 ( .IN1(n7989), .IN2(n7680), .QN(n7988) );
  NOR2X0 U8294 ( .IN1(n7680), .IN2(n7984), .QN(n7974) );
  AO22X1 U8295 ( .IN1(n7988), .IN2(n11922), .IN3(n7974), .IN4(n11904), .Q(
        n7681) );
  NOR2X0 U8296 ( .IN1(n7682), .IN2(n7681), .QN(n8935) );
  MUX21X1 U8297 ( .IN1(\oc8051_decoder1/ram_rd_sel_r [2]), .IN2(n11881), .S(
        n12010), .Q(n7970) );
  NOR2X0 U8298 ( .IN1(n8935), .IN2(n7970), .QN(n11946) );
  INVX0 U8299 ( .INP(n7683), .ZN(n7685) );
  OA221X1 U8300 ( .IN1(n7686), .IN2(n7685), .IN3(n7684), .IN4(n7683), .IN5(
        n11885), .Q(n7688) );
  XOR2X1 U8301 ( .IN1(n7688), .IN2(n7687), .Q(n11884) );
  OA21X1 U8302 ( .IN1(n8232), .IN2(n7941), .IN3(n7797), .Q(n7694) );
  OA221X1 U8303 ( .IN1(n7807), .IN2(n7939), .IN3(n8204), .IN4(n7941), .IN5(
        n7798), .Q(n7692) );
  NAND2X0 U8304 ( .IN1(n7829), .IN2(n7752), .QN(n7794) );
  MUX21X1 U8305 ( .IN1(n7794), .IN2(n7689), .S(n8071), .Q(n7690) );
  MUX21X1 U8306 ( .IN1(n8204), .IN2(n7807), .S(n7690), .Q(n7691) );
  OA22X1 U8307 ( .IN1(n8227), .IN2(n7692), .IN3(n8171), .IN4(n7691), .Q(n7693)
         );
  OA221X1 U8308 ( .IN1(n7807), .IN2(n7694), .IN3(n8204), .IN4(n7948), .IN5(
        n7693), .Q(n7726) );
  FADDX1 U8309 ( .A(n7807), .B(n7698), .CI(n7695), .CO(n7359), .S(n8565) );
  OA22X1 U8310 ( .IN1(n8235), .IN2(n8202), .IN3(n8565), .IN4(n9092), .Q(n7703)
         );
  NOR2X0 U8311 ( .IN1(n8191), .IN2(srcAc), .QN(n7808) );
  NOR2X0 U8312 ( .IN1(n7808), .IN2(n7809), .QN(n7811) );
  OA22X1 U8313 ( .IN1(n7807), .IN2(n7811), .IN3(n12027), .IN4(n8206), .Q(n7696) );
  OA22X1 U8314 ( .IN1(n7807), .IN2(n8233), .IN3(n7696), .IN4(n8189), .Q(n7702)
         );
  INVX0 U8315 ( .INP(n8084), .ZN(n8205) );
  NAND2X0 U8316 ( .IN1(n8205), .IN2(n7809), .QN(n7701) );
  FADDX1 U8317 ( .A(n8204), .B(n7698), .CI(n7697), .CO(n8211), .S(n7699) );
  NAND2X0 U8318 ( .IN1(n8896), .IN2(n7699), .QN(n7700) );
  AND4X1 U8319 ( .IN1(n7703), .IN2(n7702), .IN3(n7701), .IN4(n7700), .Q(n7705)
         );
  NAND2X0 U8320 ( .IN1(n9613), .IN2(n11884), .QN(n7704) );
  NAND2X0 U8321 ( .IN1(n8851), .IN2(n11867), .QN(n8918) );
  NAND4X0 U8322 ( .IN1(n7726), .IN2(n7705), .IN3(n7704), .IN4(n8918), .QN(
        n11719) );
  NAND2X0 U8323 ( .IN1(n8223), .IN2(n11719), .QN(n7725) );
  INVX0 U8324 ( .INP(n8260), .ZN(n8743) );
  NAND2X0 U8325 ( .IN1(n8743), .IN2(n8257), .QN(n9930) );
  NOR2X0 U8326 ( .IN1(n9855), .IN2(n9930), .QN(n8930) );
  AO221X1 U8327 ( .IN1(n8544), .IN2(n8930), .IN3(n8544), .IN4(n8224), .IN5(
        n12001), .Q(n7724) );
  NAND2X0 U8328 ( .IN1(n7706), .IN2(n8909), .QN(n7819) );
  NOR2X0 U8329 ( .IN1(n7820), .IN2(n7819), .QN(n7708) );
  NAND2X0 U8330 ( .IN1(n7708), .IN2(n8232), .QN(n8230) );
  NAND2X0 U8331 ( .IN1(n8045), .IN2(n8230), .QN(n8225) );
  INVX0 U8332 ( .INP(n8225), .ZN(n7707) );
  OA21X1 U8333 ( .IN1(n7708), .IN2(n8232), .IN3(n7707), .Q(n7722) );
  NOR3X0 U8334 ( .IN1(n8909), .IN2(n8908), .IN3(n7709), .QN(n8226) );
  NOR2X0 U8335 ( .IN1(n8226), .IN2(n8228), .QN(n8172) );
  OA21X1 U8336 ( .IN1(n9089), .IN2(n8172), .IN3(n8232), .Q(n7721) );
  MUX21X1 U8337 ( .IN1(dptr_hi[2]), .IN2(pc[10]), .S(src_sel3), .Q(n7711) );
  MUX21X1 U8338 ( .IN1(dptr_hi[1]), .IN2(pc[9]), .S(src_sel3), .Q(n7710) );
  INVX0 U8339 ( .INP(n7710), .ZN(n7823) );
  NOR2X0 U8340 ( .IN1(n7823), .IN2(n7822), .QN(n7821) );
  NOR2X0 U8341 ( .IN1(n7711), .IN2(n7821), .QN(n7713) );
  NAND2X0 U8342 ( .IN1(n8238), .IN2(n8896), .QN(n7712) );
  NOR2X0 U8343 ( .IN1(n7713), .IN2(n7712), .QN(n7720) );
  OA22X1 U8344 ( .IN1(n8085), .IN2(n8166), .IN3(n7807), .IN4(n8234), .Q(n7718)
         );
  NAND2X0 U8345 ( .IN1(n7820), .IN2(n7714), .QN(n8231) );
  OR2X1 U8346 ( .IN1(n8232), .IN2(n8231), .Q(n7717) );
  NAND2X0 U8347 ( .IN1(n8851), .IN2(n11868), .QN(n7716) );
  NAND4X0 U8348 ( .IN1(n7718), .IN2(n7717), .IN3(n7716), .IN4(n7715), .QN(
        n7719) );
  NOR4X0 U8349 ( .IN1(n7722), .IN2(n7721), .IN3(n7720), .IN4(n7719), .QN(n9685) );
  INVX0 U8350 ( .INP(n8930), .ZN(n9969) );
  OA22X1 U8351 ( .IN1(n9685), .IN2(n8252), .IN3(n8251), .IN4(n9969), .Q(n7723)
         );
  NAND3X0 U8352 ( .IN1(n7725), .IN2(n7724), .IN3(n7723), .QN(n11907) );
  NAND2X0 U8353 ( .IN1(n9130), .IN2(\oc8051_sfr1/wr_bit_r ), .QN(n9212) );
  OAI21X1 U8354 ( .IN1(n7950), .IN2(n7807), .IN3(n7726), .QN(n10047) );
  NAND2X0 U8355 ( .IN1(n10047), .IN2(n12012), .QN(n8711) );
  NAND2X0 U8356 ( .IN1(n9212), .IN2(n8711), .QN(n9248) );
  NOR2X0 U8357 ( .IN1(n7727), .IN2(n12012), .QN(n7728) );
  INVX0 U8358 ( .INP(n7730), .ZN(n7732) );
  OA21X1 U8359 ( .IN1(n7733), .IN2(n7732), .IN3(n7731), .Q(n11870) );
  NAND2X0 U8360 ( .IN1(n8185), .IN2(n8912), .QN(n7734) );
  NOR2X0 U8361 ( .IN1(n7734), .IN2(n8231), .QN(n8184) );
  NAND2X0 U8362 ( .IN1(n8090), .IN2(n8184), .QN(n8077) );
  NOR2X0 U8363 ( .IN1(n8050), .IN2(n8077), .QN(n8053) );
  NOR2X0 U8364 ( .IN1(n8250), .IN2(n8230), .QN(n8179) );
  AND2X1 U8365 ( .IN1(n8179), .IN2(n8178), .Q(n8068) );
  NOR2X0 U8366 ( .IN1(n8046), .IN2(n8229), .QN(n8048) );
  OA221X1 U8367 ( .IN1(n8053), .IN2(n8048), .IN3(n8053), .IN4(n8050), .IN5(
        n8902), .Q(n7748) );
  AOI22X1 U8368 ( .IN1(n8851), .IN2(n11869), .IN3(n9613), .IN4(
        \oc8051_alu1/divsrc2 [7]), .QN(n7746) );
  NOR2X0 U8369 ( .IN1(n11981), .IN2(n7780), .QN(n7936) );
  NOR2X0 U8370 ( .IN1(n7936), .IN2(n9089), .QN(n8176) );
  OA22X1 U8371 ( .IN1(n8902), .IN2(n8176), .IN3(n8235), .IN4(n8166), .Q(n7745)
         );
  NAND4X0 U8372 ( .IN1(n8227), .IN2(n8250), .IN3(n8185), .IN4(n8226), .QN(
        n8064) );
  OA21X1 U8373 ( .IN1(n8069), .IN2(n8064), .IN3(n8065), .Q(n8049) );
  NOR2X0 U8374 ( .IN1(n8068), .IN2(n8229), .QN(n8180) );
  AOI221X1 U8375 ( .IN1(n8050), .IN2(n8069), .IN3(n8047), .IN4(n8174), .IN5(
        n8171), .QN(n7735) );
  NOR3X0 U8376 ( .IN1(n8049), .IN2(n8180), .IN3(n7735), .QN(n7741) );
  MUX21X1 U8377 ( .IN1(dptr_hi[5]), .IN2(pc[13]), .S(src_sel3), .Q(n7736) );
  INVX0 U8378 ( .INP(n7736), .ZN(n8073) );
  MUX21X1 U8379 ( .IN1(dptr_hi[3]), .IN2(pc[11]), .S(src_sel3), .Q(n7737) );
  INVX0 U8380 ( .INP(n7737), .ZN(n8239) );
  NOR2X0 U8381 ( .IN1(n8239), .IN2(n8238), .QN(n8237) );
  MUX21X1 U8382 ( .IN1(dptr_hi[4]), .IN2(pc[12]), .S(src_sel3), .Q(n8162) );
  NAND2X0 U8383 ( .IN1(n8237), .IN2(n8162), .QN(n8163) );
  NOR2X0 U8384 ( .IN1(n8073), .IN2(n8163), .QN(n8072) );
  MUX21X1 U8385 ( .IN1(dptr_hi[6]), .IN2(pc[14]), .S(src_sel3), .Q(n8036) );
  NAND2X0 U8386 ( .IN1(n8072), .IN2(n8036), .QN(n8037) );
  INVX0 U8387 ( .INP(n8037), .ZN(n7739) );
  MUX21X1 U8388 ( .IN1(dptr_hi[7]), .IN2(pc[15]), .S(src_sel3), .Q(n7738) );
  MUX21X1 U8389 ( .IN1(n8037), .IN2(n7739), .S(n7738), .Q(n7740) );
  OA22X1 U8390 ( .IN1(n8902), .IN2(n7741), .IN3(n7740), .IN4(n9094), .Q(n7744)
         );
  NAND4X0 U8391 ( .IN1(n7746), .IN2(n7745), .IN3(n7744), .IN4(n7743), .QN(
        n7747) );
  NOR2X0 U8392 ( .IN1(n7748), .IN2(n7747), .QN(n9759) );
  INVX0 U8393 ( .INP(n8257), .ZN(n8744) );
  NAND3X0 U8394 ( .IN1(n8744), .IN2(n8743), .IN3(n9855), .QN(n10102) );
  OA22X1 U8395 ( .IN1(n9759), .IN2(n8252), .IN3(n10102), .IN4(n8251), .Q(n7773) );
  INVX0 U8396 ( .INP(n10102), .ZN(n9213) );
  AO221X1 U8397 ( .IN1(n8544), .IN2(n9213), .IN3(n8544), .IN4(n8224), .IN5(
        n11957), .Q(n7772) );
  OA221X1 U8398 ( .IN1(n8899), .IN2(n8901), .IN3(n8899), .IN4(n7749), .IN5(
        n8896), .Q(n7759) );
  NOR2X0 U8399 ( .IN1(n7829), .IN2(n7750), .QN(n7754) );
  OA221X1 U8400 ( .IN1(n7754), .IN2(n7753), .IN3(n7754), .IN4(n7752), .IN5(
        n7751), .Q(n7758) );
  FADDX1 U8401 ( .A(n8902), .B(n8901), .CI(n8907), .CO(n8906), .S(n8560) );
  AO22X1 U8402 ( .IN1(n8205), .IN2(n8022), .IN3(n8903), .IN4(n8560), .Q(n7755)
         );
  AO21X1 U8403 ( .IN1(n9089), .IN2(n8901), .IN3(n7755), .Q(n7756) );
  NOR4X0 U8404 ( .IN1(n7759), .IN2(n7758), .IN3(n7757), .IN4(n7756), .QN(n7770) );
  NOR2X0 U8405 ( .IN1(n7760), .IN2(n8189), .QN(n7764) );
  NAND2X0 U8406 ( .IN1(n7762), .IN2(n7761), .QN(n7763) );
  NAND2X0 U8407 ( .IN1(n7764), .IN2(n7763), .QN(n7769) );
  NOR2X0 U8408 ( .IN1(n8029), .IN2(n8028), .QN(n8027) );
  INVX0 U8409 ( .INP(n8027), .ZN(n7767) );
  NAND2X0 U8410 ( .IN1(\oc8051_alu1/oc8051_mul1/tmp_mul [13]), .IN2(n7765), 
        .QN(n7766) );
  AO221X1 U8411 ( .IN1(n8027), .IN2(\oc8051_alu1/oc8051_mul1/tmp_mul [13]), 
        .IN3(n7767), .IN4(n7766), .IN5(n8852), .Q(n8924) );
  NAND4X0 U8412 ( .IN1(n7770), .IN2(n7769), .IN3(n8924), .IN4(n7768), .QN(
        n11850) );
  NAND2X0 U8413 ( .IN1(n8223), .IN2(n11850), .QN(n7771) );
  NAND3X0 U8414 ( .IN1(n7773), .IN2(n7772), .IN3(n7771), .QN(n11911) );
  MUX21X1 U8415 ( .IN1(n7775), .IN2(n9130), .S(n7774), .Q(n7786) );
  OA21X1 U8416 ( .IN1(n7776), .IN2(n8190), .IN3(n8188), .Q(n7942) );
  NAND2X0 U8417 ( .IN1(n7777), .IN2(n8190), .QN(n7943) );
  AND3X1 U8418 ( .IN1(n7942), .IN2(n7778), .IN3(n7943), .Q(n7785) );
  OA221X1 U8419 ( .IN1(n8090), .IN2(n7939), .IN3(n8069), .IN4(n7941), .IN5(
        n8089), .Q(n7779) );
  OA221X1 U8420 ( .IN1(n8203), .IN2(n8228), .IN3(n8190), .IN4(n7780), .IN5(
        n7779), .Q(n7782) );
  AO22X1 U8421 ( .IN1(n7782), .IN2(n7781), .IN3(n8188), .IN4(n7803), .Q(n7784)
         );
  OA21X1 U8422 ( .IN1(n7941), .IN2(n8089), .IN3(n7940), .Q(n7783) );
  OA22X1 U8423 ( .IN1(n7785), .IN2(n7784), .IN3(n8090), .IN4(n7783), .Q(n8097)
         );
  OA21X1 U8424 ( .IN1(n7950), .IN2(n8188), .IN3(n8097), .Q(n9108) );
  INVX0 U8425 ( .INP(n9108), .ZN(n10075) );
  INVX0 U8426 ( .INP(n7787), .ZN(n7788) );
  NAND3X0 U8427 ( .IN1(n11885), .IN2(n7789), .IN3(n7788), .QN(n7790) );
  XNOR2X1 U8428 ( .IN1(n7791), .IN2(n7790), .Q(n11883) );
  AND2X1 U8429 ( .IN1(n8851), .IN2(n11871), .Q(n8916) );
  NOR2X0 U8430 ( .IN1(n7793), .IN2(n7792), .QN(n7795) );
  NAND2X0 U8431 ( .IN1(n7795), .IN2(n7794), .QN(n7796) );
  MUX21X1 U8432 ( .IN1(n8071), .IN2(n7809), .S(n7796), .Q(n7802) );
  OA221X1 U8433 ( .IN1(n7820), .IN2(n7939), .IN3(n8908), .IN4(n7941), .IN5(
        n7797), .Q(n7800) );
  OA21X1 U8434 ( .IN1(n7809), .IN2(n7941), .IN3(n7798), .Q(n7799) );
  OA22X1 U8435 ( .IN1(n8071), .IN2(n7800), .IN3(n7820), .IN4(n7799), .Q(n7801)
         );
  OA21X1 U8436 ( .IN1(n7803), .IN2(n7802), .IN3(n7801), .Q(n7844) );
  MUX21X1 U8437 ( .IN1(n7809), .IN2(n8071), .S(n7804), .Q(n7806) );
  MUX21X1 U8438 ( .IN1(n8071), .IN2(n7809), .S(n7805), .Q(n8564) );
  OA22X1 U8439 ( .IN1(n7806), .IN2(n9094), .IN3(n8564), .IN4(n9092), .Q(n7814)
         );
  OA22X1 U8440 ( .IN1(n7807), .IN2(n8202), .IN3(n8167), .IN4(n8084), .Q(n7813)
         );
  AO21X1 U8441 ( .IN1(n8210), .IN2(n7808), .IN3(n9089), .Q(n7810) );
  AOI22X1 U8442 ( .IN1(n7811), .IN2(n8210), .IN3(n7810), .IN4(n7809), .QN(
        n7812) );
  NAND4X0 U8443 ( .IN1(n7844), .IN2(n7814), .IN3(n7813), .IN4(n7812), .QN(
        n7815) );
  NOR2X0 U8444 ( .IN1(n8916), .IN2(n7815), .QN(n7817) );
  NAND2X0 U8445 ( .IN1(n9613), .IN2(n11883), .QN(n7816) );
  AO221X1 U8446 ( .IN1(n8544), .IN2(n7818), .IN3(n8544), .IN4(n8224), .IN5(
        n12002), .Q(n7840) );
  NOR3X0 U8447 ( .IN1(n8908), .IN2(n7819), .IN3(n8229), .QN(n7838) );
  AND2X1 U8448 ( .IN1(n8851), .IN2(n11872), .Q(n7837) );
  OA22X1 U8449 ( .IN1(n7820), .IN2(n8233), .IN3(n8071), .IN4(n8234), .Q(n7828)
         );
  NOR2X0 U8450 ( .IN1(n7821), .IN2(n9094), .QN(n7825) );
  NAND2X0 U8451 ( .IN1(n7823), .IN2(n7822), .QN(n7824) );
  NAND2X0 U8452 ( .IN1(n7825), .IN2(n7824), .QN(n7827) );
  NAND3X0 U8453 ( .IN1(n8205), .IN2(n8040), .IN3(n8089), .QN(n7826) );
  NAND4X0 U8454 ( .IN1(n7828), .IN2(n8231), .IN3(n7827), .IN4(n7826), .QN(
        n7836) );
  AO221X1 U8455 ( .IN1(n7830), .IN2(n8020), .IN3(n8909), .IN4(n7829), .IN5(
        n8171), .Q(n7831) );
  NAND3X0 U8456 ( .IN1(n7833), .IN2(n7832), .IN3(n7831), .QN(n7834) );
  AO22X1 U8457 ( .IN1(n11873), .IN2(n9613), .IN3(n8908), .IN4(n7834), .Q(n7835) );
  NOR4X0 U8458 ( .IN1(n7838), .IN2(n7837), .IN3(n7836), .IN4(n7835), .QN(n9673) );
  OA22X1 U8459 ( .IN1(n9673), .IN2(n8252), .IN3(n9909), .IN4(n8251), .Q(n7839)
         );
  NAND3X0 U8460 ( .IN1(n7841), .IN2(n7840), .IN3(n7839), .QN(n11906) );
  AO22X1 U8461 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][1] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[7][1] ), .Q(n7848) );
  AO22X1 U8462 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[1][1] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][1] ), .Q(n7847) );
  AO22X1 U8463 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][1] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[0][1] ), .Q(n7843) );
  AO22X1 U8464 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[6][1] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][1] ), .Q(n7842) );
  NOR2X0 U8465 ( .IN1(n7843), .IN2(n7842), .QN(n7845) );
  OA21X1 U8466 ( .IN1(n7950), .IN2(n8071), .IN3(n7844), .Q(n9908) );
  OAI22X1 U8467 ( .IN1(n7845), .IN2(n11904), .IN3(n9908), .IN4(n7915), .QN(
        n7846) );
  AO221X1 U8468 ( .IN1(n11904), .IN2(n7848), .IN3(n11904), .IN4(n7847), .IN5(
        n7846), .Q(n11935) );
  INVX0 U8469 ( .INP(n8156), .ZN(n7889) );
  OA22X1 U8470 ( .IN1(n7890), .IN2(n11962), .IN3(n7889), .IN4(n11974), .Q(
        n7852) );
  AOI22X1 U8471 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [9]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [25]), .QN(n7851)
         );
  NAND2X0 U8472 ( .IN1(n8154), .IN2(\oc8051_memory_interface1/idat_cur [17]), 
        .QN(n7849) );
  NAND4X0 U8473 ( .IN1(n7852), .IN2(n7851), .IN3(n7850), .IN4(n7849), .QN(
        n7853) );
  MUX21X1 U8474 ( .IN1(n7853), .IN2(\oc8051_memory_interface1/imm_r [1]), .S(
        n10092), .Q(n11924) );
  FADDX1 U8475 ( .A(n7935), .B(\oc8051_sfr1/oc8051_sp1/sp [0]), .CI(n7854), 
        .CO(n7871), .S(n7672) );
  INVX0 U8476 ( .INP(n9908), .ZN(n10066) );
  MUX21X1 U8477 ( .IN1(n7855), .IN2(n10066), .S(n7951), .Q(n11948) );
  INVX0 U8478 ( .INP(n7970), .ZN(n7986) );
  AO22X1 U8479 ( .IN1(n7987), .IN2(n11948), .IN3(n7974), .IN4(n11919), .Q(
        n7856) );
  AO21X1 U8480 ( .IN1(n7988), .IN2(n11924), .IN3(n7856), .Q(n7857) );
  AO222X1 U8481 ( .IN1(n7985), .IN2(n7970), .IN3(n7985), .IN4(n11935), .IN5(
        n7986), .IN6(n7857), .Q(n11945) );
  AO22X1 U8482 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][5] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[1][5] ), .Q(n7863) );
  AO22X1 U8483 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[7][5] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][5] ), .Q(n7862) );
  AO22X1 U8484 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][5] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][5] ), .Q(n7859) );
  AO22X1 U8485 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[0][5] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[6][5] ), .Q(n7858) );
  NOR2X0 U8486 ( .IN1(n7859), .IN2(n7858), .QN(n7860) );
  OAI22X1 U8487 ( .IN1(n9108), .IN2(n7915), .IN3(n7860), .IN4(n11904), .QN(
        n7861) );
  AO221X1 U8488 ( .IN1(n11904), .IN2(n7863), .IN3(n11904), .IN4(n7862), .IN5(
        n7861), .Q(n11939) );
  INVX0 U8489 ( .INP(n10047), .ZN(n10003) );
  NOR2X0 U8490 ( .IN1(n7915), .IN2(n10003), .QN(n7870) );
  AO22X1 U8491 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][2] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][2] ), .Q(n7865) );
  AO22X1 U8492 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[0][2] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[6][2] ), .Q(n7864) );
  OA21X1 U8493 ( .IN1(n7865), .IN2(n7864), .IN3(n8541), .Q(n7869) );
  AO22X1 U8494 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[1][2] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[7][2] ), .Q(n7867) );
  AO22X1 U8495 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][2] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][2] ), .Q(n7866) );
  OA21X1 U8496 ( .IN1(n7867), .IN2(n7866), .IN3(n11904), .Q(n7868) );
  OR3X1 U8497 ( .IN1(n7870), .IN2(n7869), .IN3(n7868), .Q(n11936) );
  FADDX1 U8498 ( .A(\oc8051_sfr1/oc8051_sp1/sp [1]), .B(n7935), .CI(n7871), 
        .CO(n7879), .S(n7855) );
  MUX21X1 U8499 ( .IN1(n7872), .IN2(n10047), .S(n7951), .Q(n11949) );
  AO22X1 U8500 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [10]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [18]), .Q(n7875)
         );
  AO22X1 U8501 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [2]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [26]), .Q(n7874)
         );
  AO22X1 U8502 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [10]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [18]), .Q(n7873)
         );
  OR3X1 U8503 ( .IN1(n7875), .IN2(n7874), .IN3(n7873), .Q(n7876) );
  MUX21X1 U8504 ( .IN1(n7876), .IN2(\oc8051_memory_interface1/imm_r [2]), .S(
        n10092), .Q(n11925) );
  AO22X1 U8505 ( .IN1(n7985), .IN2(n11936), .IN3(n7987), .IN4(n11949), .Q(
        n7878) );
  AO22X1 U8506 ( .IN1(n7988), .IN2(n11925), .IN3(n7974), .IN4(n11896), .Q(
        n7877) );
  NOR2X0 U8507 ( .IN1(n7878), .IN2(n7877), .QN(n8936) );
  NOR2X0 U8508 ( .IN1(n8936), .IN2(n7970), .QN(n11944) );
  FADDX1 U8509 ( .A(\oc8051_sfr1/oc8051_sp1/sp [2]), .B(n7935), .CI(n7879), 
        .CO(n7903), .S(n7872) );
  MUX21X1 U8510 ( .IN1(n7880), .IN2(n10070), .S(n7951), .Q(n11951) );
  NAND2X0 U8511 ( .IN1(n7986), .IN2(n7984), .QN(n7977) );
  NOR2X0 U8512 ( .IN1(n7977), .IN2(n7978), .QN(n11895) );
  NOR2X0 U8513 ( .IN1(n7978), .IN2(n7970), .QN(n11894) );
  AO22X1 U8514 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][4] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[0][4] ), .Q(n7882) );
  AO22X1 U8515 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[6][4] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][4] ), .Q(n7881) );
  OA21X1 U8516 ( .IN1(n7882), .IN2(n7881), .IN3(n8541), .Q(n7886) );
  AO22X1 U8517 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][4] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[1][4] ), .Q(n7884) );
  AO22X1 U8518 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[7][4] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][4] ), .Q(n7883) );
  OA21X1 U8519 ( .IN1(n7884), .IN2(n7883), .IN3(n11904), .Q(n7885) );
  NOR2X0 U8520 ( .IN1(n7886), .IN2(n7885), .QN(n7888) );
  INVX0 U8521 ( .INP(n7915), .ZN(n7967) );
  NAND2X0 U8522 ( .IN1(n7967), .IN2(n10070), .QN(n7887) );
  OA22X1 U8523 ( .IN1(n7890), .IN2(n12017), .IN3(n7889), .IN4(n11973), .Q(
        n7894) );
  AOI22X1 U8524 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [12]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [20]), .QN(n7893)
         );
  NAND2X0 U8525 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [4]), 
        .QN(n7892) );
  NAND4X0 U8526 ( .IN1(n7894), .IN2(n7893), .IN3(n7892), .IN4(n7891), .QN(
        n7895) );
  MUX21X1 U8527 ( .IN1(n7895), .IN2(\oc8051_memory_interface1/imm_r [4]), .S(
        n10092), .Q(n11928) );
  NOR2X0 U8528 ( .IN1(n7915), .IN2(n9920), .QN(n7902) );
  AO22X1 U8529 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][3] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[6][3] ), .Q(n7897) );
  AO22X1 U8530 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[0][3] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][3] ), .Q(n7896) );
  OA21X1 U8531 ( .IN1(n7897), .IN2(n7896), .IN3(n8541), .Q(n7901) );
  AO22X1 U8532 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[1][3] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[7][3] ), .Q(n7899) );
  AO22X1 U8533 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][3] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][3] ), .Q(n7898) );
  OA21X1 U8534 ( .IN1(n7899), .IN2(n7898), .IN3(n11904), .Q(n7900) );
  OR3X1 U8535 ( .IN1(n7902), .IN2(n7901), .IN3(n7900), .Q(n11937) );
  FADDX1 U8536 ( .A(\oc8051_sfr1/oc8051_sp1/sp [3]), .B(n7935), .CI(n7903), 
        .CO(n7909), .S(n7904) );
  MUX21X1 U8537 ( .IN1(n7904), .IN2(n10052), .S(n7951), .Q(n11950) );
  AO22X1 U8538 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [3]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [19]), .Q(n7907)
         );
  AO22X1 U8539 ( .IN1(n8150), .IN2(\oc8051_memory_interface1/idat_old [27]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [19]), .Q(n7906)
         );
  AO22X1 U8540 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [11]), 
        .IN3(n8152), .IN4(\oc8051_memory_interface1/idat_cur [11]), .Q(n7905)
         );
  OR3X1 U8541 ( .IN1(n7907), .IN2(n7906), .IN3(n7905), .Q(n7908) );
  MUX21X1 U8542 ( .IN1(n7908), .IN2(\oc8051_memory_interface1/imm_r [3]), .S(
        n10092), .Q(n11927) );
  FADDX1 U8543 ( .A(\oc8051_sfr1/oc8051_sp1/sp [4]), .B(n7935), .CI(n7909), 
        .CO(n7923), .S(n7880) );
  MUX21X1 U8544 ( .IN1(n7910), .IN2(n10075), .S(n7951), .Q(n11952) );
  AO22X1 U8545 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [13]), 
        .IN3(n8155), .IN4(\oc8051_memory_interface1/idat_cur [5]), .Q(n7913)
         );
  AO22X1 U8546 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [13]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [29]), .Q(n7912)
         );
  AO22X1 U8547 ( .IN1(n8154), .IN2(\oc8051_memory_interface1/idat_cur [21]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [21]), .Q(n7911)
         );
  OR3X1 U8548 ( .IN1(n7913), .IN2(n7912), .IN3(n7911), .Q(n7914) );
  MUX21X1 U8549 ( .IN1(n7914), .IN2(\oc8051_memory_interface1/imm_r [5]), .S(
        n10092), .Q(n11929) );
  NOR2X0 U8550 ( .IN1(n9864), .IN2(n7915), .QN(n7922) );
  AO22X1 U8551 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[7][7] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][7] ), .Q(n7917) );
  AO22X1 U8552 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][7] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[1][7] ), .Q(n7916) );
  OA21X1 U8553 ( .IN1(n7917), .IN2(n7916), .IN3(n11904), .Q(n7921) );
  AO22X1 U8554 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][7] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[0][7] ), .Q(n7919) );
  AO22X1 U8555 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[6][7] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][7] ), .Q(n7918) );
  OA21X1 U8556 ( .IN1(n7919), .IN2(n7918), .IN3(n8541), .Q(n7920) );
  OR3X1 U8557 ( .IN1(n7922), .IN2(n7921), .IN3(n7920), .Q(n11940) );
  FADDX1 U8558 ( .A(\oc8051_sfr1/oc8051_sp1/sp [5]), .B(n7935), .CI(n7923), 
        .CO(n7934), .S(n7910) );
  XOR2X1 U8559 ( .IN1(n7935), .IN2(\oc8051_sfr1/oc8051_sp1/sp [7]), .Q(n7924)
         );
  XOR2X1 U8560 ( .IN1(n7925), .IN2(n7924), .Q(n7926) );
  MUX21X1 U8561 ( .IN1(n7926), .IN2(n10107), .S(n7951), .Q(n11954) );
  AO22X1 U8562 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [7]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [23]), .Q(n7929)
         );
  AO22X1 U8563 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [15]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_old [31]), .Q(n7928)
         );
  AO22X1 U8564 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [15]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [23]), .Q(n7927)
         );
  OR3X1 U8565 ( .IN1(n7929), .IN2(n7928), .IN3(n7927), .Q(n7930) );
  MUX21X1 U8566 ( .IN1(n7930), .IN2(\oc8051_memory_interface1/imm_r [7]), .S(
        n10092), .Q(n11931) );
  AO22X1 U8567 ( .IN1(n7985), .IN2(n11940), .IN3(n11954), .IN4(n7987), .Q(
        n7931) );
  NOR2X0 U8568 ( .IN1(n7970), .IN2(n7931), .QN(n7933) );
  NAND2X0 U8569 ( .IN1(n7933), .IN2(n7932), .QN(n11942) );
  FADDX1 U8570 ( .A(\oc8051_sfr1/oc8051_sp1/sp [6]), .B(n7935), .CI(n7934), 
        .CO(n7925), .S(n7952) );
  NOR2X0 U8571 ( .IN1(n7937), .IN2(n7936), .QN(n7938) );
  OA221X1 U8572 ( .IN1(n8047), .IN2(n7939), .IN3(n8050), .IN4(n7941), .IN5(
        n7938), .Q(n7949) );
  OA21X1 U8573 ( .IN1(n7941), .IN2(n8022), .IN3(n7940), .Q(n7946) );
  AO21X1 U8574 ( .IN1(n8089), .IN2(n7943), .IN3(n7942), .Q(n7944) );
  MUX21X1 U8575 ( .IN1(n8022), .IN2(n8085), .S(n7944), .Q(n7945) );
  OA22X1 U8576 ( .IN1(n8047), .IN2(n7946), .IN3(n8171), .IN4(n7945), .Q(n7947)
         );
  OA221X1 U8577 ( .IN1(n8085), .IN2(n7949), .IN3(n8022), .IN4(n7948), .IN5(
        n7947), .Q(n8034) );
  OA21X1 U8578 ( .IN1(n7950), .IN2(n8085), .IN3(n8034), .Q(n10014) );
  INVX0 U8579 ( .INP(n10014), .ZN(n10100) );
  MUX21X1 U8580 ( .IN1(n7952), .IN2(n10100), .S(n7951), .Q(n11953) );
  AO22X1 U8581 ( .IN1(\oc8051_memory_interface1/idat_cur [6]), .IN2(n8155), 
        .IN3(\oc8051_memory_interface1/idat_old [22]), .IN4(n8156), .Q(n7955)
         );
  AO22X1 U8582 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [14]), 
        .IN3(\oc8051_memory_interface1/idat_old [30]), .IN4(n8150), .Q(n7954)
         );
  AO22X1 U8583 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [14]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [22]), .Q(n7953)
         );
  OR3X1 U8584 ( .IN1(n7955), .IN2(n7954), .IN3(n7953), .Q(n7956) );
  MUX21X1 U8585 ( .IN1(n7956), .IN2(\oc8051_memory_interface1/imm_r [6]), .S(
        n10092), .Q(n11930) );
  AO22X1 U8586 ( .IN1(n7961), .IN2(\oc8051_indi_addr1/buff[1][6] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[3][6] ), .Q(n7958) );
  AO22X1 U8587 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[5][6] ), .IN3(n7960), .IN4(\oc8051_indi_addr1/buff[7][6] ), .Q(n7957) );
  OA21X1 U8588 ( .IN1(n7958), .IN2(n7957), .IN3(n11904), .Q(n7966) );
  AO22X1 U8589 ( .IN1(n7960), .IN2(\oc8051_indi_addr1/buff[6][6] ), .IN3(n7959), .IN4(\oc8051_indi_addr1/buff[2][6] ), .Q(n7964) );
  AO22X1 U8590 ( .IN1(n7962), .IN2(\oc8051_indi_addr1/buff[4][6] ), .IN3(n7961), .IN4(\oc8051_indi_addr1/buff[0][6] ), .Q(n7963) );
  OA21X1 U8591 ( .IN1(n7964), .IN2(n7963), .IN3(n8541), .Q(n7965) );
  NOR2X0 U8592 ( .IN1(n7966), .IN2(n7965), .QN(n7969) );
  NAND2X0 U8593 ( .IN1(n7967), .IN2(n10100), .QN(n7968) );
  NAND2X0 U8594 ( .IN1(n7969), .IN2(n7968), .QN(n11933) );
  INVX0 U8595 ( .INP(n11946), .ZN(n11646) );
  INVX0 U8596 ( .INP(n11944), .ZN(n11657) );
  AOI22X1 U8597 ( .IN1(n7974), .IN2(n11878), .IN3(n11951), .IN4(n11895), .QN(
        n7973) );
  NAND2X0 U8598 ( .IN1(n7978), .IN2(n7970), .QN(n7983) );
  NAND3X0 U8599 ( .IN1(n11894), .IN2(n7989), .IN3(n11938), .QN(n7972) );
  NAND4X0 U8600 ( .IN1(n7973), .IN2(n7983), .IN3(n7972), .IN4(n7971), .QN(
        n10131) );
  INVX0 U8601 ( .INP(n10131), .ZN(n11641) );
  AO22X1 U8602 ( .IN1(n7985), .IN2(n11937), .IN3(n7987), .IN4(n11950), .Q(
        n7976) );
  AO22X1 U8603 ( .IN1(n7974), .IN2(n11874), .IN3(n7988), .IN4(n11927), .Q(
        n7975) );
  OA21X1 U8604 ( .IN1(n7976), .IN2(n7975), .IN3(n7986), .Q(n9019) );
  NOR2X0 U8605 ( .IN1(n7977), .IN2(n11952), .QN(n7982) );
  NAND4X0 U8606 ( .IN1(n7978), .IN2(n7986), .IN3(n7984), .IN4(n11929), .QN(
        n7979) );
  OA221X1 U8607 ( .IN1(n7982), .IN2(n7981), .IN3(n7982), .IN4(n7980), .IN5(
        n7979), .Q(n8971) );
  OA21X1 U8608 ( .IN1(n7984), .IN2(n7983), .IN3(n8971), .Q(n10129) );
  INVX0 U8609 ( .INP(n10129), .ZN(n9020) );
  NOR2X0 U8610 ( .IN1(n9019), .IN2(n9020), .QN(n11669) );
  NAND2X0 U8611 ( .IN1(n11641), .IN2(n11669), .QN(n11659) );
  OR2X1 U8612 ( .IN1(n7986), .IN2(n7985), .Q(n7993) );
  NAND2X0 U8613 ( .IN1(n7987), .IN2(n11953), .QN(n7992) );
  NAND2X0 U8614 ( .IN1(n7988), .IN2(n11930), .QN(n7991) );
  NAND3X0 U8615 ( .IN1(n11894), .IN2(n7989), .IN3(n11933), .QN(n7990) );
  NAND4X0 U8616 ( .IN1(n7993), .IN2(n7992), .IN3(n7991), .IN4(n7990), .QN(
        n10127) );
  INVX0 U8617 ( .INP(n10127), .ZN(n9056) );
  NAND2X0 U8618 ( .IN1(n11942), .IN2(n9056), .QN(n10194) );
  NAND3X0 U8619 ( .IN1(\oc8051_decoder1/wr_sfr [0]), .IN2(
        \oc8051_decoder1/wr_sfr [1]), .IN3(n12010), .QN(n10111) );
  NOR4X0 U8620 ( .IN1(n7994), .IN2(n11659), .IN3(n10194), .IN4(n10111), .QN(
        n8007) );
  AND2X1 U8621 ( .IN1(n11646), .IN2(n8007), .Q(n11849) );
  OR2X1 U8622 ( .IN1(n8936), .IN2(n11646), .Q(n11645) );
  INVX0 U8623 ( .INP(n11945), .ZN(n11670) );
  NOR2X0 U8624 ( .IN1(n11645), .IN2(n11670), .QN(n9040) );
  INVX0 U8625 ( .INP(n11942), .ZN(n10132) );
  MUX21X1 U8626 ( .IN1(n8267), .IN2(n8256), .S(n10132), .Q(n8266) );
  MUX21X1 U8627 ( .IN1(n8872), .IN2(n8876), .S(n11641), .Q(n7998) );
  MUX21X1 U8628 ( .IN1(n8258), .IN2(n8662), .S(n9056), .Q(n7997) );
  INVX0 U8629 ( .INP(n9019), .ZN(n10141) );
  AO22X1 U8630 ( .IN1(n8878), .IN2(n10141), .IN3(n8653), .IN4(n9020), .Q(n7995) );
  AO221X1 U8631 ( .IN1(n9111), .IN2(n9019), .IN3(n10129), .IN4(n8661), .IN5(
        n7995), .Q(n7996) );
  NOR4X0 U8632 ( .IN1(n8266), .IN2(n7998), .IN3(n7997), .IN4(n7996), .QN(n7999) );
  NAND3X0 U8633 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n8702), .IN3(n7999), .QN(
        n9061) );
  NOR3X0 U8634 ( .IN1(n8267), .IN2(n9040), .IN3(n9061), .QN(n8006) );
  NAND2X0 U8635 ( .IN1(n8692), .IN2(n7999), .QN(n8534) );
  OA222X1 U8636 ( .IN1(n11670), .IN2(n8743), .IN3(n11945), .IN4(n8260), .IN5(
        n8257), .IN6(n11944), .Q(n8001) );
  OA222X1 U8637 ( .IN1(n9110), .IN2(n11946), .IN3(n9855), .IN4(n11646), .IN5(
        n8744), .IN6(n11657), .Q(n8000) );
  NAND2X0 U8638 ( .IN1(n8001), .IN2(n8000), .QN(n9060) );
  NOR3X0 U8639 ( .IN1(n8267), .IN2(n8534), .IN3(n9060), .QN(n8549) );
  NAND3X0 U8640 ( .IN1(n9020), .IN2(n10127), .IN3(n11641), .QN(n9064) );
  NOR2X0 U8641 ( .IN1(psw_set[1]), .IN2(psw_set[0]), .QN(n8543) );
  NOR2X0 U8642 ( .IN1(n9020), .IN2(n8946), .QN(n9028) );
  INVX0 U8643 ( .INP(n9028), .ZN(n8002) );
  OA22X1 U8644 ( .IN1(n8003), .IN2(n9064), .IN3(n8543), .IN4(n8002), .Q(n8004)
         );
  NAND2X0 U8645 ( .IN1(n10141), .IN2(n11942), .QN(n9066) );
  NAND2X0 U8646 ( .IN1(n11646), .IN2(n11670), .QN(n11660) );
  NOR2X0 U8647 ( .IN1(n11660), .IN2(n11944), .QN(n9046) );
  INVX0 U8648 ( .INP(n9046), .ZN(n9026) );
  NOR3X0 U8649 ( .IN1(n8004), .IN2(n9066), .IN3(n9026), .QN(n8005) );
  OR4X1 U8650 ( .IN1(n8007), .IN2(n8006), .IN3(n8549), .IN4(n8005), .Q(n8008)
         );
  NAND2X0 U8651 ( .IN1(n12010), .IN2(n8008), .QN(n11848) );
  NOR2X0 U8652 ( .IN1(n11849), .IN2(n11848), .QN(n11955) );
  INVX0 U8653 ( .INP(n8011), .ZN(n8009) );
  OA221X1 U8654 ( .IN1(n8012), .IN2(n8011), .IN3(n8010), .IN4(n8009), .IN5(
        n11885), .Q(n8014) );
  XOR2X1 U8655 ( .IN1(n8014), .IN2(n8013), .Q(n11876) );
  FADDX1 U8656 ( .A(n8047), .B(n8085), .CI(n8015), .CO(n8900), .S(n8016) );
  OA22X1 U8657 ( .IN1(n8188), .IN2(n8084), .IN3(n8016), .IN4(n9094), .Q(n8026)
         );
  NAND2X0 U8658 ( .IN1(n8086), .IN2(n8017), .QN(n8087) );
  XNOR2X1 U8659 ( .IN1(n8018), .IN2(n8087), .Q(n8019) );
  OA22X1 U8660 ( .IN1(n8020), .IN2(n8202), .IN3(n8019), .IN4(n8189), .Q(n8025)
         );
  NAND2X0 U8661 ( .IN1(n9089), .IN2(n8022), .QN(n8024) );
  FADDX1 U8662 ( .A(n8047), .B(n8022), .CI(n8021), .CO(n8907), .S(n8561) );
  AND4X1 U8663 ( .IN1(n8026), .IN2(n8025), .IN3(n8024), .IN4(n8023), .Q(n8033)
         );
  NAND2X0 U8664 ( .IN1(n9613), .IN2(n11876), .QN(n8032) );
  NOR2X0 U8665 ( .IN1(n8027), .IN2(n8852), .QN(n8031) );
  NAND2X0 U8666 ( .IN1(n8029), .IN2(n8028), .QN(n8030) );
  NAND2X0 U8667 ( .IN1(n8031), .IN2(n8030), .QN(n8925) );
  NAND4X0 U8668 ( .IN1(n8034), .IN2(n8033), .IN3(n8032), .IN4(n8925), .QN(
        n11804) );
  NAND2X0 U8669 ( .IN1(n8223), .IN2(n11804), .QN(n8057) );
  NAND3X0 U8670 ( .IN1(n9110), .IN2(n8744), .IN3(n8743), .QN(n10097) );
  INVX0 U8671 ( .INP(n10097), .ZN(n8035) );
  AO221X1 U8672 ( .IN1(n8544), .IN2(n8035), .IN3(n8544), .IN4(n8224), .IN5(
        n11961), .Q(n8056) );
  NOR2X0 U8673 ( .IN1(n8036), .IN2(n8072), .QN(n8039) );
  NAND2X0 U8674 ( .IN1(n8037), .IN2(n8896), .QN(n8038) );
  NOR2X0 U8675 ( .IN1(n8039), .IN2(n8038), .QN(n8054) );
  OA22X1 U8676 ( .IN1(n8085), .IN2(n8168), .IN3(n8047), .IN4(n8176), .Q(n8044)
         );
  NAND2X0 U8677 ( .IN1(n8851), .IN2(n11877), .QN(n8043) );
  NAND3X0 U8678 ( .IN1(n8040), .IN2(n8205), .IN3(n8204), .QN(n8041) );
  NAND4X0 U8679 ( .IN1(n8044), .IN2(n8043), .IN3(n8042), .IN4(n8041), .QN(
        n8052) );
  AND2X1 U8680 ( .IN1(n8046), .IN2(n8045), .Q(n8070) );
  AO222X1 U8681 ( .IN1(n8050), .IN2(n8070), .IN3(n8050), .IN4(n8049), .IN5(
        n8048), .IN6(n8047), .Q(n8051) );
  NOR4X0 U8682 ( .IN1(n8054), .IN2(n8053), .IN3(n8052), .IN4(n8051), .QN(n9745) );
  OA22X1 U8683 ( .IN1(n9745), .IN2(n8252), .IN3(n10097), .IN4(n8251), .Q(n8055) );
  NAND3X0 U8684 ( .IN1(n8057), .IN2(n8056), .IN3(n8055), .QN(n11912) );
  INVX0 U8685 ( .INP(n8061), .ZN(n8059) );
  INVX0 U8686 ( .INP(n8060), .ZN(n8058) );
  OA221X1 U8687 ( .IN1(n8061), .IN2(n8060), .IN3(n8059), .IN4(n8058), .IN5(
        n11885), .Q(n8063) );
  XOR2X1 U8688 ( .IN1(n8063), .IN2(n8062), .Q(n11886) );
  AO222X1 U8689 ( .IN1(n8070), .IN2(n8069), .IN3(n8070), .IN4(n8068), .IN5(
        n8069), .IN6(n8067), .Q(n8081) );
  AOI22X1 U8690 ( .IN1(n8851), .IN2(n11879), .IN3(n9613), .IN4(
        \oc8051_alu1/divsrc2 [5]), .QN(n8079) );
  OA22X1 U8691 ( .IN1(n8071), .IN2(n8166), .IN3(n8188), .IN4(n8168), .Q(n8078)
         );
  NOR2X0 U8692 ( .IN1(n8072), .IN2(n9094), .QN(n8075) );
  NAND2X0 U8693 ( .IN1(n8073), .IN2(n8163), .QN(n8074) );
  NAND2X0 U8694 ( .IN1(n8075), .IN2(n8074), .QN(n8076) );
  NAND4X0 U8695 ( .IN1(n8079), .IN2(n8078), .IN3(n8077), .IN4(n8076), .QN(
        n8080) );
  NOR2X0 U8696 ( .IN1(n8081), .IN2(n8080), .QN(n9727) );
  NAND2X0 U8697 ( .IN1(n8744), .IN2(n8260), .QN(n8740) );
  NOR2X0 U8698 ( .IN1(n8740), .IN2(n9110), .QN(n9160) );
  INVX0 U8699 ( .INP(n9160), .ZN(n9885) );
  OA22X1 U8700 ( .IN1(n9727), .IN2(n8252), .IN3(n8251), .IN4(n9885), .Q(n8100)
         );
  AO221X1 U8701 ( .IN1(n8544), .IN2(n9160), .IN3(n8544), .IN4(n8224), .IN5(
        n11958), .Q(n8099) );
  FADDX1 U8702 ( .A(n8090), .B(n8188), .CI(n8082), .CO(n8015), .S(n8083) );
  OA22X1 U8703 ( .IN1(n8203), .IN2(n8084), .IN3(n8083), .IN4(n9094), .Q(n8094)
         );
  OA22X1 U8704 ( .IN1(n8085), .IN2(n8202), .IN3(n8188), .IN4(n8233), .Q(n8093)
         );
  AO221X1 U8705 ( .IN1(n8087), .IN2(n8188), .IN3(n8087), .IN4(n8086), .IN5(
        n8189), .Q(n8092) );
  FADDX1 U8706 ( .A(n8090), .B(n8089), .CI(n8088), .CO(n8021), .S(n8559) );
  NAND2X0 U8707 ( .IN1(n8903), .IN2(n8559), .QN(n8091) );
  AND4X1 U8708 ( .IN1(n8094), .IN2(n8093), .IN3(n8092), .IN4(n8091), .Q(n8096)
         );
  NAND2X0 U8709 ( .IN1(n8851), .IN2(n11880), .QN(n8923) );
  NAND4X0 U8710 ( .IN1(n8097), .IN2(n8096), .IN3(n8095), .IN4(n8923), .QN(
        n11783) );
  NAND2X0 U8711 ( .IN1(n8223), .IN2(n11783), .QN(n8098) );
  NAND3X0 U8712 ( .IN1(n8100), .IN2(n8099), .IN3(n8098), .QN(n11910) );
  AO22X1 U8713 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [18]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_cur [2]), .Q(n8103)
         );
  AO22X1 U8714 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [10]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [26]), .Q(n8102)
         );
  AO22X1 U8715 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [18]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [26]), .Q(n8101)
         );
  OR3X1 U8716 ( .IN1(n8103), .IN2(n8102), .IN3(n8101), .Q(n8104) );
  MUX21X1 U8717 ( .IN1(n8104), .IN2(\oc8051_memory_interface1/imm2_r [2]), .S(
        n10092), .Q(n11897) );
  AO22X1 U8718 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [22]), 
        .IN3(\oc8051_memory_interface1/idat_cur [6]), .IN4(n8150), .Q(n8107)
         );
  AO22X1 U8719 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [14]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [30]), .Q(n8106)
         );
  AO22X1 U8720 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [22]), 
        .IN3(\oc8051_memory_interface1/idat_old [30]), .IN4(n8156), .Q(n8105)
         );
  OR3X1 U8721 ( .IN1(n8107), .IN2(n8106), .IN3(n8105), .Q(n8108) );
  MUX21X1 U8722 ( .IN1(n8108), .IN2(\oc8051_memory_interface1/imm2_r [6]), .S(
        n10092), .Q(n11902) );
  AO22X1 U8723 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [23]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [31]), .Q(n8111)
         );
  AO22X1 U8724 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [15]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_cur [7]), .Q(n8110)
         );
  AO22X1 U8725 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [23]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [31]), .Q(n8109)
         );
  OR3X1 U8726 ( .IN1(n8111), .IN2(n8110), .IN3(n8109), .Q(n8112) );
  MUX21X1 U8727 ( .IN1(n8112), .IN2(\oc8051_memory_interface1/imm2_r [7]), .S(
        n10092), .Q(n11920) );
  AND2X1 U8728 ( .IN1(mem_act[0]), .IN2(n11932), .Q(n11914) );
  NAND4X0 U8729 ( .IN1(n8532), .IN2(n8613), .IN3(n8620), .IN4(n8629), .QN(
        n8113) );
  NAND2X0 U8730 ( .IN1(n8114), .IN2(n8113), .QN(n11941) );
  INVX0 U8731 ( .INP(n8115), .ZN(n8117) );
  OA221X1 U8732 ( .IN1(n8118), .IN2(n8117), .IN3(n8116), .IN4(n8115), .IN5(
        n11885), .Q(n8120) );
  XOR2X1 U8733 ( .IN1(n8120), .IN2(n8119), .Q(n11891) );
  INVX0 U8734 ( .INP(n8123), .ZN(n8121) );
  OA221X1 U8735 ( .IN1(n8124), .IN2(n8123), .IN3(n8122), .IN4(n8121), .IN5(
        n11885), .Q(n8126) );
  XOR2X1 U8736 ( .IN1(n8126), .IN2(n8125), .Q(n11889) );
  AOI21X1 U8737 ( .IN1(n8151), .IN2(\oc8051_memory_interface1/int_vec_buff [0]), .IN3(n10092), .QN(n8135) );
  AOI22X1 U8738 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [16]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_cur [0]), .QN(n8129)
         );
  NAND2X0 U8739 ( .IN1(n8156), .IN2(\oc8051_memory_interface1/idat_old [24]), 
        .QN(n8128) );
  NAND2X0 U8740 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [16]), 
        .QN(n8127) );
  NAND4X0 U8741 ( .IN1(n8135), .IN2(n8129), .IN3(n8128), .IN4(n8127), .QN(
        n8131) );
  AO22X1 U8742 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [8]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [24]), .Q(n8130)
         );
  OA22X1 U8743 ( .IN1(\oc8051_memory_interface1/imm2_r [0]), .IN2(n10093), 
        .IN3(n8131), .IN4(n8130), .Q(n11898) );
  AOI22X1 U8744 ( .IN1(n8150), .IN2(\oc8051_memory_interface1/idat_cur [1]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [25]), .QN(n8134)
         );
  NAND2X0 U8745 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [9]), 
        .QN(n8133) );
  NAND2X0 U8746 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [17]), 
        .QN(n8132) );
  NAND4X0 U8747 ( .IN1(n8135), .IN2(n8134), .IN3(n8133), .IN4(n8132), .QN(
        n8137) );
  AO22X1 U8748 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [17]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [25]), .Q(n8136)
         );
  OA22X1 U8749 ( .IN1(\oc8051_memory_interface1/imm2_r [1]), .IN2(n10093), 
        .IN3(n8137), .IN4(n8136), .Q(n11899) );
  AO22X1 U8750 ( .IN1(n8151), .IN2(\oc8051_memory_interface1/int_vec_buff [3]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [27]), .Q(n8143)
         );
  AO22X1 U8751 ( .IN1(n8152), .IN2(\oc8051_memory_interface1/idat_cur [19]), 
        .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_cur [3]), .Q(n8139)
         );
  AO22X1 U8752 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [19]), 
        .IN3(n8155), .IN4(\oc8051_memory_interface1/idat_cur [11]), .Q(n8138)
         );
  NOR2X0 U8753 ( .IN1(n8139), .IN2(n8138), .QN(n8141) );
  NAND2X0 U8754 ( .IN1(n8154), .IN2(\oc8051_memory_interface1/idat_cur [27]), 
        .QN(n8140) );
  AO222X1 U8755 ( .IN1(n10093), .IN2(n8143), .IN3(n10093), .IN4(n8142), .IN5(
        \oc8051_memory_interface1/imm2_r [3]), .IN6(n10092), .Q(n11900) );
  AO22X1 U8756 ( .IN1(n8151), .IN2(\oc8051_memory_interface1/int_vec_buff [5]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [29]), .Q(n8149)
         );
  AO22X1 U8757 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [21]), 
        .IN3(n8152), .IN4(\oc8051_memory_interface1/idat_cur [21]), .Q(n8145)
         );
  AO22X1 U8758 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [13]), 
        .IN3(n8156), .IN4(\oc8051_memory_interface1/idat_old [29]), .Q(n8144)
         );
  NOR2X0 U8759 ( .IN1(n8145), .IN2(n8144), .QN(n8147) );
  AO222X1 U8760 ( .IN1(n10093), .IN2(n8149), .IN3(n10093), .IN4(n8148), .IN5(
        \oc8051_memory_interface1/imm2_r [5]), .IN6(n10092), .Q(n11903) );
  AOI22X1 U8761 ( .IN1(n8151), .IN2(\oc8051_memory_interface1/int_vec_buff [4]), .IN3(n8150), .IN4(\oc8051_memory_interface1/idat_cur [4]), .QN(n8160) );
  AOI22X1 U8762 ( .IN1(n8153), .IN2(\oc8051_memory_interface1/idat_old [20]), 
        .IN3(n8152), .IN4(\oc8051_memory_interface1/idat_cur [20]), .QN(n8159)
         );
  AOI22X1 U8763 ( .IN1(n8155), .IN2(\oc8051_memory_interface1/idat_cur [12]), 
        .IN3(n8154), .IN4(\oc8051_memory_interface1/idat_cur [28]), .QN(n8158)
         );
  NAND4X0 U8764 ( .IN1(n8160), .IN2(n8159), .IN3(n8158), .IN4(n8157), .QN(
        n8161) );
  MUX21X1 U8765 ( .IN1(n8161), .IN2(\oc8051_memory_interface1/imm2_r [4]), .S(
        n10092), .Q(n11901) );
  NOR2X0 U8766 ( .IN1(n8162), .IN2(n8237), .QN(n8165) );
  NOR2X0 U8767 ( .IN1(n8165), .IN2(n8164), .QN(n8183) );
  AOI22X1 U8768 ( .IN1(n8851), .IN2(n11887), .IN3(n9613), .IN4(
        \oc8051_alu1/divsrc2 [4]), .QN(n8170) );
  OA22X1 U8769 ( .IN1(n8203), .IN2(n8168), .IN3(n8167), .IN4(n8166), .Q(n8169)
         );
  NAND2X0 U8770 ( .IN1(n8170), .IN2(n8169), .QN(n8182) );
  NOR2X0 U8771 ( .IN1(n8912), .IN2(n8171), .QN(n8173) );
  OAI22X1 U8772 ( .IN1(n8250), .IN2(n8174), .IN3(n8173), .IN4(n8172), .QN(
        n8175) );
  NAND3X0 U8773 ( .IN1(n8176), .IN2(n8225), .IN3(n8175), .QN(n8177) );
  AO22X1 U8774 ( .IN1(n8180), .IN2(n8179), .IN3(n8178), .IN4(n8177), .Q(n8181)
         );
  NOR4X0 U8775 ( .IN1(n8184), .IN2(n8183), .IN3(n8182), .IN4(n8181), .QN(n9715) );
  NOR2X0 U8776 ( .IN1(n9855), .IN2(n8740), .QN(n9201) );
  INVX0 U8777 ( .INP(n9201), .ZN(n9946) );
  OA22X1 U8778 ( .IN1(n9715), .IN2(n8252), .IN3(n8251), .IN4(n9946), .Q(n8201)
         );
  AO221X1 U8779 ( .IN1(n8544), .IN2(n9201), .IN3(n8544), .IN4(n8224), .IN5(
        n11970), .Q(n8200) );
  FADDX1 U8780 ( .A(n8185), .B(n8203), .CI(n9095), .CO(n8082), .S(n8187) );
  FADDX1 U8781 ( .A(n8185), .B(n8190), .CI(n9093), .CO(n8088), .S(n8558) );
  AOI22X1 U8782 ( .IN1(n8205), .IN2(n8219), .IN3(n8903), .IN4(n8558), .QN(
        n8186) );
  OA21X1 U8783 ( .IN1(n8187), .IN2(n9094), .IN3(n8186), .Q(n8194) );
  OA22X1 U8784 ( .IN1(n8188), .IN2(n8202), .IN3(n8203), .IN4(n8233), .Q(n8193)
         );
  NAND2X0 U8785 ( .IN1(n8851), .IN2(n11888), .QN(n8919) );
  AO221X1 U8786 ( .IN1(n8191), .IN2(n8190), .IN3(n8208), .IN4(n8203), .IN5(
        n8189), .Q(n8192) );
  NAND4X0 U8787 ( .IN1(n8194), .IN2(n8193), .IN3(n8919), .IN4(n8192), .QN(
        n8195) );
  NOR2X0 U8788 ( .IN1(n8196), .IN2(n8195), .QN(n8198) );
  NAND2X0 U8789 ( .IN1(n9613), .IN2(n11889), .QN(n8197) );
  NAND2X0 U8790 ( .IN1(n8198), .IN2(n8197), .QN(n11762) );
  NAND2X0 U8791 ( .IN1(n8223), .IN2(n11762), .QN(n8199) );
  NAND3X0 U8792 ( .IN1(n8201), .IN2(n8200), .IN3(n8199), .QN(n11909) );
  AND2X1 U8793 ( .IN1(n8851), .IN2(n11890), .Q(n8922) );
  OA22X1 U8794 ( .IN1(n8203), .IN2(n8202), .IN3(n8235), .IN4(n8233), .Q(n8217)
         );
  NAND2X0 U8795 ( .IN1(n8206), .IN2(n12027), .QN(n8207) );
  NAND4X0 U8796 ( .IN1(n8210), .IN2(n8209), .IN3(n8208), .IN4(n8207), .QN(
        n8215) );
  FADDX1 U8797 ( .A(n8219), .B(n8212), .CI(n8211), .CO(n7366), .S(n8213) );
  NAND2X0 U8798 ( .IN1(n8896), .IN2(n8213), .QN(n8214) );
  NAND4X0 U8799 ( .IN1(n8217), .IN2(n8216), .IN3(n8215), .IN4(n8214), .QN(
        n8221) );
  MUX21X1 U8800 ( .IN1(n8219), .IN2(n8235), .S(n8218), .Q(n8567) );
  AO22X1 U8801 ( .IN1(n8903), .IN2(n8567), .IN3(n9613), .IN4(n11891), .Q(n8220) );
  OR4X1 U8802 ( .IN1(n8922), .IN2(n8222), .IN3(n8221), .IN4(n8220), .Q(n11741)
         );
  NAND2X0 U8803 ( .IN1(n8223), .IN2(n11741), .QN(n8255) );
  NOR2X0 U8804 ( .IN1(n9930), .IN2(n9110), .QN(n9204) );
  AO221X1 U8805 ( .IN1(n8544), .IN2(n9204), .IN3(n8544), .IN4(n8224), .IN5(
        n11960), .Q(n8254) );
  OA221X1 U8806 ( .IN1(n8228), .IN2(n8227), .IN3(n8228), .IN4(n8226), .IN5(
        n8225), .Q(n8249) );
  OA22X1 U8807 ( .IN1(n8232), .IN2(n8231), .IN3(n8230), .IN4(n8229), .Q(n8247)
         );
  AOI22X1 U8808 ( .IN1(n8851), .IN2(n11892), .IN3(n9613), .IN4(
        \oc8051_alu1/divsrc2 [3]), .QN(n8245) );
  OA22X1 U8809 ( .IN1(n8235), .IN2(n8234), .IN3(n8250), .IN4(n8233), .Q(n8244)
         );
  NAND2X0 U8810 ( .IN1(n8236), .IN2(n8901), .QN(n8243) );
  NOR2X0 U8811 ( .IN1(n8237), .IN2(n9094), .QN(n8241) );
  NAND2X0 U8812 ( .IN1(n8239), .IN2(n8238), .QN(n8240) );
  NAND2X0 U8813 ( .IN1(n8241), .IN2(n8240), .QN(n8242) );
  AND4X1 U8814 ( .IN1(n8245), .IN2(n8244), .IN3(n8243), .IN4(n8242), .Q(n8246)
         );
  OA221X1 U8815 ( .IN1(n8250), .IN2(n8249), .IN3(n8248), .IN4(n8247), .IN5(
        n8246), .Q(n9700) );
  INVX0 U8816 ( .INP(n9204), .ZN(n10112) );
  OA22X1 U8817 ( .IN1(n9700), .IN2(n8252), .IN3(n8251), .IN4(n10112), .Q(n8253) );
  NAND3X0 U8818 ( .IN1(n8255), .IN2(n8254), .IN3(n8253), .QN(n11908) );
  NOR2X0 U8819 ( .IN1(n8256), .IN2(n12012), .QN(n8650) );
  INVX0 U8820 ( .INP(n8650), .ZN(n8657) );
  OA22X1 U8821 ( .IN1(n8653), .IN2(n8657), .IN3(\oc8051_sfr1/wr_bit_r ), .IN4(
        n8257), .Q(n8651) );
  INVX0 U8822 ( .INP(n8651), .ZN(n8659) );
  OA22X1 U8823 ( .IN1(n10129), .IN2(n10128), .IN3(n11657), .IN4(n11941), .Q(
        n10178) );
  MUX21X1 U8824 ( .IN1(n8651), .IN2(n8659), .S(n10178), .Q(n8274) );
  NAND2X0 U8825 ( .IN1(n10127), .IN2(n10128), .QN(n10133) );
  NOR2X0 U8826 ( .IN1(n8258), .IN2(n8650), .QN(n8647) );
  MUX21X1 U8827 ( .IN1(n8662), .IN2(n8878), .S(n8657), .Q(n9164) );
  MUX21X1 U8828 ( .IN1(n9056), .IN2(n10141), .S(n10128), .Q(n10176) );
  OAI22X1 U8829 ( .IN1(n10133), .IN2(n8647), .IN3(n10176), .IN4(n9164), .QN(
        n8259) );
  AO221X1 U8830 ( .IN1(n10133), .IN2(n8647), .IN3(n9164), .IN4(n10176), .IN5(
        n8259), .Q(n8273) );
  OA22X1 U8831 ( .IN1(n8657), .IN2(n9111), .IN3(\oc8051_sfr1/wr_bit_r ), .IN4(
        n9110), .Q(n9163) );
  INVX0 U8832 ( .INP(n9163), .ZN(n8677) );
  OA22X1 U8833 ( .IN1(n11646), .IN2(n11941), .IN3(n10141), .IN4(n10128), .Q(
        n10126) );
  OA22X1 U8834 ( .IN1(n11641), .IN2(n10128), .IN3(n11670), .IN4(n11941), .Q(
        n11637) );
  INVX0 U8835 ( .INP(n11637), .ZN(n11635) );
  OA22X1 U8836 ( .IN1(n8872), .IN2(n8657), .IN3(\oc8051_sfr1/wr_bit_r ), .IN4(
        n8260), .Q(n8660) );
  INVX0 U8837 ( .INP(n10126), .ZN(n10211) );
  INVX0 U8838 ( .INP(n8660), .ZN(n8648) );
  AO22X1 U8839 ( .IN1(n10211), .IN2(n9163), .IN3(n11637), .IN4(n8648), .Q(
        n8261) );
  AO221X1 U8840 ( .IN1(n8677), .IN2(n10126), .IN3(n11635), .IN4(n8660), .IN5(
        n8261), .Q(n8272) );
  NAND2X0 U8841 ( .IN1(n10131), .IN2(n10128), .QN(n10175) );
  NOR2X0 U8842 ( .IN1(n8872), .IN2(n8650), .QN(n8264) );
  NOR2X0 U8843 ( .IN1(n8650), .IN2(n8661), .QN(n8263) );
  OAI22X1 U8844 ( .IN1(n10175), .IN2(n8264), .IN3(n10177), .IN4(n8263), .QN(
        n8262) );
  AO221X1 U8845 ( .IN1(n10175), .IN2(n8264), .IN3(n8263), .IN4(n10177), .IN5(
        n8262), .Q(n8265) );
  NOR2X0 U8846 ( .IN1(n8266), .IN2(n8265), .QN(n8270) );
  NAND3X0 U8847 ( .IN1(n8267), .IN2(\oc8051_decoder1/wr ), .IN3(n12010), .QN(
        n8646) );
  NAND2X0 U8848 ( .IN1(n8270), .IN2(n8269), .QN(n8271) );
  NOR4X0 U8849 ( .IN1(n8274), .IN2(n8273), .IN3(n8272), .IN4(n8271), .QN(
        n11943) );
  MUX21X1 U8850 ( .IN1(n8276), .IN2(n9130), .S(n8275), .Q(n8277) );
  MUX21X1 U8851 ( .IN1(n8279), .IN2(n9130), .S(n8278), .Q(n8280) );
  NAND2X0 U8852 ( .IN1(n12012), .IN2(n10100), .QN(n9096) );
  NAND2X0 U8853 ( .IN1(n9212), .IN2(n9096), .QN(n9237) );
  NOR2X0 U8854 ( .IN1(n8281), .IN2(n12012), .QN(n8282) );
  MUX21X1 U8855 ( .IN1(n8285), .IN2(n9130), .S(n8284), .Q(n8286) );
  INVX0 U8856 ( .INP(wb_rst_i), .ZN(n12079) );
  OA221X1 U8857 ( .IN1(\oc8051_sfr1/t2con [1]), .IN2(\oc8051_sfr1/pres_ow ), 
        .IN3(n12065), .IN4(\oc8051_sfr1/oc8051_tc21/tc2_event ), .IN5(
        \oc8051_sfr1/t2con [2]), .Q(n8287) );
  NAND4X0 U8858 ( .IN1(n8692), .IN2(n8701), .IN3(n8704), .IN4(n8878), .QN(
        n9968) );
  NOR2X0 U8859 ( .IN1(n8740), .IN2(n9968), .QN(n8289) );
  INVX0 U8860 ( .INP(n8289), .ZN(n8714) );
  NOR2X0 U8861 ( .IN1(\oc8051_sfr1/t2con [5]), .IN2(\oc8051_sfr1/t2con [4]), 
        .QN(n8291) );
  NAND4X0 U8862 ( .IN1(\oc8051_sfr1/t2con [3]), .IN2(n8291), .IN3(
        \oc8051_sfr1/oc8051_tc21/neg_trans ), .IN4(n12000), .QN(n8288) );
  NAND3X0 U8863 ( .IN1(n8287), .IN2(n8714), .IN3(n8288), .QN(n9957) );
  INVX0 U8864 ( .INP(n9957), .ZN(n9960) );
  NOR2X0 U8865 ( .IN1(n8289), .IN2(n8288), .QN(n8292) );
  NOR2X0 U8866 ( .IN1(n9960), .IN2(n8292), .QN(n8300) );
  NAND2X0 U8867 ( .IN1(n9110), .IN2(n8289), .QN(n8733) );
  NAND2X0 U8868 ( .IN1(n8300), .IN2(n8733), .QN(n9958) );
  INVX0 U8869 ( .INP(n9958), .ZN(n8731) );
  AND4X1 U8870 ( .IN1(\oc8051_sfr1/tl2 [0]), .IN2(\oc8051_sfr1/tl2 [1]), .IN3(
        \oc8051_sfr1/tl2 [2]), .IN4(\oc8051_sfr1/tl2 [3]), .Q(n8729) );
  NOR2X0 U8871 ( .IN1(n11992), .IN2(n8347), .QN(n9961) );
  NAND2X0 U8872 ( .IN1(\oc8051_sfr1/tl2 [6]), .IN2(n9961), .QN(n9959) );
  INVX0 U8873 ( .INP(n9959), .ZN(n8295) );
  NOR2X0 U8874 ( .IN1(n9957), .IN2(n8295), .QN(n8290) );
  OA21X1 U8875 ( .IN1(n8731), .IN2(n8290), .IN3(\oc8051_sfr1/tl2 [7]), .Q(
        n8297) );
  INVX0 U8876 ( .INP(n8291), .ZN(n8713) );
  NOR2X0 U8877 ( .IN1(n12000), .IN2(n8713), .QN(n9932) );
  NAND2X0 U8878 ( .IN1(\oc8051_sfr1/tl2 [7]), .IN2(n8295), .QN(n8302) );
  INVX0 U8879 ( .INP(n8302), .ZN(n8294) );
  NOR2X0 U8880 ( .IN1(n12015), .IN2(n8330), .QN(n8324) );
  NAND2X0 U8881 ( .IN1(\oc8051_sfr1/th2 [2]), .IN2(n8324), .QN(n8318) );
  NOR2X0 U8882 ( .IN1(n11993), .IN2(n8318), .QN(n9935) );
  NAND2X0 U8883 ( .IN1(\oc8051_sfr1/th2 [4]), .IN2(n9935), .QN(n9934) );
  INVX0 U8884 ( .INP(n9934), .ZN(n8312) );
  AND2X1 U8885 ( .IN1(\oc8051_sfr1/th2 [5]), .IN2(n8312), .Q(n8306) );
  NAND2X0 U8886 ( .IN1(\oc8051_sfr1/th2 [6]), .IN2(n8306), .QN(n8305) );
  NOR2X0 U8887 ( .IN1(n9957), .IN2(n8305), .QN(n9928) );
  NAND2X0 U8888 ( .IN1(\oc8051_sfr1/th2 [7]), .IN2(n9928), .QN(n8712) );
  INVX0 U8889 ( .INP(n8292), .ZN(n8293) );
  OAI21X1 U8890 ( .IN1(n9932), .IN2(n8712), .IN3(n8293), .QN(n9963) );
  NOR2X0 U8891 ( .IN1(n8294), .IN2(n9957), .QN(n8301) );
  AO22X1 U8892 ( .IN1(\oc8051_sfr1/rcap2l [7]), .IN2(n9963), .IN3(n8295), 
        .IN4(n8301), .Q(n8296) );
  NOR2X0 U8893 ( .IN1(n8297), .IN2(n8296), .QN(n8299) );
  INVX0 U8894 ( .INP(n8733), .ZN(n9962) );
  NAND2X0 U8895 ( .IN1(n9962), .IN2(n10107), .QN(n8298) );
  NAND2X0 U8896 ( .IN1(n8299), .IN2(n8298), .QN(n4496) );
  NOR2X0 U8897 ( .IN1(n8714), .IN2(n9110), .QN(n9933) );
  INVX0 U8898 ( .INP(n9933), .ZN(n8332) );
  AND2X1 U8899 ( .IN1(n8300), .IN2(n8332), .Q(n9926) );
  NOR2X0 U8900 ( .IN1(n9926), .IN2(n8301), .QN(n8322) );
  OA22X1 U8901 ( .IN1(n8322), .IN2(n12020), .IN3(n8302), .IN4(n8321), .Q(n8304) );
  AOI22X1 U8902 ( .IN1(\oc8051_sfr1/rcap2h [0]), .IN2(n9963), .IN3(n9933), 
        .IN4(n10043), .QN(n8303) );
  NAND2X0 U8903 ( .IN1(n8304), .IN2(n8303), .QN(n4520) );
  NOR2X0 U8904 ( .IN1(n8306), .IN2(n9957), .QN(n8313) );
  OA21X1 U8905 ( .IN1(n9926), .IN2(n8313), .IN3(\oc8051_sfr1/th2 [6]), .Q(
        n8308) );
  AND2X1 U8906 ( .IN1(n9960), .IN2(n8305), .Q(n9925) );
  AO22X1 U8907 ( .IN1(\oc8051_sfr1/rcap2h [6]), .IN2(n9963), .IN3(n8306), 
        .IN4(n9925), .Q(n8307) );
  NOR2X0 U8908 ( .IN1(n8308), .IN2(n8307), .QN(n8310) );
  NAND2X0 U8909 ( .IN1(n9933), .IN2(n10100), .QN(n8309) );
  NAND2X0 U8910 ( .IN1(n8310), .IN2(n8309), .QN(n4519) );
  NOR2X0 U8911 ( .IN1(n9957), .IN2(n8312), .QN(n8311) );
  OA21X1 U8912 ( .IN1(n9926), .IN2(n8311), .IN3(\oc8051_sfr1/th2 [5]), .Q(
        n8315) );
  AO22X1 U8913 ( .IN1(n8313), .IN2(n8312), .IN3(n9933), .IN4(n10075), .Q(n8314) );
  NOR2X0 U8914 ( .IN1(n8315), .IN2(n8314), .QN(n8317) );
  NAND2X0 U8915 ( .IN1(\oc8051_sfr1/rcap2h [5]), .IN2(n9963), .QN(n8316) );
  AOI22X1 U8916 ( .IN1(\oc8051_sfr1/rcap2h [3]), .IN2(n9963), .IN3(n9933), 
        .IN4(n10052), .QN(n8320) );
  AND2X1 U8917 ( .IN1(n9960), .IN2(n8318), .Q(n8325) );
  NOR2X0 U8918 ( .IN1(n9926), .IN2(n8325), .QN(n9937) );
  NAND2X0 U8919 ( .IN1(n9960), .IN2(n11993), .QN(n9936) );
  OA22X1 U8920 ( .IN1(n9937), .IN2(n11993), .IN3(n8318), .IN4(n9936), .Q(n8319) );
  NAND2X0 U8921 ( .IN1(n8320), .IN2(n8319), .QN(n4516) );
  NAND2X0 U8922 ( .IN1(n12015), .IN2(n9960), .QN(n8331) );
  INVX0 U8923 ( .INP(n8331), .ZN(n8323) );
  NAND2X0 U8924 ( .IN1(n8322), .IN2(n8321), .QN(n8333) );
  OA21X1 U8925 ( .IN1(n8323), .IN2(n8333), .IN3(\oc8051_sfr1/th2 [2]), .Q(
        n8327) );
  AO22X1 U8926 ( .IN1(n8325), .IN2(n8324), .IN3(n9933), .IN4(n10047), .Q(n8326) );
  NOR2X0 U8927 ( .IN1(n8327), .IN2(n8326), .QN(n8329) );
  NAND2X0 U8928 ( .IN1(n8329), .IN2(n8328), .QN(n4515) );
  OA22X1 U8929 ( .IN1(n9908), .IN2(n8332), .IN3(n8331), .IN4(n8330), .Q(n8335)
         );
  AOI22X1 U8930 ( .IN1(\oc8051_sfr1/th2 [1]), .IN2(n8333), .IN3(
        \oc8051_sfr1/rcap2h [1]), .IN4(n9963), .QN(n8334) );
  NAND2X0 U8931 ( .IN1(n8335), .IN2(n8334), .QN(n4514) );
  NAND2X0 U8932 ( .IN1(\oc8051_sfr1/tl2 [0]), .IN2(\oc8051_sfr1/tl2 [1]), .QN(
        n8339) );
  OA22X1 U8933 ( .IN1(n9908), .IN2(n8733), .IN3(n8338), .IN4(n12021), .Q(n8337) );
  AO21X1 U8934 ( .IN1(n12021), .IN2(n9960), .IN3(n8731), .Q(n9954) );
  AOI22X1 U8935 ( .IN1(\oc8051_sfr1/tl2 [1]), .IN2(n9954), .IN3(
        \oc8051_sfr1/rcap2l [1]), .IN4(n9963), .QN(n8336) );
  NAND2X0 U8936 ( .IN1(n8337), .IN2(n8336), .QN(n4502) );
  NOR2X0 U8937 ( .IN1(n10003), .IN2(n8733), .QN(n8342) );
  NAND2X0 U8938 ( .IN1(n9958), .IN2(n8338), .QN(n8345) );
  INVX0 U8939 ( .INP(n8339), .ZN(n8340) );
  NOR2X0 U8940 ( .IN1(\oc8051_sfr1/tl2 [2]), .IN2(n9957), .QN(n8346) );
  AO22X1 U8941 ( .IN1(\oc8051_sfr1/tl2 [2]), .IN2(n8345), .IN3(n8340), .IN4(
        n8346), .Q(n8341) );
  NOR2X0 U8942 ( .IN1(n8342), .IN2(n8341), .QN(n8344) );
  NAND2X0 U8943 ( .IN1(\oc8051_sfr1/rcap2l [2]), .IN2(n9963), .QN(n8343) );
  NOR2X0 U8944 ( .IN1(\oc8051_sfr1/tl2 [3]), .IN2(n9957), .QN(n8721) );
  OR2X1 U8945 ( .IN1(n8346), .IN2(n8345), .Q(n8720) );
  OA21X1 U8946 ( .IN1(n8721), .IN2(n8720), .IN3(\oc8051_sfr1/tl2 [4]), .Q(
        n8349) );
  AND2X1 U8947 ( .IN1(n9960), .IN2(n8347), .Q(n8730) );
  AO22X1 U8948 ( .IN1(n8730), .IN2(n8729), .IN3(n9962), .IN4(n10070), .Q(n8348) );
  NOR2X0 U8949 ( .IN1(n8349), .IN2(n8348), .QN(n8351) );
  NAND2X0 U8950 ( .IN1(\oc8051_sfr1/rcap2l [4]), .IN2(n9963), .QN(n8350) );
  NAND4X0 U8951 ( .IN1(n8352), .IN2(n8692), .IN3(n8701), .IN4(n8878), .QN(
        n8747) );
  NOR2X0 U8952 ( .IN1(n9946), .IN2(n8747), .QN(n10085) );
  NOR2X0 U8953 ( .IN1(n9969), .IN2(n8747), .QN(n10062) );
  NOR2X0 U8954 ( .IN1(n10085), .IN2(n10062), .QN(n10038) );
  NOR2X0 U8955 ( .IN1(n12013), .IN2(t0_i), .QN(n8353) );
  AO22X1 U8956 ( .IN1(\oc8051_sfr1/pres_ow ), .IN2(n12013), .IN3(
        \oc8051_sfr1/oc8051_tc1/t0_buff ), .IN4(n8353), .Q(n8355) );
  NAND3X0 U8957 ( .IN1(\oc8051_sfr1/tr0 ), .IN2(n8355), .IN3(n8354), .QN(
        n10040) );
  INVX0 U8958 ( .INP(n10040), .ZN(n10041) );
  NAND2X0 U8959 ( .IN1(n10038), .IN2(n10041), .QN(n10028) );
  NAND2X0 U8960 ( .IN1(\oc8051_sfr1/tr1 ), .IN2(\oc8051_sfr1/pres_ow ), .QN(
        n10033) );
  INVX0 U8961 ( .INP(n10085), .ZN(n8366) );
  INVX0 U8962 ( .INP(n10062), .ZN(n8442) );
  NAND4X0 U8963 ( .IN1(\oc8051_sfr1/tmod [1]), .IN2(\oc8051_sfr1/tmod [0]), 
        .IN3(n8366), .IN4(n8442), .QN(n10031) );
  OA22X1 U8964 ( .IN1(\oc8051_sfr1/tmod [1]), .IN2(n10028), .IN3(n10033), 
        .IN4(n10031), .Q(n8368) );
  INVX0 U8965 ( .INP(n8368), .ZN(n10086) );
  NOR2X0 U8966 ( .IN1(n10085), .IN2(n10086), .QN(n10089) );
  AOI22X1 U8967 ( .IN1(n10043), .IN2(n10085), .IN3(n10089), .IN4(
        \oc8051_sfr1/th0 [0]), .QN(n8357) );
  NAND3X0 U8968 ( .IN1(\oc8051_sfr1/tl0 [0]), .IN2(\oc8051_sfr1/tl0 [1]), 
        .IN3(\oc8051_sfr1/tl0 [2]), .QN(n10050) );
  NOR2X0 U8969 ( .IN1(n12008), .IN2(n10050), .QN(n8443) );
  NAND2X0 U8970 ( .IN1(\oc8051_sfr1/tl0 [4]), .IN2(n8443), .QN(n10056) );
  NOR2X0 U8971 ( .IN1(n12007), .IN2(n10056), .QN(n10059) );
  NAND2X0 U8972 ( .IN1(\oc8051_sfr1/tl0 [6]), .IN2(n10059), .QN(n10027) );
  NOR2X0 U8973 ( .IN1(n12006), .IN2(n10027), .QN(n10037) );
  INVX0 U8974 ( .INP(n10056), .ZN(n10055) );
  AO221X1 U8975 ( .IN1(\oc8051_sfr1/tmod [0]), .IN2(n10037), .IN3(n12024), 
        .IN4(n10055), .IN5(\oc8051_sfr1/tmod [1]), .Q(n10078) );
  NOR2X0 U8976 ( .IN1(\oc8051_sfr1/tmod [0]), .IN2(\oc8051_sfr1/tmod [1]), 
        .QN(n10029) );
  AO21X1 U8977 ( .IN1(n10055), .IN2(n10029), .IN3(n10037), .Q(n10035) );
  NOR2X0 U8978 ( .IN1(n10035), .IN2(\oc8051_sfr1/tmod [1]), .QN(n8364) );
  AO221X1 U8979 ( .IN1(\oc8051_sfr1/th0 [0]), .IN2(n10078), .IN3(n12023), 
        .IN4(n8364), .IN5(n8368), .Q(n8356) );
  NAND2X0 U8980 ( .IN1(n8357), .IN2(n8356), .QN(n4460) );
  NOR2X0 U8981 ( .IN1(n8364), .IN2(n8358), .QN(n8359) );
  NAND3X0 U8982 ( .IN1(\oc8051_sfr1/th0 [0]), .IN2(\oc8051_sfr1/th0 [1]), 
        .IN3(n10078), .QN(n10065) );
  OA221X1 U8983 ( .IN1(\oc8051_sfr1/th0 [2]), .IN2(n8359), .IN3(n12063), .IN4(
        n10065), .IN5(n10086), .Q(n8361) );
  NOR2X0 U8984 ( .IN1(n10003), .IN2(n8366), .QN(n8360) );
  NOR2X0 U8985 ( .IN1(n8361), .IN2(n8360), .QN(n8363) );
  NAND2X0 U8986 ( .IN1(n10089), .IN2(\oc8051_sfr1/th0 [2]), .QN(n8362) );
  AND4X1 U8987 ( .IN1(\oc8051_sfr1/th0 [0]), .IN2(\oc8051_sfr1/th0 [1]), .IN3(
        \oc8051_sfr1/th0 [2]), .IN4(\oc8051_sfr1/th0 [3]), .Q(n10069) );
  INVX0 U8988 ( .INP(n8364), .ZN(n10083) );
  NAND4X0 U8989 ( .IN1(\oc8051_sfr1/th0 [1]), .IN2(\oc8051_sfr1/th0 [0]), 
        .IN3(\oc8051_sfr1/th0 [2]), .IN4(n10083), .QN(n8365) );
  AO22X1 U8990 ( .IN1(n10078), .IN2(n10069), .IN3(n12067), .IN4(n8365), .Q(
        n8367) );
  OA22X1 U8991 ( .IN1(n8368), .IN2(n8367), .IN3(n9920), .IN4(n8366), .Q(n8369)
         );
  NAND2X0 U8992 ( .IN1(n8370), .IN2(n8369), .QN(n4457) );
  NOR2X0 U8993 ( .IN1(n9908), .IN2(n8442), .QN(n8373) );
  NAND3X0 U8994 ( .IN1(\oc8051_sfr1/tmod [1]), .IN2(n10037), .IN3(n12024), 
        .QN(n10042) );
  INVX0 U8995 ( .INP(n10042), .ZN(n10058) );
  NAND2X0 U8996 ( .IN1(\oc8051_sfr1/tl0 [0]), .IN2(\oc8051_sfr1/tl0 [1]), .QN(
        n10046) );
  OA21X1 U8997 ( .IN1(\oc8051_sfr1/tl0 [0]), .IN2(\oc8051_sfr1/tl0 [1]), .IN3(
        n10046), .Q(n8371) );
  INVX0 U8998 ( .INP(n10028), .ZN(n10053) );
  OA221X1 U8999 ( .IN1(n10058), .IN2(n8371), .IN3(n10042), .IN4(
        \oc8051_sfr1/th0 [1]), .IN5(n10053), .Q(n8372) );
  NOR2X0 U9000 ( .IN1(n8373), .IN2(n8372), .QN(n8375) );
  NOR2X0 U9001 ( .IN1(n10062), .IN2(n10053), .QN(n10051) );
  NAND2X0 U9002 ( .IN1(n10051), .IN2(\oc8051_sfr1/tl0 [1]), .QN(n8374) );
  NAND2X0 U9003 ( .IN1(n8375), .IN2(n8374), .QN(n4466) );
  INVX0 U9004 ( .INP(n8619), .ZN(n8376) );
  NOR2X0 U9005 ( .IN1(n8408), .IN2(n9258), .QN(n9597) );
  NAND2X0 U9006 ( .IN1(n8426), .IN2(n8410), .QN(n8855) );
  OR3X1 U9007 ( .IN1(n9597), .IN2(n8855), .IN3(n8629), .Q(n8639) );
  NAND2X0 U9008 ( .IN1(n11896), .IN2(n8379), .QN(n9001) );
  AO221X1 U9009 ( .IN1(n8639), .IN2(n8624), .IN3(n8639), .IN4(n9001), .IN5(
        n8408), .Q(n8819) );
  OA21X1 U9010 ( .IN1(n8376), .IN2(n8823), .IN3(n8819), .Q(n8783) );
  NOR2X0 U9011 ( .IN1(n8786), .IN2(n8768), .QN(n8815) );
  INVX0 U9012 ( .INP(n8815), .ZN(n8779) );
  NAND2X0 U9013 ( .IN1(n8820), .IN2(n8779), .QN(n8398) );
  INVX0 U9014 ( .INP(n8398), .ZN(n9147) );
  NOR2X0 U9015 ( .IN1(n8402), .IN2(n8631), .QN(n8843) );
  INVX0 U9016 ( .INP(n8843), .ZN(n8381) );
  AND3X1 U9017 ( .IN1(n8783), .IN2(n9147), .IN3(n8381), .Q(n8377) );
  OA22X1 U9018 ( .IN1(n8377), .IN2(n10092), .IN3(n12010), .IN4(n12029), .Q(
        n8378) );
  NAND3X0 U9019 ( .IN1(n9082), .IN2(n8414), .IN3(n8413), .QN(n8797) );
  NOR2X0 U9020 ( .IN1(n9258), .IN2(n8379), .QN(n8434) );
  NAND2X0 U9021 ( .IN1(n8434), .IN2(n11896), .QN(n8420) );
  INVX0 U9022 ( .INP(n8420), .ZN(n8395) );
  OA21X1 U9023 ( .IN1(n8822), .IN2(n8395), .IN3(n8623), .Q(n8392) );
  NOR2X0 U9024 ( .IN1(n8521), .IN2(n8420), .QN(n8792) );
  INVX0 U9025 ( .INP(n8792), .ZN(n8780) );
  NOR2X0 U9026 ( .IN1(n9073), .IN2(n8807), .QN(n8384) );
  NAND3X0 U9027 ( .IN1(n8384), .IN2(n8429), .IN3(n8522), .QN(n9076) );
  NAND4X0 U9028 ( .IN1(n8429), .IN2(n8408), .IN3(n9073), .IN4(n8774), .QN(
        n8396) );
  NAND4X0 U9029 ( .IN1(n8383), .IN2(n8382), .IN3(n8396), .IN4(n8381), .QN(
        n8391) );
  OA22X1 U9030 ( .IN1(n8386), .IN2(n8385), .IN3(n9552), .IN4(n8844), .Q(n8399)
         );
  OA221X1 U9031 ( .IN1(n8844), .IN2(n8787), .IN3(n8844), .IN4(n8420), .IN5(
        n8399), .Q(n8785) );
  INVX0 U9032 ( .INP(n8387), .ZN(n8777) );
  NAND3X0 U9033 ( .IN1(n8400), .IN2(n8429), .IN3(n8522), .QN(n8778) );
  AO21X1 U9034 ( .IN1(n8777), .IN2(n8778), .IN3(n9073), .Q(n8388) );
  NAND4X0 U9035 ( .IN1(n8783), .IN2(n8389), .IN3(n8785), .IN4(n8388), .QN(
        n8390) );
  NOR4X0 U9036 ( .IN1(n8392), .IN2(n8405), .IN3(n8391), .IN4(n8390), .QN(n8393) );
  OA22X1 U9037 ( .IN1(n8393), .IN2(n10092), .IN3(n12010), .IN4(n11981), .Q(
        n8394) );
  OR2X1 U9038 ( .IN1(n9010), .IN2(n9072), .Q(n8817) );
  OR2X1 U9039 ( .IN1(n9258), .IN2(n8817), .Q(n8439) );
  NAND2X0 U9040 ( .IN1(n8394), .IN2(n8439), .QN(n6767) );
  AND3X1 U9041 ( .IN1(n9075), .IN2(n8788), .IN3(n8395), .Q(n8766) );
  NAND4X0 U9042 ( .IN1(n9258), .IN2(n8828), .IN3(n8410), .IN4(n8522), .QN(
        n8775) );
  NAND2X0 U9043 ( .IN1(n8775), .IN2(n8396), .QN(n8827) );
  NOR2X0 U9044 ( .IN1(n8402), .IN2(n8845), .QN(n9143) );
  INVX0 U9045 ( .INP(n9143), .ZN(n8418) );
  NAND3X0 U9046 ( .IN1(n8418), .IN2(n8423), .IN3(n8778), .QN(n8840) );
  NOR4X0 U9047 ( .IN1(n8766), .IN2(n8827), .IN3(n8840), .IN4(n8398), .QN(n8404) );
  OA21X1 U9048 ( .IN1(n9552), .IN2(n8845), .IN3(n8399), .Q(n9078) );
  NOR2X0 U9049 ( .IN1(n9073), .IN2(n8844), .QN(n8808) );
  AOI21X1 U9050 ( .IN1(n8622), .IN2(n9073), .IN3(n8808), .QN(n8632) );
  INVX0 U9051 ( .INP(n8400), .ZN(n8401) );
  NAND3X0 U9052 ( .IN1(n8410), .IN2(n9073), .IN3(n8774), .QN(n8806) );
  OA22X1 U9053 ( .IN1(n8632), .IN2(n8402), .IN3(n8401), .IN4(n8806), .Q(n8403)
         );
  NAND3X0 U9054 ( .IN1(n8404), .IN2(n9078), .IN3(n8403), .QN(n8406) );
  NOR2X0 U9055 ( .IN1(n8406), .IN2(n8405), .QN(n8407) );
  OA22X1 U9056 ( .IN1(n8407), .IN2(n10092), .IN3(n12010), .IN4(n12030), .Q(
        n8415) );
  OA21X1 U9057 ( .IN1(n8541), .IN2(n8625), .IN3(n9258), .Q(n8614) );
  INVX0 U9058 ( .INP(n8522), .ZN(n8411) );
  NAND2X0 U9059 ( .IN1(n8408), .IN2(n9073), .QN(n8409) );
  NAND4X0 U9060 ( .IN1(n8411), .IN2(n8410), .IN3(n8523), .IN4(n8409), .QN(
        n8412) );
  NOR2X0 U9061 ( .IN1(n8614), .IN2(n8412), .QN(n9257) );
  NAND4X0 U9062 ( .IN1(n8414), .IN2(n9257), .IN3(n8413), .IN4(n9256), .QN(
        n9616) );
  NAND2X0 U9063 ( .IN1(n8415), .IN2(n9616), .QN(n6762) );
  NAND4X0 U9064 ( .IN1(n9547), .IN2(n9258), .IN3(n8531), .IN4(n8421), .QN(
        n9002) );
  INVX0 U9065 ( .INP(n9002), .ZN(n8437) );
  NOR2X0 U9066 ( .IN1(n8417), .IN2(n8416), .QN(n8527) );
  OA22X1 U9067 ( .IN1(n8550), .IN2(n8520), .IN3(n8823), .IN4(n8420), .Q(n8419)
         );
  NAND2X0 U9068 ( .IN1(n8419), .IN2(n8418), .QN(n9080) );
  NAND3X0 U9069 ( .IN1(n8834), .IN2(n8801), .IN3(n8800), .QN(n8528) );
  NOR2X0 U9070 ( .IN1(n8786), .IN2(n8420), .QN(n8526) );
  INVX0 U9071 ( .INP(n8526), .ZN(n8424) );
  NAND4X0 U9072 ( .IN1(n9258), .IN2(n8429), .IN3(n8421), .IN4(n8774), .QN(
        n8422) );
  NAND4X0 U9073 ( .IN1(n8528), .IN2(n8424), .IN3(n8423), .IN4(n8422), .QN(
        n8425) );
  NOR4X0 U9074 ( .IN1(n8766), .IN2(n8843), .IN3(n9080), .IN4(n8425), .QN(n8805) );
  NAND2X0 U9075 ( .IN1(n8429), .IN2(n8426), .QN(n8638) );
  OA21X1 U9076 ( .IN1(n8428), .IN2(n8638), .IN3(n8427), .Q(n9007) );
  NOR2X0 U9077 ( .IN1(n8807), .IN2(n8855), .QN(n8643) );
  NAND4X0 U9078 ( .IN1(n9258), .IN2(n8429), .IN3(n8828), .IN4(n8522), .QN(
        n8430) );
  AND3X1 U9079 ( .IN1(n8431), .IN2(n9003), .IN3(n8430), .Q(n8821) );
  OA21X1 U9080 ( .IN1(n9007), .IN2(n8530), .IN3(n8821), .Q(n9148) );
  NAND2X0 U9081 ( .IN1(n9148), .IN2(n8783), .QN(n8841) );
  INVX0 U9082 ( .INP(n9552), .ZN(n8789) );
  AO21X1 U9083 ( .IN1(n8789), .IN2(n9545), .IN3(n8826), .Q(n8432) );
  NOR4X0 U9084 ( .IN1(n8433), .IN2(n9144), .IN3(n8841), .IN4(n8432), .QN(n9079) );
  NAND2X0 U9085 ( .IN1(n8623), .IN2(n8434), .QN(n8435) );
  NAND4X0 U9086 ( .IN1(n8805), .IN2(n9079), .IN3(n8775), .IN4(n8435), .QN(
        n8436) );
  NOR3X0 U9087 ( .IN1(n8437), .IN2(n8527), .IN3(n8436), .QN(n8438) );
  OA22X1 U9088 ( .IN1(n8438), .IN2(n10092), .IN3(n12010), .IN4(n12011), .Q(
        n8440) );
  NAND2X0 U9089 ( .IN1(n8440), .IN2(n8439), .QN(n6766) );
  NAND2X0 U9090 ( .IN1(psw_set[1]), .IN2(wait_data), .QN(n8441) );
  NOR2X0 U9091 ( .IN1(n9082), .IN2(n8827), .QN(n8812) );
  OA221X1 U9092 ( .IN1(n10092), .IN2(n8812), .IN3(n10092), .IN4(n8780), .IN5(
        n8817), .Q(n9557) );
  NAND2X0 U9093 ( .IN1(n8441), .IN2(n9557), .QN(n4269) );
  NOR2X0 U9094 ( .IN1(n10008), .IN2(n8442), .QN(n8446) );
  OA21X1 U9095 ( .IN1(\oc8051_sfr1/tl0 [4]), .IN2(n8443), .IN3(n10056), .Q(
        n8444) );
  OA221X1 U9096 ( .IN1(n10058), .IN2(n8444), .IN3(n10042), .IN4(
        \oc8051_sfr1/th0 [4]), .IN5(n10053), .Q(n8445) );
  NOR2X0 U9097 ( .IN1(n8446), .IN2(n8445), .QN(n8448) );
  AND2X1 U9098 ( .IN1(\oc8051_sfr1/ie [2]), .IN2(\oc8051_sfr1/tcon [3]), .Q(
        n8471) );
  AND2X1 U9099 ( .IN1(\oc8051_sfr1/ie [1]), .IN2(\oc8051_sfr1/tcon [5]), .Q(
        n8475) );
  NAND2X0 U9100 ( .IN1(\oc8051_sfr1/ie [0]), .IN2(\oc8051_sfr1/tcon [1]), .QN(
        n8476) );
  INVX0 U9101 ( .INP(n8476), .ZN(n8472) );
  NOR2X0 U9102 ( .IN1(n8475), .IN2(n8472), .QN(n8469) );
  INVX0 U9103 ( .INP(n8469), .ZN(n8449) );
  NOR2X0 U9104 ( .IN1(n8471), .IN2(n8449), .QN(n8483) );
  NAND2X0 U9105 ( .IN1(\oc8051_sfr1/ie [3]), .IN2(\oc8051_sfr1/tcon [7]), .QN(
        n8450) );
  OA21X1 U9106 ( .IN1(\oc8051_sfr1/t2con [6]), .IN2(\oc8051_sfr1/t2con [7]), 
        .IN3(\oc8051_sfr1/ie [5]), .Q(n8457) );
  NOR2X0 U9107 ( .IN1(n8481), .IN2(n8457), .QN(n8452) );
  NOR2X0 U9108 ( .IN1(n8452), .IN2(n8451), .QN(n8467) );
  NAND2X0 U9109 ( .IN1(\oc8051_sfr1/oc8051_int1/int_proc ), .IN2(reti), .QN(
        n8461) );
  INVX0 U9110 ( .INP(n8461), .ZN(n8464) );
  AO221X1 U9111 ( .IN1(\oc8051_sfr1/oc8051_int1/int_dept [0]), .IN2(
        \oc8051_sfr1/oc8051_int1/int_lev[0][0] ), .IN3(n11965), .IN4(
        \oc8051_sfr1/oc8051_int1/int_lev[1][0] ), .IN5(n12036), .Q(n8458) );
  AND3X1 U9112 ( .IN1(\oc8051_sfr1/ip [3]), .IN2(\oc8051_sfr1/ie [3]), .IN3(
        \oc8051_sfr1/tcon [7]), .Q(n8456) );
  AND3X1 U9113 ( .IN1(\oc8051_sfr1/ip [1]), .IN2(\oc8051_sfr1/ie [1]), .IN3(
        \oc8051_sfr1/tcon [5]), .Q(n8454) );
  NAND3X0 U9114 ( .IN1(\oc8051_sfr1/ip [0]), .IN2(\oc8051_sfr1/ie [0]), .IN3(
        \oc8051_sfr1/tcon [1]), .QN(n8474) );
  INVX0 U9115 ( .INP(n8474), .ZN(n8453) );
  NOR2X0 U9116 ( .IN1(n8454), .IN2(n8453), .QN(n8470) );
  NAND3X0 U9117 ( .IN1(\oc8051_sfr1/ip [2]), .IN2(\oc8051_sfr1/ie [2]), .IN3(
        \oc8051_sfr1/tcon [3]), .QN(n8455) );
  OR2X1 U9118 ( .IN1(n8456), .IN2(n8485), .Q(n8480) );
  AOI21X1 U9119 ( .IN1(\oc8051_sfr1/ip [5]), .IN2(n8457), .IN3(n8480), .QN(
        n8468) );
  AO21X1 U9120 ( .IN1(\oc8051_sfr1/oc8051_int1/int_proc ), .IN2(n8458), .IN3(
        n8468), .Q(n8460) );
  NOR2X0 U9121 ( .IN1(n8464), .IN2(n8460), .QN(n8482) );
  NOR2X0 U9122 ( .IN1(n8467), .IN2(n8482), .QN(n8462) );
  NAND2X0 U9123 ( .IN1(n12028), .IN2(\oc8051_sfr1/oc8051_int1/int_dept [0]), 
        .QN(n10095) );
  INVX0 U9124 ( .INP(n10095), .ZN(n9153) );
  AO21X1 U9125 ( .IN1(n9153), .IN2(reti), .IN3(n11996), .Q(n8459) );
  NAND2X0 U9126 ( .IN1(n8462), .IN2(n8459), .QN(n4384) );
  INVX0 U9127 ( .INP(n8482), .ZN(n8479) );
  NOR2X0 U9128 ( .IN1(\oc8051_sfr1/oc8051_int1/int_dept [0]), .IN2(n8479), 
        .QN(n9158) );
  NAND2X0 U9129 ( .IN1(n8461), .IN2(n8460), .QN(n9088) );
  NOR2X0 U9130 ( .IN1(n8467), .IN2(n9088), .QN(n8487) );
  OR2X1 U9131 ( .IN1(\oc8051_sfr1/oc8051_int1/int_dept [0]), .IN2(n8487), .Q(
        n9087) );
  OA221X1 U9132 ( .IN1(n9158), .IN2(n8462), .IN3(n9158), .IN4(n9087), .IN5(
        \oc8051_sfr1/oc8051_int1/int_dept [1]), .Q(n8463) );
  NOR2X0 U9133 ( .IN1(n8479), .IN2(n10095), .QN(n10094) );
  NOR2X0 U9134 ( .IN1(n8463), .IN2(n10094), .QN(n8466) );
  NOR2X0 U9135 ( .IN1(\oc8051_sfr1/oc8051_int1/int_dept [0]), .IN2(
        \oc8051_sfr1/oc8051_int1/int_dept [1]), .QN(n9156) );
  INVX0 U9136 ( .INP(n10096), .ZN(n9157) );
  NAND4X0 U9137 ( .IN1(\oc8051_sfr1/ie [2]), .IN2(\oc8051_sfr1/tcon [3]), 
        .IN3(n8469), .IN4(n9157), .QN(n9871) );
  NAND4X0 U9138 ( .IN1(\oc8051_sfr1/ip [2]), .IN2(n8471), .IN3(n8470), .IN4(
        n8482), .QN(n9870) );
  NAND2X0 U9139 ( .IN1(n9871), .IN2(n9870), .QN(n9140) );
  OA221X1 U9140 ( .IN1(n9157), .IN2(\oc8051_sfr1/ip [0]), .IN3(n9157), .IN4(
        n8482), .IN5(n8472), .Q(n8473) );
  NOR2X0 U9141 ( .IN1(n9140), .IN2(n8473), .QN(n9150) );
  NAND4X0 U9142 ( .IN1(n8475), .IN2(\oc8051_sfr1/ip [1]), .IN3(n8482), .IN4(
        n8474), .QN(n8478) );
  NAND4X0 U9143 ( .IN1(\oc8051_sfr1/tcon [5]), .IN2(\oc8051_sfr1/ie [1]), 
        .IN3(n9157), .IN4(n8476), .QN(n8477) );
  OA22X1 U9144 ( .IN1(n8481), .IN2(n10096), .IN3(n8480), .IN4(n8479), .Q(n9138) );
  NAND4X0 U9145 ( .IN1(\oc8051_sfr1/ip [3]), .IN2(\oc8051_sfr1/ie [3]), .IN3(
        \oc8051_sfr1/tcon [7]), .IN4(n8482), .QN(n8486) );
  NAND4X0 U9146 ( .IN1(\oc8051_sfr1/ie [3]), .IN2(\oc8051_sfr1/tcon [7]), 
        .IN3(n8483), .IN4(n9157), .QN(n8484) );
  OA21X1 U9147 ( .IN1(n8486), .IN2(n8485), .IN3(n8484), .Q(n9872) );
  NOR2X0 U9148 ( .IN1(n9139), .IN2(n9142), .QN(n8488) );
  NAND2X0 U9149 ( .IN1(n9150), .IN2(n8488), .QN(n9867) );
  NOR2X0 U9150 ( .IN1(n8487), .IN2(n9867), .QN(n9868) );
  NAND2X0 U9151 ( .IN1(int_src[3]), .IN2(n9868), .QN(n8489) );
  NAND2X0 U9152 ( .IN1(n11988), .IN2(n10093), .QN(n9797) );
  NOR2X0 U9153 ( .IN1(n9797), .IN2(\oc8051_memory_interface1/int_ack_t ), .QN(
        n9850) );
  NOR2X0 U9154 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(n9850), .QN(
        n9851) );
  AOI22X1 U9155 ( .IN1(pc[0]), .IN2(n9851), .IN3(
        \oc8051_memory_interface1/pc_wr_r2 ), .IN4(
        \oc8051_memory_interface1/pc_out [0]), .QN(n8519) );
  NAND2X0 U9156 ( .IN1(n11923), .IN2(n11926), .QN(n8505) );
  INVX0 U9157 ( .INP(n11913), .ZN(n9578) );
  INVX0 U9158 ( .INP(n11917), .ZN(n11857) );
  NAND4X0 U9159 ( .IN1(n9564), .IN2(n11857), .IN3(n11956), .IN4(n11913), .QN(
        n8506) );
  INVX0 U9160 ( .INP(n11926), .ZN(n9569) );
  NAND4X0 U9161 ( .IN1(n9569), .IN2(n11923), .IN3(n11916), .IN4(n11921), .QN(
        n9561) );
  OA22X1 U9162 ( .IN1(n8505), .IN2(n9573), .IN3(n8506), .IN4(n9561), .Q(n8515)
         );
  INVX0 U9163 ( .INP(n11923), .ZN(n9559) );
  NAND3X0 U9164 ( .IN1(n9559), .IN2(n11926), .IN3(n11956), .QN(n9571) );
  OA21X1 U9165 ( .IN1(n11851), .IN2(n9571), .IN3(n9564), .Q(n9579) );
  NAND2X0 U9166 ( .IN1(n8505), .IN2(n11956), .QN(n8490) );
  NAND3X0 U9167 ( .IN1(n8490), .IN2(n11913), .IN3(n11917), .QN(n8495) );
  INVX0 U9168 ( .INP(n11921), .ZN(n9570) );
  NAND4X0 U9169 ( .IN1(n9570), .IN2(n11916), .IN3(n11956), .IN4(n11917), .QN(
        n8494) );
  INVX0 U9170 ( .INP(n11916), .ZN(n8508) );
  NAND2X0 U9171 ( .IN1(n11926), .IN2(n11956), .QN(n8491) );
  AO221X1 U9172 ( .IN1(n9559), .IN2(n8492), .IN3(n11923), .IN4(n11913), .IN5(
        n8491), .Q(n8493) );
  NAND4X0 U9173 ( .IN1(n9579), .IN2(n8495), .IN3(n8494), .IN4(n8493), .QN(
        n8497) );
  NOR2X0 U9174 ( .IN1(n11923), .IN2(n11916), .QN(n8510) );
  NOR2X0 U9175 ( .IN1(n9559), .IN2(n8508), .QN(n11856) );
  OAI221X1 U9176 ( .IN1(n8510), .IN2(n9576), .IN3(n8510), .IN4(n11856), .IN5(
        n11918), .QN(n8496) );
  NAND2X0 U9177 ( .IN1(n8497), .IN2(n8496), .QN(n8514) );
  AND3X1 U9178 ( .IN1(n9559), .IN2(n9578), .IN3(n9570), .Q(n8500) );
  NOR2X0 U9179 ( .IN1(n11916), .IN2(n9563), .QN(n8498) );
  INVX0 U9180 ( .INP(n11956), .ZN(n9577) );
  NOR2X0 U9181 ( .IN1(n11918), .IN2(n9562), .QN(n8509) );
  OA22X1 U9182 ( .IN1(n9559), .IN2(n8498), .IN3(n8509), .IN4(n11917), .Q(n8499) );
  NOR2X0 U9183 ( .IN1(n8500), .IN2(n8499), .QN(n8502) );
  NAND2X0 U9184 ( .IN1(n11918), .IN2(n11851), .QN(n8501) );
  NAND2X0 U9185 ( .IN1(n8502), .IN2(n8501), .QN(n8503) );
  NAND2X0 U9186 ( .IN1(n9569), .IN2(n8503), .QN(n8513) );
  INVX0 U9187 ( .INP(n8509), .ZN(n8504) );
  AO21X1 U9188 ( .IN1(n11926), .IN2(n11917), .IN3(n11923), .Q(n9575) );
  OA22X1 U9189 ( .IN1(n8505), .IN2(n8506), .IN3(n8504), .IN4(n9575), .Q(n8507)
         );
  NAND2X0 U9190 ( .IN1(n8510), .IN2(n11926), .QN(n9566) );
  OA22X1 U9191 ( .IN1(n8508), .IN2(n8507), .IN3(n9566), .IN4(n8506), .Q(n8512)
         );
  NAND4X0 U9192 ( .IN1(n9569), .IN2(n8510), .IN3(n8509), .IN4(n11917), .QN(
        n8511) );
  AO21X1 U9193 ( .IN1(n8512), .IN2(n8511), .IN3(n11921), .Q(n9586) );
  NAND4X0 U9194 ( .IN1(n8515), .IN2(n8514), .IN3(n8513), .IN4(n9586), .QN(
        n9589) );
  MUX21X1 U9195 ( .IN1(n11990), .IN2(\oc8051_memory_interface1/op_pos [0]), 
        .S(n9589), .Q(n10090) );
  NOR2X0 U9196 ( .IN1(n12014), .IN2(n10090), .QN(n9848) );
  INVX0 U9197 ( .INP(n9850), .ZN(n9839) );
  NOR2X0 U9198 ( .IN1(n9848), .IN2(n9839), .QN(n8517) );
  NOR2X0 U9199 ( .IN1(n8521), .IN2(n8520), .QN(n8587) );
  INVX0 U9200 ( .INP(n8587), .ZN(n8524) );
  OR2X1 U9201 ( .IN1(n8523), .IN2(n8522), .Q(n8617) );
  NAND2X0 U9202 ( .IN1(n9010), .IN2(n8628), .QN(n8583) );
  NAND2X0 U9203 ( .IN1(n8525), .IN2(n8583), .QN(n9660) );
  OA21X1 U9204 ( .IN1(n9551), .IN2(n8768), .IN3(n8525), .Q(n8537) );
  NOR2X0 U9205 ( .IN1(n8527), .IN2(n8526), .QN(n8773) );
  NAND2X0 U9206 ( .IN1(n8773), .IN2(n8528), .QN(n8790) );
  NOR2X0 U9207 ( .IN1(n8529), .IN2(n8790), .QN(n8535) );
  NAND2X0 U9208 ( .IN1(n9003), .IN2(n8535), .QN(n8551) );
  INVX0 U9209 ( .INP(n8551), .ZN(n8533) );
  OR2X1 U9210 ( .IN1(n8530), .IN2(n9073), .Q(n8854) );
  NAND3X0 U9211 ( .IN1(n8532), .IN2(n8531), .IN3(n8854), .QN(n8770) );
  NAND3X0 U9212 ( .IN1(n8537), .IN2(n8533), .IN3(n8770), .QN(n9657) );
  INVX0 U9213 ( .INP(n9657), .ZN(n9665) );
  NOR2X0 U9214 ( .IN1(n9660), .IN2(n9665), .QN(n9651) );
  INVX0 U9215 ( .INP(n8536), .ZN(n8547) );
  NOR2X0 U9216 ( .IN1(n9213), .IN2(n8534), .QN(n9067) );
  NAND2X0 U9217 ( .IN1(n8536), .IN2(n8535), .QN(n8586) );
  INVX0 U9218 ( .INP(n8537), .ZN(n8538) );
  NOR2X0 U9219 ( .IN1(n8539), .IN2(n8538), .QN(n8580) );
  NAND4X0 U9220 ( .IN1(n8541), .IN2(n8540), .IN3(n8580), .IN4(n9003), .QN(
        n8542) );
  NOR2X0 U9221 ( .IN1(n8586), .IN2(n8542), .QN(n8570) );
  NAND2X0 U9222 ( .IN1(n9209), .IN2(n8684), .QN(n9131) );
  NAND2X0 U9223 ( .IN1(n9097), .IN2(n9131), .QN(n9135) );
  INVX0 U9224 ( .INP(n9135), .ZN(n9606) );
  OR2X1 U9225 ( .IN1(n9597), .IN2(n8770), .Q(n8573) );
  MUX21X1 U9226 ( .IN1(n8545), .IN2(n8544), .S(n8573), .Q(n8546) );
  AO22X1 U9227 ( .IN1(n8547), .IN2(n9067), .IN3(n8570), .IN4(n8546), .Q(n8548)
         );
  NOR2X0 U9228 ( .IN1(n8549), .IN2(n8548), .QN(n8585) );
  NOR2X0 U9229 ( .IN1(n8550), .IN2(n8630), .QN(n8553) );
  NOR3X0 U9230 ( .IN1(n8553), .IN2(n8552), .IN3(n8551), .QN(n8578) );
  NOR2X0 U9231 ( .IN1(n8630), .IN2(n9000), .QN(n8555) );
  NOR2X0 U9232 ( .IN1(n8555), .IN2(n8554), .QN(n8577) );
  MUX21X1 U9233 ( .IN1(n8556), .IN2(cy), .S(n8570), .Q(n8575) );
  INVX0 U9234 ( .INP(n8557), .ZN(n8563) );
  NOR4X0 U9235 ( .IN1(n8561), .IN2(n8560), .IN3(n8559), .IN4(n8558), .QN(n8562) );
  NAND4X0 U9236 ( .IN1(n8565), .IN2(n8564), .IN3(n8563), .IN4(n8562), .QN(
        n8566) );
  NOR2X0 U9237 ( .IN1(n8567), .IN2(n8566), .QN(n8572) );
  NAND4X0 U9238 ( .IN1(n12002), .IN2(n11971), .IN3(n11960), .IN4(n11958), .QN(
        n8569) );
  NAND4X0 U9239 ( .IN1(n12001), .IN2(n11970), .IN3(n11961), .IN4(n11957), .QN(
        n8568) );
  NOR2X0 U9240 ( .IN1(n8569), .IN2(n8568), .QN(n8571) );
  MUX21X1 U9241 ( .IN1(n8572), .IN2(n8571), .S(n8570), .Q(n8574) );
  MUX21X1 U9242 ( .IN1(n8575), .IN2(n8574), .S(n8573), .Q(n8576) );
  MUX21X1 U9243 ( .IN1(n8578), .IN2(n8577), .S(n8576), .Q(n8581) );
  AO22X1 U9244 ( .IN1(n8581), .IN2(n8580), .IN3(n8764), .IN4(n8579), .Q(n8582)
         );
  NAND2X0 U9245 ( .IN1(n8583), .IN2(n8582), .QN(n8584) );
  NAND2X0 U9246 ( .IN1(n8585), .IN2(n8584), .QN(n9776) );
  INVX0 U9247 ( .INP(n9776), .ZN(n9778) );
  NAND2X0 U9248 ( .IN1(n9651), .IN2(n9778), .QN(n9619) );
  INVX0 U9249 ( .INP(n9619), .ZN(n9643) );
  NOR3X0 U9250 ( .IN1(n8588), .IN2(n8587), .IN3(n8586), .QN(n9666) );
  INVX0 U9251 ( .INP(n9666), .ZN(n9672) );
  MUX21X1 U9252 ( .IN1(n11925), .IN2(n11897), .S(n9672), .Q(n8595) );
  MUX21X1 U9253 ( .IN1(n11922), .IN2(n11898), .S(n9672), .Q(n9618) );
  AND2X1 U9254 ( .IN1(pc[0]), .IN2(n9618), .Q(n9624) );
  MUX21X1 U9255 ( .IN1(n11924), .IN2(n11899), .S(n9672), .Q(n9623) );
  INVX0 U9256 ( .INP(n9660), .ZN(n9595) );
  NOR2X0 U9257 ( .IN1(n9657), .IN2(n9595), .QN(n9667) );
  NOR2X0 U9258 ( .IN1(n9651), .IN2(n9667), .QN(n9644) );
  NAND2X0 U9259 ( .IN1(n9672), .IN2(n9644), .QN(n8598) );
  NAND2X0 U9260 ( .IN1(n8598), .IN2(n9778), .QN(n9627) );
  INVX0 U9261 ( .INP(n9627), .ZN(n9646) );
  AO22X1 U9262 ( .IN1(n9667), .IN2(n8595), .IN3(n9644), .IN4(n11719), .Q(n8589) );
  AOI22X1 U9263 ( .IN1(n9643), .IN2(n8590), .IN3(n9646), .IN4(n8589), .QN(
        n8593) );
  NOR2X0 U9264 ( .IN1(n11990), .IN2(n11959), .QN(n8591) );
  NOR2X0 U9265 ( .IN1(\oc8051_memory_interface1/op_pos [2]), .IN2(n8591), .QN(
        n9591) );
  OA21X1 U9266 ( .IN1(n9591), .IN2(n10092), .IN3(n11988), .Q(n8683) );
  MUX21X1 U9267 ( .IN1(n11985), .IN2(\oc8051_memory_interface1/pc_buf [2]), 
        .S(n8683), .Q(n9543) );
  INVX0 U9268 ( .INP(n8598), .ZN(n9638) );
  AOI22X1 U9269 ( .IN1(n9776), .IN2(n9543), .IN3(
        \oc8051_memory_interface1/pc_buf [2]), .IN4(n9638), .QN(n8592) );
  NAND2X0 U9270 ( .IN1(n8593), .IN2(n8592), .QN(n6756) );
  MUX21X1 U9271 ( .IN1(n11927), .IN2(n11900), .S(n9672), .Q(n8602) );
  FADDX1 U9272 ( .A(pc[2]), .B(n8595), .CI(n8594), .CO(n8601), .S(n8590) );
  AO22X1 U9273 ( .IN1(n9667), .IN2(n8602), .IN3(n9644), .IN4(n11741), .Q(n8596) );
  AOI22X1 U9274 ( .IN1(n9643), .IN2(n8597), .IN3(n9646), .IN4(n8596), .QN(
        n8600) );
  NOR3X0 U9275 ( .IN1(n11985), .IN2(n8683), .IN3(n11964), .QN(n9527) );
  AO221X1 U9276 ( .IN1(n11964), .IN2(n8683), .IN3(n11964), .IN4(n11985), .IN5(
        n9527), .Q(n9529) );
  OA22X1 U9277 ( .IN1(n9778), .IN2(n9529), .IN3(n8598), .IN4(n11964), .Q(n8599) );
  NAND2X0 U9278 ( .IN1(n8600), .IN2(n8599), .QN(n6755) );
  MUX21X1 U9279 ( .IN1(n11928), .IN2(n11901), .S(n9672), .Q(n8608) );
  FADDX1 U9280 ( .A(pc[3]), .B(n8602), .CI(n8601), .CO(n8607), .S(n8597) );
  AO22X1 U9281 ( .IN1(n9667), .IN2(n8608), .IN3(n9644), .IN4(n11762), .Q(n8603) );
  AOI22X1 U9282 ( .IN1(n9643), .IN2(n8604), .IN3(n9646), .IN4(n8603), .QN(
        n8606) );
  MUX21X1 U9283 ( .IN1(\oc8051_memory_interface1/pc_buf [4]), .IN2(n11982), 
        .S(n9527), .Q(n9531) );
  AOI22X1 U9284 ( .IN1(n9776), .IN2(n9531), .IN3(n9638), .IN4(
        \oc8051_memory_interface1/pc_buf [4]), .QN(n8605) );
  NAND2X0 U9285 ( .IN1(n8606), .IN2(n8605), .QN(n6754) );
  MUX21X1 U9286 ( .IN1(n11930), .IN2(n11902), .S(n9672), .Q(n9641) );
  MUX21X1 U9287 ( .IN1(n11929), .IN2(n11903), .S(n9672), .Q(n9632) );
  FADDX1 U9288 ( .A(pc[4]), .B(n8608), .CI(n8607), .CO(n9630), .S(n8604) );
  AO22X1 U9289 ( .IN1(n9667), .IN2(n9641), .IN3(n9644), .IN4(n11804), .Q(n8609) );
  AOI22X1 U9290 ( .IN1(n9643), .IN2(n8610), .IN3(n9646), .IN4(n8609), .QN(
        n8612) );
  NAND3X0 U9291 ( .IN1(\oc8051_memory_interface1/pc_buf [4]), .IN2(n9527), 
        .IN3(\oc8051_memory_interface1/pc_buf [5]), .QN(n9534) );
  MUX21X1 U9292 ( .IN1(n11984), .IN2(\oc8051_memory_interface1/pc_buf [6]), 
        .S(n9534), .Q(n9533) );
  AOI22X1 U9293 ( .IN1(n9776), .IN2(n9533), .IN3(n9638), .IN4(
        \oc8051_memory_interface1/pc_buf [6]), .QN(n8611) );
  NAND3X0 U9294 ( .IN1(n8615), .IN2(n8620), .IN3(n8614), .QN(n8616) );
  OA221X1 U9295 ( .IN1(n8618), .IN2(n8617), .IN3(n8618), .IN4(n8616), .IN5(
        n8797), .Q(n8857) );
  NOR3X0 U9296 ( .IN1(n8625), .IN2(n9073), .IN3(n8638), .QN(n8642) );
  OA21X1 U9297 ( .IN1(n8620), .IN2(n8788), .IN3(n8619), .Q(n8621) );
  AO221X1 U9298 ( .IN1(n9544), .IN2(n8623), .IN3(n9544), .IN4(n8622), .IN5(
        n8621), .Q(n8761) );
  NOR3X0 U9299 ( .IN1(n9001), .IN2(n8625), .IN3(n8624), .QN(n8627) );
  NOR2X0 U9300 ( .IN1(n8627), .IN2(n8626), .QN(n8635) );
  NAND2X0 U9301 ( .IN1(n8629), .IN2(n8628), .QN(n9553) );
  OA21X1 U9302 ( .IN1(n8631), .IN2(n8630), .IN3(n9553), .Q(n8760) );
  OA221X1 U9303 ( .IN1(n8633), .IN2(n8632), .IN3(n8633), .IN4(n8631), .IN5(
        n8760), .Q(n8634) );
  AND4X1 U9304 ( .IN1(n8637), .IN2(n8636), .IN3(n8635), .IN4(n8634), .Q(n8856)
         );
  NOR3X0 U9305 ( .IN1(n9258), .IN2(n8807), .IN3(n8638), .QN(n9550) );
  INVX0 U9306 ( .INP(n9550), .ZN(n8640) );
  NAND3X0 U9307 ( .IN1(n8856), .IN2(n8640), .IN3(n8639), .QN(n8641) );
  NOR4X0 U9308 ( .IN1(n8643), .IN2(n8642), .IN3(n8761), .IN4(n8641), .QN(n8644) );
  OA22X1 U9309 ( .IN1(n8644), .IN2(n10092), .IN3(n12010), .IN4(n12064), .Q(
        n8645) );
  NOR2X0 U9310 ( .IN1(n8659), .IN2(n8648), .QN(n9166) );
  NOR2X0 U9311 ( .IN1(n9164), .IN2(n9163), .QN(n9085) );
  NAND2X0 U9312 ( .IN1(n9166), .IN2(n9085), .QN(n8675) );
  NOR2X0 U9313 ( .IN1(n8647), .IN2(n8646), .QN(n8669) );
  NAND3X0 U9314 ( .IN1(n8701), .IN2(n8669), .IN3(n8657), .QN(n9185) );
  NOR2X0 U9315 ( .IN1(n8675), .IN2(n9185), .QN(n9296) );
  MUX21X1 U9316 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][4] ), .IN2(n9438), 
        .S(n9296), .Q(n4571) );
  NOR2X0 U9317 ( .IN1(n8651), .IN2(n8648), .QN(n9169) );
  NAND2X0 U9318 ( .IN1(n9169), .IN2(n9085), .QN(n8676) );
  AND2X1 U9319 ( .IN1(n8663), .IN2(n8662), .Q(n8658) );
  NAND2X0 U9320 ( .IN1(n8701), .IN2(n8658), .QN(n9175) );
  NOR2X0 U9321 ( .IN1(n8676), .IN2(n9175), .QN(n9281) );
  MUX21X1 U9322 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][5] ), .IN2(n6954), .S(n9281), .Q(n5116) );
  NBUFFX2 U9323 ( .INP(n6802), .Z(n9438) );
  NOR2X0 U9324 ( .IN1(n9164), .IN2(n8677), .QN(n8681) );
  NAND2X0 U9325 ( .IN1(n9169), .IN2(n8681), .QN(n8680) );
  NOR2X0 U9326 ( .IN1(n8649), .IN2(n8665), .QN(n8664) );
  OR2X1 U9327 ( .IN1(n8691), .IN2(n8650), .Q(n8666) );
  NAND2X0 U9328 ( .IN1(n8664), .IN2(n8666), .QN(n9183) );
  NOR2X0 U9329 ( .IN1(n8680), .IN2(n9183), .QN(n9355) );
  MUX21X1 U9330 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][4] ), .IN2(
        n9438), .S(n9355), .Q(n6387) );
  MUX21X1 U9331 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][5] ), .IN2(n6954), 
        .S(n9296), .Q(n4572) );
  NOR2X0 U9332 ( .IN1(n8651), .IN2(n8660), .QN(n9165) );
  NAND2X0 U9333 ( .IN1(n9165), .IN2(n8681), .QN(n8671) );
  NAND2X0 U9334 ( .IN1(n8669), .IN2(n8666), .QN(n9172) );
  NOR2X0 U9335 ( .IN1(n8671), .IN2(n9172), .QN(n9321) );
  MUX21X1 U9336 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][2] ), .IN2(n6846), .S(n9321), .Q(n4865) );
  NOR2X0 U9337 ( .IN1(n8872), .IN2(n8653), .QN(n8725) );
  AND2X1 U9338 ( .IN1(n8657), .IN2(n8725), .Q(n8670) );
  NAND2X0 U9339 ( .IN1(n8670), .IN2(n8664), .QN(n9184) );
  NOR2X0 U9340 ( .IN1(n9184), .IN2(n8671), .QN(n9341) );
  MUX21X1 U9341 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][5] ), .IN2(
        n6944), .S(n9341), .Q(n6532) );
  MUX21X1 U9342 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][4] ), .IN2(n6801), .S(n9281), .Q(n5115) );
  MUX21X1 U9343 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][7] ), .IN2(n6858), 
        .S(n9296), .Q(n4574) );
  NAND2X0 U9344 ( .IN1(n8656), .IN2(n8658), .QN(n9176) );
  NOR2X0 U9345 ( .IN1(n8676), .IN2(n9176), .QN(n9291) );
  MUX21X1 U9346 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][4] ), .IN2(n9474), .S(n9291), .Q(n5243) );
  MUX21X1 U9347 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][2] ), .IN2(
        n6932), .S(n9341), .Q(n6529) );
  NOR2X0 U9348 ( .IN1(n8671), .IN2(n9183), .QN(n9353) );
  MUX21X1 U9349 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][7] ), .IN2(
        n6865), .S(n9353), .Q(n6406) );
  MUX21X1 U9350 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][5] ), .IN2(
        n6949), .S(n9355), .Q(n6388) );
  MUX21X1 U9351 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][5] ), .IN2(
        n6956), .S(n9353), .Q(n6404) );
  MUX21X1 U9352 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][7] ), .IN2(n6865), .S(n9281), .Q(n5118) );
  MUX21X1 U9353 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][7] ), .IN2(
        n6859), .S(n9341), .Q(n6534) );
  MUX21X1 U9354 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][4] ), .IN2(
        n9438), .S(n9353), .Q(n6403) );
  MUX21X1 U9355 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][2] ), .IN2(
        n6847), .S(n9353), .Q(n6401) );
  MUX21X1 U9356 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][4] ), .IN2(
        n6800), .S(n9341), .Q(n6531) );
  AND2X1 U9357 ( .IN1(n8657), .IN2(n8656), .Q(n8668) );
  NAND2X0 U9358 ( .IN1(n8664), .IN2(n8668), .QN(n9182) );
  NOR2X0 U9359 ( .IN1(n8671), .IN2(n9182), .QN(n9366) );
  MUX21X1 U9360 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][7] ), .IN2(
        n6836), .S(n9366), .Q(n6278) );
  MUX21X1 U9361 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][7] ), .IN2(n6868), .S(n9291), .Q(n5246) );
  NAND2X0 U9362 ( .IN1(n8691), .IN2(n8658), .QN(n9177) );
  NOR2X0 U9363 ( .IN1(n8676), .IN2(n9177), .QN(n9473) );
  MUX21X1 U9364 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][2] ), .IN2(
        n6940), .S(n9473), .Q(n5369) );
  NOR2X0 U9365 ( .IN1(n9184), .IN2(n8676), .QN(n9342) );
  MUX21X1 U9366 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][5] ), .IN2(
        n6831), .S(n9342), .Q(n6524) );
  MUX21X1 U9367 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][5] ), .IN2(
        n6950), .S(n9366), .Q(n6276) );
  MUX21X1 U9368 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][4] ), .IN2(
        n9438), .S(n9366), .Q(n6275) );
  NOR2X0 U9369 ( .IN1(n8660), .IN2(n8659), .QN(n9168) );
  NAND2X0 U9370 ( .IN1(n9168), .IN2(n9085), .QN(n8674) );
  NAND4X0 U9371 ( .IN1(n8663), .IN2(n8662), .IN3(n8876), .IN4(n8661), .QN(
        n9194) );
  NOR2X0 U9372 ( .IN1(n8674), .IN2(n9194), .QN(n9434) );
  MUX21X1 U9373 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][5] ), .IN2(
        n6944), .S(n9434), .Q(n5484) );
  MUX21X1 U9374 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][2] ), .IN2(
        n6938), .S(n9355), .Q(n6385) );
  MUX21X1 U9375 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][4] ), .IN2(
        n9438), .S(n9473), .Q(n5371) );
  NAND2X0 U9376 ( .IN1(n8664), .IN2(n8701), .QN(n9181) );
  NOR2X0 U9377 ( .IN1(n8671), .IN2(n9181), .QN(n9475) );
  MUX21X1 U9378 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][7] ), .IN2(
        n6854), .S(n9475), .Q(n6150) );
  MUX21X1 U9379 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][2] ), .IN2(n6929), 
        .S(n9296), .Q(n4569) );
  MUX21X1 U9380 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][7] ), .IN2(
        n6837), .S(n9355), .Q(n6390) );
  MUX21X1 U9381 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][5] ), .IN2(
        n6946), .S(n9475), .Q(n6148) );
  MUX21X1 U9382 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][4] ), .IN2(
        n9438), .S(n9475), .Q(n6147) );
  MUX21X1 U9383 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][7] ), .IN2(
        n6835), .S(n9473), .Q(n5374) );
  MUX21X1 U9384 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][4] ), .IN2(
        n9474), .S(n9342), .Q(n6523) );
  MUX21X1 U9385 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][2] ), .IN2(
        n6943), .S(n9475), .Q(n6145) );
  MUX21X1 U9386 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][2] ), .IN2(n6929), .S(n9291), .Q(n5241) );
  NOR2X0 U9387 ( .IN1(n8690), .IN2(n8665), .QN(n8667) );
  NAND2X0 U9388 ( .IN1(n8670), .IN2(n8667), .QN(n9180) );
  NOR2X0 U9389 ( .IN1(n8671), .IN2(n9180), .QN(n9506) );
  MUX21X1 U9390 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][7] ), .IN2(
        n6864), .S(n9506), .Q(n6022) );
  MUX21X1 U9391 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][5] ), .IN2(
        n6956), .S(n9506), .Q(n6020) );
  NOR2X0 U9392 ( .IN1(n8676), .IN2(n9194), .QN(n9426) );
  MUX21X1 U9393 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][2] ), .IN2(
        n6936), .S(n9426), .Q(n5497) );
  NOR2X0 U9394 ( .IN1(n9184), .IN2(n8680), .QN(n9343) );
  MUX21X1 U9395 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][2] ), .IN2(
        n6845), .S(n9343), .Q(n6513) );
  MUX21X1 U9396 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][4] ), .IN2(
        n9438), .S(n9426), .Q(n5499) );
  MUX21X1 U9397 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][4] ), .IN2(
        n9474), .S(n9506), .Q(n6019) );
  MUX21X1 U9398 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][2] ), .IN2(
        n6845), .S(n9506), .Q(n6017) );
  MUX21X1 U9399 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][5] ), .IN2(
        n6831), .S(n9426), .Q(n5500) );
  NAND2X0 U9400 ( .IN1(n8667), .IN2(n8666), .QN(n9179) );
  NOR2X0 U9401 ( .IN1(n8671), .IN2(n9179), .QN(n9464) );
  MUX21X1 U9402 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][7] ), .IN2(
        n6837), .S(n9464), .Q(n5894) );
  MUX21X1 U9403 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][5] ), .IN2(n6949), .S(n9291), .Q(n5244) );
  MUX21X1 U9404 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][7] ), .IN2(
        n6859), .S(n9426), .Q(n5502) );
  MUX21X1 U9405 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][5] ), .IN2(
        n6948), .S(n9464), .Q(n5892) );
  NAND2X0 U9406 ( .IN1(n8667), .IN2(n8701), .QN(n9188) );
  NOR2X0 U9407 ( .IN1(n8676), .IN2(n9188), .QN(n9407) );
  MUX21X1 U9408 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][2] ), .IN2(
        n6929), .S(n9407), .Q(n5625) );
  NBUFFX2 U9409 ( .INP(n6803), .Z(n9474) );
  MUX21X1 U9410 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][4] ), .IN2(
        n9474), .S(n9464), .Q(n5891) );
  MUX21X1 U9411 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][4] ), .IN2(
        n9438), .S(n9343), .Q(n6515) );
  MUX21X1 U9412 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][2] ), .IN2(
        n6929), .S(n9464), .Q(n5889) );
  MUX21X1 U9413 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][2] ), .IN2(
        n6937), .S(n9342), .Q(n6521) );
  MUX21X1 U9414 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][4] ), .IN2(
        n9474), .S(n9407), .Q(n5627) );
  NAND2X0 U9415 ( .IN1(n8668), .IN2(n8667), .QN(n9192) );
  NOR2X0 U9416 ( .IN1(n8671), .IN2(n9192), .QN(n9441) );
  MUX21X1 U9417 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][7] ), .IN2(
        n6864), .S(n9441), .Q(n5766) );
  MUX21X1 U9418 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][5] ), .IN2(
        n6950), .S(n9441), .Q(n5764) );
  MUX21X1 U9419 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][2] ), .IN2(
        n6938), .S(n9366), .Q(n6273) );
  MUX21X1 U9420 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][4] ), .IN2(
        n9474), .S(n9441), .Q(n5763) );
  MUX21X1 U9421 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][5] ), .IN2(
        n6948), .S(n9407), .Q(n5628) );
  MUX21X1 U9422 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][5] ), .IN2(
        n6945), .S(n9473), .Q(n5372) );
  NOR2X0 U9423 ( .IN1(n8675), .IN2(n9171), .QN(n9306) );
  MUX21X1 U9424 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][2] ), .IN2(n6936), .S(n9306), .Q(n4697) );
  MUX21X1 U9425 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][7] ), .IN2(
        n6868), .S(n9407), .Q(n5630) );
  MUX21X1 U9426 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][2] ), .IN2(
        n6938), .S(n9441), .Q(n5761) );
  NOR2X0 U9427 ( .IN1(n8671), .IN2(n9188), .QN(n9409) );
  MUX21X1 U9428 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][7] ), .IN2(
        n6861), .S(n9409), .Q(n5638) );
  MUX21X1 U9429 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][5] ), .IN2(
        n6833), .S(n9343), .Q(n6516) );
  MUX21X1 U9430 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][5] ), .IN2(
        n6957), .S(n9409), .Q(n5636) );
  NOR2X0 U9431 ( .IN1(n8676), .IN2(n9192), .QN(n9439) );
  MUX21X1 U9432 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][2] ), .IN2(
        n6941), .S(n9439), .Q(n5753) );
  MUX21X1 U9433 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][4] ), .IN2(
        n9438), .S(n9409), .Q(n5635) );
  MUX21X1 U9434 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][7] ), .IN2(
        n6862), .S(n9343), .Q(n6518) );
  MUX21X1 U9435 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][4] ), .IN2(
        n9474), .S(n9439), .Q(n5755) );
  MUX21X1 U9436 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][2] ), .IN2(
        n6845), .S(n9409), .Q(n5633) );
  NOR2X0 U9437 ( .IN1(n8671), .IN2(n9194), .QN(n9424) );
  MUX21X1 U9438 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][7] ), .IN2(
        n8673), .S(n9424), .Q(n5510) );
  NOR2X0 U9439 ( .IN1(n8671), .IN2(n9185), .QN(n9301) );
  MUX21X1 U9440 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][2] ), .IN2(n6938), 
        .S(n9301), .Q(n4609) );
  MUX21X1 U9441 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][5] ), .IN2(
        n6831), .S(n9439), .Q(n5756) );
  MUX21X1 U9442 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][5] ), .IN2(
        n6832), .S(n9424), .Q(n5508) );
  MUX21X1 U9443 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][7] ), .IN2(
        n6866), .S(n9439), .Q(n5758) );
  MUX21X1 U9444 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][4] ), .IN2(
        n9474), .S(n9424), .Q(n5507) );
  NOR2X0 U9445 ( .IN1(n8676), .IN2(n9183), .QN(n9354) );
  MUX21X1 U9446 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][7] ), .IN2(
        n6865), .S(n9354), .Q(n6398) );
  NOR2X0 U9447 ( .IN1(n8676), .IN2(n9179), .QN(n9461) );
  MUX21X1 U9448 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][2] ), .IN2(
        n6847), .S(n9461), .Q(n5881) );
  MUX21X1 U9449 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][2] ), .IN2(
        n6932), .S(n9424), .Q(n5505) );
  NOR2X0 U9450 ( .IN1(n8671), .IN2(n9177), .QN(n9485) );
  MUX21X1 U9451 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][7] ), .IN2(
        n6836), .S(n9485), .Q(n5382) );
  MUX21X1 U9452 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][4] ), .IN2(
        n9474), .S(n9461), .Q(n5883) );
  MUX21X1 U9453 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][5] ), .IN2(
        n6952), .S(n9354), .Q(n6396) );
  MUX21X1 U9454 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][5] ), .IN2(
        n6950), .S(n9485), .Q(n5380) );
  MUX21X1 U9455 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][4] ), .IN2(
        n9474), .S(n9485), .Q(n5379) );
  MUX21X1 U9456 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][2] ), .IN2(
        n6929), .S(n9485), .Q(n5377) );
  MUX21X1 U9457 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][4] ), .IN2(n9438), 
        .S(n9301), .Q(n4611) );
  MUX21X1 U9458 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][5] ), .IN2(
        n6955), .S(n9461), .Q(n5884) );
  MUX21X1 U9459 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][7] ), .IN2(
        n6862), .S(n9461), .Q(n5886) );
  NOR2X0 U9460 ( .IN1(n8671), .IN2(n9176), .QN(n9292) );
  MUX21X1 U9461 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][7] ), .IN2(n6856), .S(n9292), .Q(n5254) );
  MUX21X1 U9462 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][5] ), .IN2(n6951), 
        .S(n9301), .Q(n4612) );
  MUX21X1 U9463 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][5] ), .IN2(n6955), .S(n9292), .Q(n5252) );
  NOR2X0 U9464 ( .IN1(n8676), .IN2(n9180), .QN(n9507) );
  MUX21X1 U9465 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][2] ), .IN2(
        n6933), .S(n9507), .Q(n6009) );
  MUX21X1 U9466 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][4] ), .IN2(n9438), .S(n9292), .Q(n5251) );
  MUX21X1 U9467 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][4] ), .IN2(
        n9438), .S(n9354), .Q(n6395) );
  MUX21X1 U9468 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][7] ), .IN2(n6864), 
        .S(n9301), .Q(n4614) );
  MUX21X1 U9469 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][4] ), .IN2(
        n9438), .S(n9507), .Q(n6011) );
  MUX21X1 U9470 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][2] ), .IN2(n9478), .S(n9292), .Q(n5249) );
  MUX21X1 U9471 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][5] ), .IN2(
        n6830), .S(n9507), .Q(n6012) );
  MUX21X1 U9472 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][7] ), .IN2(
        n6857), .S(n9507), .Q(n6014) );
  NOR2X0 U9473 ( .IN1(n8671), .IN2(n9175), .QN(n9282) );
  MUX21X1 U9474 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][7] ), .IN2(n6835), .S(n9282), .Q(n5126) );
  NOR2X0 U9475 ( .IN1(n8671), .IN2(n9171), .QN(n9311) );
  MUX21X1 U9476 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][2] ), .IN2(n6937), .S(n9311), .Q(n4737) );
  MUX21X1 U9477 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][2] ), .IN2(
        n6845), .S(n9354), .Q(n6393) );
  NOR2X0 U9478 ( .IN1(n8676), .IN2(n9181), .QN(n9472) );
  MUX21X1 U9479 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][2] ), .IN2(
        n6938), .S(n9472), .Q(n6137) );
  MUX21X1 U9480 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][5] ), .IN2(n6833), .S(n9282), .Q(n5124) );
  MUX21X1 U9481 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][4] ), .IN2(n9474), .S(n9282), .Q(n5123) );
  MUX21X1 U9482 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][2] ), .IN2(n6848), .S(n9282), .Q(n5121) );
  MUX21X1 U9483 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][4] ), .IN2(
        n9474), .S(n9472), .Q(n6139) );
  MUX21X1 U9484 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][4] ), .IN2(n6800), .S(n9311), .Q(n4739) );
  MUX21X1 U9485 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][5] ), .IN2(
        n6949), .S(n9472), .Q(n6140) );
  NAND2X0 U9486 ( .IN1(n8670), .IN2(n8669), .QN(n9173) );
  NOR2X0 U9487 ( .IN1(n8671), .IN2(n9173), .QN(n9272) );
  MUX21X1 U9488 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][7] ), .IN2(n6858), .S(n9272), .Q(n4998) );
  MUX21X1 U9489 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][5] ), .IN2(n6946), .S(n9272), .Q(n4996) );
  MUX21X1 U9490 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][5] ), .IN2(n6955), .S(n9311), .Q(n4740) );
  MUX21X1 U9491 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][4] ), .IN2(n6803), .S(n9272), .Q(n4995) );
  MUX21X1 U9492 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][7] ), .IN2(
        n6835), .S(n9472), .Q(n6142) );
  MUX21X1 U9493 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][2] ), .IN2(n6933), .S(n9272), .Q(n4993) );
  NOR2X0 U9494 ( .IN1(n8676), .IN2(n9182), .QN(n9367) );
  MUX21X1 U9495 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][2] ), .IN2(
        n6846), .S(n9367), .Q(n6265) );
  MUX21X1 U9496 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][7] ), .IN2(n6867), .S(n9321), .Q(n4870) );
  MUX21X1 U9497 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][5] ), .IN2(n6833), .S(n9321), .Q(n4868) );
  MUX21X1 U9498 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][7] ), .IN2(
        n8673), .S(n9367), .Q(n6270) );
  MUX21X1 U9499 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][4] ), .IN2(
        n9438), .S(n9367), .Q(n6267) );
  MUX21X1 U9500 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][5] ), .IN2(
        n6953), .S(n9367), .Q(n6268) );
  MUX21X1 U9501 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][7] ), .IN2(n6858), .S(n9311), .Q(n4742) );
  MUX21X1 U9502 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][4] ), .IN2(n6802), .S(n9321), .Q(n4867) );
  NOR2X0 U9503 ( .IN1(mem_act[1]), .IN2(mem_act[0]), .QN(n8672) );
  AND2X1 U9504 ( .IN1(mem_act[2]), .IN2(n8672), .Q(n9611) );
  MUX21X1 U9505 ( .IN1(\oc8051_memory_interface1/iadr_t [6]), .IN2(n11804), 
        .S(n9611), .Q(n6741) );
  NOR2X0 U9506 ( .IN1(n8674), .IN2(n9188), .QN(n9404) );
  MUX21X1 U9507 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][2] ), .IN2(
        n6935), .S(n9404), .Q(n5609) );
  MUX21X1 U9508 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][4] ), .IN2(
        n9438), .S(n9434), .Q(n5483) );
  MUX21X1 U9509 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][2] ), .IN2(
        n6847), .S(n9434), .Q(n5481) );
  NOR2X0 U9510 ( .IN1(n8674), .IN2(n9177), .QN(n9470) );
  MUX21X1 U9511 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][7] ), .IN2(n6857), .S(n9470), .Q(n5358) );
  MUX21X1 U9512 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][5] ), .IN2(n6944), .S(n9470), .Q(n5356) );
  MUX21X1 U9513 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][4] ), .IN2(
        n9438), .S(n9404), .Q(n5611) );
  MUX21X1 U9514 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][4] ), .IN2(n9438), .S(n9470), .Q(n5355) );
  MUX21X1 U9515 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][2] ), .IN2(n6845), .S(n9470), .Q(n5353) );
  MUX21X1 U9516 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][5] ), .IN2(
        n6953), .S(n9404), .Q(n5612) );
  NOR2X0 U9517 ( .IN1(n8674), .IN2(n9176), .QN(n9289) );
  MUX21X1 U9518 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][7] ), .IN2(n6866), .S(n9289), .Q(n5230) );
  MUX21X1 U9519 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][5] ), .IN2(n6831), .S(n9289), .Q(n5228) );
  MUX21X1 U9520 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][4] ), .IN2(n9474), .S(n9289), .Q(n5227) );
  MUX21X1 U9521 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][7] ), .IN2(
        n6863), .S(n9404), .Q(n5614) );
  MUX21X1 U9522 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][2] ), .IN2(n6932), .S(n9289), .Q(n5225) );
  NOR2X0 U9523 ( .IN1(n8674), .IN2(n9192), .QN(n9435) );
  MUX21X1 U9524 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][2] ), .IN2(
        n6938), .S(n9435), .Q(n5737) );
  NOR2X0 U9525 ( .IN1(n8674), .IN2(n9175), .QN(n9279) );
  MUX21X1 U9526 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][7] ), .IN2(n6837), .S(n9279), .Q(n5102) );
  MUX21X1 U9527 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][5] ), .IN2(n6951), .S(n9279), .Q(n5100) );
  MUX21X1 U9528 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][4] ), .IN2(n6801), .S(n9279), .Q(n5099) );
  MUX21X1 U9529 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][4] ), .IN2(
        n9474), .S(n9435), .Q(n5739) );
  MUX21X1 U9530 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][5] ), .IN2(
        n6950), .S(n9435), .Q(n5740) );
  MUX21X1 U9531 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][2] ), .IN2(n6845), .S(n9279), .Q(n5097) );
  NOR2X0 U9532 ( .IN1(n8674), .IN2(n9173), .QN(n9269) );
  MUX21X1 U9533 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][7] ), .IN2(n6863), .S(n9269), .Q(n4974) );
  MUX21X1 U9534 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][5] ), .IN2(n6956), .S(n9269), .Q(n4972) );
  MUX21X1 U9535 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][4] ), .IN2(n9438), .S(n9269), .Q(n4971) );
  MUX21X1 U9536 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][7] ), .IN2(
        n6861), .S(n9435), .Q(n5742) );
  MUX21X1 U9537 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][2] ), .IN2(n6936), .S(n9269), .Q(n4969) );
  NOR2X0 U9538 ( .IN1(n8674), .IN2(n9172), .QN(n9318) );
  MUX21X1 U9539 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][7] ), .IN2(n6859), .S(n9318), .Q(n4846) );
  NOR2X0 U9540 ( .IN1(n8674), .IN2(n9179), .QN(n9458) );
  MUX21X1 U9541 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][2] ), .IN2(
        n6846), .S(n9458), .Q(n5865) );
  MUX21X1 U9542 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][4] ), .IN2(
        n9474), .S(n9458), .Q(n5867) );
  MUX21X1 U9543 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][5] ), .IN2(n6830), .S(n9318), .Q(n4844) );
  MUX21X1 U9544 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][4] ), .IN2(n9474), .S(n9318), .Q(n4843) );
  MUX21X1 U9545 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][2] ), .IN2(n6938), .S(n9318), .Q(n4841) );
  NOR2X0 U9546 ( .IN1(n8674), .IN2(n9171), .QN(n9308) );
  MUX21X1 U9547 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][7] ), .IN2(n6836), .S(n9308), .Q(n4718) );
  MUX21X1 U9548 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][5] ), .IN2(
        n6953), .S(n9458), .Q(n5868) );
  MUX21X1 U9549 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][7] ), .IN2(
        n6837), .S(n9458), .Q(n5870) );
  MUX21X1 U9550 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][5] ), .IN2(n6830), .S(n9308), .Q(n4716) );
  MUX21X1 U9551 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][4] ), .IN2(n9474), .S(n9308), .Q(n4715) );
  MUX21X1 U9552 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][2] ), .IN2(n6941), .S(n9308), .Q(n4713) );
  NOR2X0 U9553 ( .IN1(n8674), .IN2(n9180), .QN(n9500) );
  MUX21X1 U9554 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][2] ), .IN2(
        n6847), .S(n9500), .Q(n5993) );
  NOR2X0 U9555 ( .IN1(n8674), .IN2(n9185), .QN(n9298) );
  MUX21X1 U9556 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][7] ), .IN2(n6859), 
        .S(n9298), .Q(n4590) );
  MUX21X1 U9557 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][5] ), .IN2(n9504), 
        .S(n9298), .Q(n4588) );
  MUX21X1 U9558 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][4] ), .IN2(n9474), 
        .S(n9298), .Q(n4587) );
  MUX21X1 U9559 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][4] ), .IN2(
        n9438), .S(n9500), .Q(n5995) );
  MUX21X1 U9560 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][2] ), .IN2(n6934), 
        .S(n9298), .Q(n4585) );
  MUX21X1 U9561 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][5] ), .IN2(
        n6951), .S(n9500), .Q(n5996) );
  NOR2X0 U9562 ( .IN1(n9184), .IN2(n8675), .QN(n9346) );
  MUX21X1 U9563 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][7] ), .IN2(
        n6861), .S(n9346), .Q(n6494) );
  MUX21X1 U9564 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][7] ), .IN2(
        n6868), .S(n9500), .Q(n5998) );
  MUX21X1 U9565 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][5] ), .IN2(
        n6832), .S(n9346), .Q(n6492) );
  MUX21X1 U9566 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][4] ), .IN2(
        n9438), .S(n9346), .Q(n6491) );
  NOR2X0 U9567 ( .IN1(n8674), .IN2(n9181), .QN(n9471) );
  MUX21X1 U9568 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][2] ), .IN2(
        n6942), .S(n9471), .Q(n6121) );
  MUX21X1 U9569 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][4] ), .IN2(
        n9474), .S(n9471), .Q(n6123) );
  MUX21X1 U9570 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][2] ), .IN2(
        n6930), .S(n9346), .Q(n6489) );
  MUX21X1 U9571 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][5] ), .IN2(
        n6948), .S(n9471), .Q(n6124) );
  NOR2X0 U9572 ( .IN1(n8675), .IN2(n9183), .QN(n9358) );
  MUX21X1 U9573 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][7] ), .IN2(
        n6866), .S(n9358), .Q(n6366) );
  MUX21X1 U9574 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][5] ), .IN2(
        n6832), .S(n9358), .Q(n6364) );
  MUX21X1 U9575 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][4] ), .IN2(
        n9438), .S(n9358), .Q(n6363) );
  MUX21X1 U9576 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][7] ), .IN2(
        n6862), .S(n9471), .Q(n6126) );
  MUX21X1 U9577 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][2] ), .IN2(
        n6848), .S(n9358), .Q(n6361) );
  NOR2X0 U9578 ( .IN1(n8674), .IN2(n9182), .QN(n9369) );
  MUX21X1 U9579 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][2] ), .IN2(
        n6929), .S(n9369), .Q(n6249) );
  NOR2X0 U9580 ( .IN1(n8675), .IN2(n9182), .QN(n9371) );
  MUX21X1 U9581 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][7] ), .IN2(
        n6855), .S(n9371), .Q(n6238) );
  MUX21X1 U9582 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][5] ), .IN2(
        n6831), .S(n9371), .Q(n6236) );
  MUX21X1 U9583 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][4] ), .IN2(
        n9438), .S(n9371), .Q(n6235) );
  MUX21X1 U9584 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][4] ), .IN2(
        n9438), .S(n9369), .Q(n6251) );
  MUX21X1 U9585 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][2] ), .IN2(
        n6847), .S(n9371), .Q(n6233) );
  NOR2X0 U9586 ( .IN1(n8675), .IN2(n9181), .QN(n9481) );
  MUX21X1 U9587 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][7] ), .IN2(
        n6863), .S(n9481), .Q(n6110) );
  MUX21X1 U9588 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][5] ), .IN2(
        n6948), .S(n9369), .Q(n6252) );
  MUX21X1 U9589 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][5] ), .IN2(
        n6944), .S(n9481), .Q(n6108) );
  MUX21X1 U9590 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][4] ), .IN2(
        n9438), .S(n9481), .Q(n6107) );
  MUX21X1 U9591 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][7] ), .IN2(
        n6837), .S(n9369), .Q(n6254) );
  MUX21X1 U9592 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][7] ), .IN2(
        n6838), .S(n9434), .Q(n5486) );
  MUX21X1 U9593 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][2] ), .IN2(
        n6942), .S(n9481), .Q(n6105) );
  NOR2X0 U9594 ( .IN1(n8675), .IN2(n9180), .QN(n9516) );
  MUX21X1 U9595 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][7] ), .IN2(
        n6860), .S(n9516), .Q(n5982) );
  NOR2X0 U9596 ( .IN1(n8674), .IN2(n9183), .QN(n9356) );
  MUX21X1 U9597 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][2] ), .IN2(
        n6847), .S(n9356), .Q(n6377) );
  MUX21X1 U9598 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][5] ), .IN2(
        n6946), .S(n9516), .Q(n5980) );
  MUX21X1 U9599 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][4] ), .IN2(
        n9474), .S(n9516), .Q(n5979) );
  MUX21X1 U9600 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][2] ), .IN2(
        n6932), .S(n9516), .Q(n5977) );
  MUX21X1 U9601 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][4] ), .IN2(
        n9438), .S(n9356), .Q(n6379) );
  NOR2X0 U9602 ( .IN1(n8675), .IN2(n9179), .QN(n9455) );
  MUX21X1 U9603 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][7] ), .IN2(
        n6836), .S(n9455), .Q(n5854) );
  MUX21X1 U9604 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][5] ), .IN2(
        n6951), .S(n9455), .Q(n5852) );
  MUX21X1 U9605 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][5] ), .IN2(
        n6958), .S(n9356), .Q(n6380) );
  MUX21X1 U9606 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][4] ), .IN2(
        n9474), .S(n9455), .Q(n5851) );
  MUX21X1 U9607 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][7] ), .IN2(
        n6865), .S(n9356), .Q(n6382) );
  MUX21X1 U9608 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][2] ), .IN2(
        n6930), .S(n9455), .Q(n5849) );
  NOR2X0 U9609 ( .IN1(n8675), .IN2(n9192), .QN(n9432) );
  MUX21X1 U9610 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][7] ), .IN2(
        n6837), .S(n9432), .Q(n5726) );
  MUX21X1 U9611 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][5] ), .IN2(
        n6957), .S(n9432), .Q(n5724) );
  NOR2X0 U9612 ( .IN1(n9184), .IN2(n8674), .QN(n9344) );
  MUX21X1 U9613 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][2] ), .IN2(
        n6846), .S(n9344), .Q(n6505) );
  MUX21X1 U9614 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][4] ), .IN2(
        n9474), .S(n9432), .Q(n5723) );
  MUX21X1 U9615 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][2] ), .IN2(
        n6847), .S(n9432), .Q(n5721) );
  NOR2X0 U9616 ( .IN1(n8675), .IN2(n9188), .QN(n9402) );
  MUX21X1 U9617 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][7] ), .IN2(
        n6864), .S(n9402), .Q(n5598) );
  MUX21X1 U9618 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][4] ), .IN2(
        n9438), .S(n9344), .Q(n6507) );
  MUX21X1 U9619 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][5] ), .IN2(
        n6833), .S(n9402), .Q(n5596) );
  MUX21X1 U9620 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][4] ), .IN2(
        n9474), .S(n9402), .Q(n5595) );
  MUX21X1 U9621 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][5] ), .IN2(
        n6950), .S(n9344), .Q(n6508) );
  MUX21X1 U9622 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][2] ), .IN2(
        n6939), .S(n9402), .Q(n5593) );
  MUX21X1 U9623 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][7] ), .IN2(
        n6866), .S(n9344), .Q(n6510) );
  NOR2X0 U9624 ( .IN1(n8675), .IN2(n9194), .QN(n9442) );
  MUX21X1 U9625 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][7] ), .IN2(
        n6860), .S(n9442), .Q(n5470) );
  NOR2X0 U9626 ( .IN1(n8676), .IN2(n9185), .QN(n9300) );
  MUX21X1 U9627 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][2] ), .IN2(n6847), 
        .S(n9300), .Q(n4601) );
  MUX21X1 U9628 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][5] ), .IN2(
        n6831), .S(n9442), .Q(n5468) );
  MUX21X1 U9629 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][4] ), .IN2(
        n9438), .S(n9442), .Q(n5467) );
  MUX21X1 U9630 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][4] ), .IN2(n9438), 
        .S(n9300), .Q(n4603) );
  MUX21X1 U9631 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][2] ), .IN2(
        n6940), .S(n9442), .Q(n5465) );
  NOR2X0 U9632 ( .IN1(n8675), .IN2(n9177), .QN(n9484) );
  MUX21X1 U9633 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][7] ), .IN2(n6858), .S(n9484), .Q(n5342) );
  MUX21X1 U9634 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][5] ), .IN2(n6953), .S(n9484), .Q(n5340) );
  MUX21X1 U9635 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][5] ), .IN2(n6952), 
        .S(n9300), .Q(n4604) );
  MUX21X1 U9636 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][7] ), .IN2(n6836), 
        .S(n9300), .Q(n4606) );
  MUX21X1 U9637 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][4] ), .IN2(n9438), .S(n9484), .Q(n5339) );
  MUX21X1 U9638 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][2] ), .IN2(n6936), .S(n9484), .Q(n5337) );
  NOR2X0 U9639 ( .IN1(n8675), .IN2(n9176), .QN(n9287) );
  MUX21X1 U9640 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][7] ), .IN2(n6868), .S(n9287), .Q(n5214) );
  NOR2X0 U9641 ( .IN1(n8676), .IN2(n9171), .QN(n9310) );
  MUX21X1 U9642 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][2] ), .IN2(n6845), .S(n9310), .Q(n4729) );
  MUX21X1 U9643 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][5] ), .IN2(n6954), .S(n9287), .Q(n5212) );
  MUX21X1 U9644 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][4] ), .IN2(n9474), .S(n9310), .Q(n4731) );
  MUX21X1 U9645 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][4] ), .IN2(n9438), .S(n9287), .Q(n5211) );
  MUX21X1 U9646 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][2] ), .IN2(n6941), .S(n9287), .Q(n5209) );
  MUX21X1 U9647 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][5] ), .IN2(n6944), .S(n9310), .Q(n4732) );
  NOR2X0 U9648 ( .IN1(n8675), .IN2(n9175), .QN(n9277) );
  MUX21X1 U9649 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][7] ), .IN2(n6863), .S(n9277), .Q(n5086) );
  MUX21X1 U9650 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][5] ), .IN2(n6950), .S(n9277), .Q(n5084) );
  MUX21X1 U9651 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][4] ), .IN2(n9474), .S(n9277), .Q(n5083) );
  MUX21X1 U9652 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][7] ), .IN2(n6864), .S(n9310), .Q(n4734) );
  NOR2X0 U9653 ( .IN1(n8676), .IN2(n9172), .QN(n9320) );
  MUX21X1 U9654 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][2] ), .IN2(n6931), .S(n9320), .Q(n4857) );
  MUX21X1 U9655 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][2] ), .IN2(n6941), .S(n9277), .Q(n5081) );
  NOR2X0 U9656 ( .IN1(n8675), .IN2(n9173), .QN(n9267) );
  MUX21X1 U9657 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][7] ), .IN2(n6838), .S(n9267), .Q(n4958) );
  MUX21X1 U9658 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][4] ), .IN2(n9474), .S(n9320), .Q(n4859) );
  MUX21X1 U9659 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][5] ), .IN2(n6957), .S(n9267), .Q(n4956) );
  MUX21X1 U9660 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][4] ), .IN2(n9438), .S(n9267), .Q(n4955) );
  MUX21X1 U9661 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][5] ), .IN2(n6949), .S(n9320), .Q(n4860) );
  MUX21X1 U9662 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][2] ), .IN2(n6935), .S(n9267), .Q(n4953) );
  NOR2X0 U9663 ( .IN1(n8675), .IN2(n9172), .QN(n9316) );
  MUX21X1 U9664 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][7] ), .IN2(n6854), .S(n9316), .Q(n4830) );
  MUX21X1 U9665 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][7] ), .IN2(n6864), .S(n9320), .Q(n4862) );
  MUX21X1 U9666 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][5] ), .IN2(n6944), .S(n9316), .Q(n4828) );
  MUX21X1 U9667 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][4] ), .IN2(n9438), .S(n9316), .Q(n4827) );
  MUX21X1 U9668 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][2] ), .IN2(n6939), .S(n9316), .Q(n4825) );
  NOR2X0 U9669 ( .IN1(n8676), .IN2(n9173), .QN(n9271) );
  MUX21X1 U9670 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][2] ), .IN2(n6935), .S(n9271), .Q(n4985) );
  MUX21X1 U9671 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][4] ), .IN2(n9474), .S(n9271), .Q(n4987) );
  MUX21X1 U9672 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][7] ), .IN2(n6867), .S(n9306), .Q(n4702) );
  MUX21X1 U9673 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][5] ), .IN2(n6830), .S(n9271), .Q(n4988) );
  MUX21X1 U9674 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][5] ), .IN2(n6948), .S(n9306), .Q(n4700) );
  MUX21X1 U9675 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][7] ), .IN2(n6837), .S(n9271), .Q(n4990) );
  MUX21X1 U9676 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][4] ), .IN2(n6803), .S(n9306), .Q(n4699) );
  MUX21X1 U9677 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][2] ), .IN2(n6848), .S(n9281), .Q(n5113) );
  MUX21X1 U9678 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][7] ), .IN2(
        n6867), .S(n9342), .Q(n6526) );
  NAND2X0 U9679 ( .IN1(n9166), .IN2(n8681), .QN(n9084) );
  NOR2X0 U9680 ( .IN1(n9084), .IN2(n9173), .QN(n9266) );
  MUX21X1 U9681 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][4] ), .IN2(n9438), .S(n9266), .Q(n4947) );
  MUX21X1 U9682 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][2] ), .IN2(n6939), .S(n9266), .Q(n4945) );
  NOR2X0 U9683 ( .IN1(n9084), .IN2(n9172), .QN(n9315) );
  MUX21X1 U9684 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][7] ), .IN2(n6858), .S(n9315), .Q(n4822) );
  MUX21X1 U9685 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][5] ), .IN2(n6957), .S(n9315), .Q(n4820) );
  MUX21X1 U9686 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][4] ), .IN2(n6802), .S(n9315), .Q(n4819) );
  MUX21X1 U9687 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][2] ), .IN2(n6846), .S(n9315), .Q(n4817) );
  NOR2X0 U9688 ( .IN1(n9084), .IN2(n9171), .QN(n9305) );
  MUX21X1 U9689 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][7] ), .IN2(n6838), .S(n9305), .Q(n4694) );
  MUX21X1 U9690 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][5] ), .IN2(n6949), .S(n9305), .Q(n4692) );
  MUX21X1 U9691 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][4] ), .IN2(n9474), .S(n9305), .Q(n4691) );
  MUX21X1 U9692 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][2] ), .IN2(n6934), .S(n9305), .Q(n4689) );
  AND2X1 U9693 ( .IN1(n9164), .IN2(n8677), .Q(n9167) );
  NAND2X0 U9694 ( .IN1(n9165), .IN2(n9167), .QN(n8678) );
  NOR2X0 U9695 ( .IN1(n8678), .IN2(n9184), .QN(n9336) );
  MUX21X1 U9696 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][7] ), .IN2(
        n6838), .S(n9336), .Q(n6606) );
  MUX21X1 U9697 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][5] ), .IN2(
        n6951), .S(n9336), .Q(n6604) );
  MUX21X1 U9698 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][4] ), .IN2(
        n9474), .S(n9336), .Q(n6603) );
  MUX21X1 U9699 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][2] ), .IN2(
        n6940), .S(n9336), .Q(n6601) );
  NOR2X0 U9700 ( .IN1(n8678), .IN2(n9183), .QN(n9348) );
  MUX21X1 U9701 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][7] ), .IN2(
        n6836), .S(n9348), .Q(n6478) );
  MUX21X1 U9702 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][5] ), .IN2(
        n6957), .S(n9348), .Q(n6476) );
  MUX21X1 U9703 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][4] ), .IN2(
        n9438), .S(n9348), .Q(n6475) );
  MUX21X1 U9704 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][2] ), .IN2(
        n6845), .S(n9348), .Q(n6473) );
  NOR2X0 U9705 ( .IN1(n8678), .IN2(n9182), .QN(n9360) );
  MUX21X1 U9706 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][7] ), .IN2(
        n6837), .S(n9360), .Q(n6350) );
  MUX21X1 U9707 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][5] ), .IN2(
        n6831), .S(n9360), .Q(n6348) );
  MUX21X1 U9708 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][4] ), .IN2(
        n9438), .S(n9360), .Q(n6347) );
  MUX21X1 U9709 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][2] ), .IN2(
        n6943), .S(n9360), .Q(n6345) );
  NOR2X0 U9710 ( .IN1(n8678), .IN2(n9181), .QN(n9373) );
  MUX21X1 U9711 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][7] ), .IN2(
        n6855), .S(n9373), .Q(n6222) );
  MUX21X1 U9712 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][5] ), .IN2(
        n6956), .S(n9373), .Q(n6220) );
  MUX21X1 U9713 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][4] ), .IN2(
        n9438), .S(n9373), .Q(n6219) );
  MUX21X1 U9714 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][2] ), .IN2(
        n6935), .S(n9373), .Q(n6217) );
  NOR2X0 U9715 ( .IN1(n8678), .IN2(n9180), .QN(n9486) );
  MUX21X1 U9716 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][7] ), .IN2(
        n6838), .S(n9486), .Q(n6094) );
  MUX21X1 U9717 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][5] ), .IN2(
        n6945), .S(n9486), .Q(n6092) );
  MUX21X1 U9718 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][4] ), .IN2(
        n9474), .S(n9486), .Q(n6091) );
  MUX21X1 U9719 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][2] ), .IN2(
        n6942), .S(n9486), .Q(n6089) );
  NOR2X0 U9720 ( .IN1(n8678), .IN2(n9179), .QN(n9521) );
  MUX21X1 U9721 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][7] ), .IN2(
        n6859), .S(n9521), .Q(n5966) );
  MUX21X1 U9722 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][5] ), .IN2(
        n6830), .S(n9521), .Q(n5964) );
  MUX21X1 U9723 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][4] ), .IN2(
        n9438), .S(n9521), .Q(n5963) );
  MUX21X1 U9724 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][2] ), .IN2(
        n9478), .S(n9521), .Q(n5961) );
  NOR2X0 U9725 ( .IN1(n8678), .IN2(n9192), .QN(n9453) );
  MUX21X1 U9726 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][7] ), .IN2(
        n6835), .S(n9453), .Q(n5838) );
  MUX21X1 U9727 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][5] ), .IN2(
        n6833), .S(n9453), .Q(n5836) );
  MUX21X1 U9728 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][4] ), .IN2(
        n9474), .S(n9453), .Q(n5835) );
  MUX21X1 U9729 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][2] ), .IN2(
        n6936), .S(n9453), .Q(n5833) );
  NOR2X0 U9730 ( .IN1(n8678), .IN2(n9188), .QN(n9430) );
  MUX21X1 U9731 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][7] ), .IN2(
        n6854), .S(n9430), .Q(n5710) );
  MUX21X1 U9732 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][5] ), .IN2(
        n6948), .S(n9430), .Q(n5708) );
  MUX21X1 U9733 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][4] ), .IN2(
        n9474), .S(n9430), .Q(n5707) );
  MUX21X1 U9734 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][2] ), .IN2(
        n6941), .S(n9430), .Q(n5705) );
  NOR2X0 U9735 ( .IN1(n8678), .IN2(n9194), .QN(n9406) );
  MUX21X1 U9736 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][7] ), .IN2(
        n6860), .S(n9406), .Q(n5582) );
  MUX21X1 U9737 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][5] ), .IN2(
        n6948), .S(n9406), .Q(n5580) );
  MUX21X1 U9738 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][4] ), .IN2(
        n9474), .S(n9406), .Q(n5579) );
  MUX21X1 U9739 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][2] ), .IN2(
        n6848), .S(n9406), .Q(n5577) );
  NOR2X0 U9740 ( .IN1(n8678), .IN2(n9177), .QN(n9451) );
  MUX21X1 U9741 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][7] ), .IN2(
        n6864), .S(n9451), .Q(n5454) );
  MUX21X1 U9742 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][5] ), .IN2(
        n6830), .S(n9451), .Q(n5452) );
  MUX21X1 U9743 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][4] ), .IN2(
        n9474), .S(n9451), .Q(n5451) );
  MUX21X1 U9744 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][2] ), .IN2(
        n6846), .S(n9451), .Q(n5449) );
  NOR2X0 U9745 ( .IN1(n8678), .IN2(n9176), .QN(n9496) );
  MUX21X1 U9746 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][7] ), .IN2(n6856), .S(n9496), .Q(n5326) );
  MUX21X1 U9747 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][5] ), .IN2(n6954), .S(n9496), .Q(n5324) );
  MUX21X1 U9748 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][4] ), .IN2(n9474), .S(n9496), .Q(n5323) );
  MUX21X1 U9749 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][2] ), .IN2(n6847), .S(n9496), .Q(n5321) );
  NOR2X0 U9750 ( .IN1(n8678), .IN2(n9175), .QN(n9285) );
  MUX21X1 U9751 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][7] ), .IN2(n6863), .S(n9285), .Q(n5198) );
  MUX21X1 U9752 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][5] ), .IN2(n6957), .S(n9285), .Q(n5196) );
  MUX21X1 U9753 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][4] ), .IN2(n9438), .S(n9285), .Q(n5195) );
  MUX21X1 U9754 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][2] ), .IN2(n6937), .S(n9285), .Q(n5193) );
  NOR2X0 U9755 ( .IN1(n8678), .IN2(n9173), .QN(n9275) );
  MUX21X1 U9756 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][7] ), .IN2(n6863), .S(n9275), .Q(n5070) );
  MUX21X1 U9757 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][5] ), .IN2(n6833), .S(n9275), .Q(n5068) );
  MUX21X1 U9758 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][4] ), .IN2(n9474), .S(n9275), .Q(n5067) );
  MUX21X1 U9759 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][2] ), .IN2(n6935), .S(n9275), .Q(n5065) );
  NOR2X0 U9760 ( .IN1(n8678), .IN2(n9172), .QN(n9265) );
  MUX21X1 U9761 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][7] ), .IN2(n6856), .S(n9265), .Q(n4942) );
  MUX21X1 U9762 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][5] ), .IN2(n6945), .S(n9265), .Q(n4940) );
  MUX21X1 U9763 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][4] ), .IN2(n6800), .S(n9265), .Q(n4939) );
  MUX21X1 U9764 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][2] ), .IN2(n6937), .S(n9265), .Q(n4937) );
  NOR2X0 U9765 ( .IN1(n8678), .IN2(n9171), .QN(n9314) );
  MUX21X1 U9766 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][7] ), .IN2(n6855), .S(n9314), .Q(n4814) );
  MUX21X1 U9767 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][5] ), .IN2(n6833), .S(n9314), .Q(n4812) );
  MUX21X1 U9768 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][4] ), .IN2(n9438), .S(n9314), .Q(n4811) );
  MUX21X1 U9769 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][2] ), .IN2(n6935), .S(n9314), .Q(n4809) );
  NOR2X0 U9770 ( .IN1(n8678), .IN2(n9185), .QN(n9304) );
  MUX21X1 U9771 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][7] ), .IN2(n6862), .S(n9304), .Q(n4686) );
  MUX21X1 U9772 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][5] ), .IN2(n6947), .S(n9304), .Q(n4684) );
  MUX21X1 U9773 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][4] ), .IN2(n6803), .S(n9304), .Q(n4683) );
  MUX21X1 U9774 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][2] ), .IN2(n6847), .S(n9304), .Q(n4681) );
  NAND2X0 U9775 ( .IN1(n9167), .IN2(n9169), .QN(n8679) );
  NOR2X0 U9776 ( .IN1(n9184), .IN2(n8679), .QN(n9337) );
  MUX21X1 U9777 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][7] ), .IN2(
        n6860), .S(n9337), .Q(n6590) );
  MUX21X1 U9778 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][5] ), .IN2(
        n6830), .S(n9337), .Q(n6588) );
  MUX21X1 U9779 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][4] ), .IN2(
        n6800), .S(n9337), .Q(n6587) );
  MUX21X1 U9780 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][2] ), .IN2(
        n6933), .S(n9337), .Q(n6585) );
  NOR2X0 U9781 ( .IN1(n8679), .IN2(n9183), .QN(n9349) );
  MUX21X1 U9782 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][7] ), .IN2(
        n6862), .S(n9349), .Q(n6462) );
  MUX21X1 U9783 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][5] ), .IN2(
        n6833), .S(n9349), .Q(n6460) );
  MUX21X1 U9784 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][4] ), .IN2(
        n9438), .S(n9349), .Q(n6459) );
  MUX21X1 U9785 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][2] ), .IN2(
        n6936), .S(n9349), .Q(n6457) );
  NOR2X0 U9786 ( .IN1(n8679), .IN2(n9182), .QN(n9361) );
  MUX21X1 U9787 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][7] ), .IN2(
        n6865), .S(n9361), .Q(n6334) );
  MUX21X1 U9788 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][5] ), .IN2(
        n6832), .S(n9361), .Q(n6332) );
  MUX21X1 U9789 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][5] ), .IN2(n6951), .S(n9266), .Q(n4948) );
  MUX21X1 U9790 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][4] ), .IN2(
        n9438), .S(n9361), .Q(n6331) );
  MUX21X1 U9791 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][2] ), .IN2(
        n6937), .S(n9361), .Q(n6329) );
  NOR2X0 U9792 ( .IN1(n8679), .IN2(n9181), .QN(n9374) );
  MUX21X1 U9793 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][7] ), .IN2(
        n6835), .S(n9374), .Q(n6206) );
  MUX21X1 U9794 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][5] ), .IN2(
        n6833), .S(n9374), .Q(n6204) );
  MUX21X1 U9795 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][4] ), .IN2(
        n9474), .S(n9374), .Q(n6203) );
  MUX21X1 U9796 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][2] ), .IN2(
        n6847), .S(n9374), .Q(n6201) );
  NOR2X0 U9797 ( .IN1(n8679), .IN2(n9180), .QN(n9488) );
  MUX21X1 U9798 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][7] ), .IN2(
        n6835), .S(n9488), .Q(n6078) );
  MUX21X1 U9799 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][5] ), .IN2(
        n6946), .S(n9488), .Q(n6076) );
  MUX21X1 U9800 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][4] ), .IN2(
        n9438), .S(n9488), .Q(n6075) );
  MUX21X1 U9801 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][2] ), .IN2(
        n6942), .S(n9488), .Q(n6073) );
  NOR2X0 U9802 ( .IN1(n8679), .IN2(n9179), .QN(n9510) );
  MUX21X1 U9803 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][7] ), .IN2(
        n6862), .S(n9510), .Q(n5950) );
  MUX21X1 U9804 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][5] ), .IN2(
        n6831), .S(n9510), .Q(n5948) );
  MUX21X1 U9805 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][4] ), .IN2(
        n9474), .S(n9510), .Q(n5947) );
  MUX21X1 U9806 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][2] ), .IN2(
        n6933), .S(n9510), .Q(n5945) );
  NOR2X0 U9807 ( .IN1(n8679), .IN2(n9192), .QN(n9450) );
  MUX21X1 U9808 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][7] ), .IN2(
        n6862), .S(n9450), .Q(n5822) );
  MUX21X1 U9809 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][5] ), .IN2(
        n6949), .S(n9450), .Q(n5820) );
  MUX21X1 U9810 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][4] ), .IN2(
        n9474), .S(n9450), .Q(n5819) );
  MUX21X1 U9811 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][2] ), .IN2(
        n6931), .S(n9450), .Q(n5817) );
  NOR2X0 U9812 ( .IN1(n8679), .IN2(n9188), .QN(n9427) );
  MUX21X1 U9813 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][7] ), .IN2(
        n6867), .S(n9427), .Q(n5694) );
  MUX21X1 U9814 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][5] ), .IN2(
        n6949), .S(n9427), .Q(n5692) );
  MUX21X1 U9815 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][4] ), .IN2(
        n9474), .S(n9427), .Q(n5691) );
  MUX21X1 U9816 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][2] ), .IN2(
        n6936), .S(n9427), .Q(n5689) );
  NOR2X0 U9817 ( .IN1(n8679), .IN2(n9194), .QN(n9414) );
  MUX21X1 U9818 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][7] ), .IN2(
        n6858), .S(n9414), .Q(n5566) );
  MUX21X1 U9819 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][5] ), .IN2(
        n6830), .S(n9414), .Q(n5564) );
  MUX21X1 U9820 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][4] ), .IN2(
        n9438), .S(n9414), .Q(n5563) );
  MUX21X1 U9821 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][2] ), .IN2(
        n6847), .S(n9414), .Q(n5561) );
  NOR2X0 U9822 ( .IN1(n8679), .IN2(n9177), .QN(n9462) );
  MUX21X1 U9823 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][7] ), .IN2(
        n8673), .S(n9462), .Q(n5438) );
  MUX21X1 U9824 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][5] ), .IN2(
        n6831), .S(n9462), .Q(n5436) );
  MUX21X1 U9825 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][4] ), .IN2(
        n9438), .S(n9462), .Q(n5435) );
  MUX21X1 U9826 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][2] ), .IN2(
        n6943), .S(n9462), .Q(n5433) );
  NOR2X0 U9827 ( .IN1(n8679), .IN2(n9176), .QN(n9499) );
  MUX21X1 U9828 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][7] ), .IN2(n6835), .S(n9499), .Q(n5310) );
  MUX21X1 U9829 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][5] ), .IN2(n6955), .S(n9499), .Q(n5308) );
  MUX21X1 U9830 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][4] ), .IN2(n9474), .S(n9499), .Q(n5307) );
  MUX21X1 U9831 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][2] ), .IN2(n6940), .S(n9499), .Q(n5305) );
  NOR2X0 U9832 ( .IN1(n8679), .IN2(n9175), .QN(n9284) );
  MUX21X1 U9833 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][7] ), .IN2(n6838), .S(n9284), .Q(n5182) );
  MUX21X1 U9834 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][5] ), .IN2(n6956), .S(n9284), .Q(n5180) );
  MUX21X1 U9835 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][4] ), .IN2(n9438), .S(n9284), .Q(n5179) );
  MUX21X1 U9836 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][2] ), .IN2(n6932), .S(n9284), .Q(n5177) );
  NOR2X0 U9837 ( .IN1(n8679), .IN2(n9173), .QN(n9274) );
  MUX21X1 U9838 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][7] ), .IN2(n6865), .S(n9274), .Q(n5054) );
  MUX21X1 U9839 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][5] ), .IN2(n6832), .S(n9274), .Q(n5052) );
  MUX21X1 U9840 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][4] ), .IN2(n6800), .S(n9274), .Q(n5051) );
  MUX21X1 U9841 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][2] ), .IN2(n6942), .S(n9274), .Q(n5049) );
  NOR2X0 U9842 ( .IN1(n8679), .IN2(n9172), .QN(n9264) );
  MUX21X1 U9843 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][7] ), .IN2(n6857), .S(n9264), .Q(n4926) );
  MUX21X1 U9844 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][5] ), .IN2(n6952), .S(n9264), .Q(n4924) );
  MUX21X1 U9845 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][4] ), .IN2(n9438), .S(n9264), .Q(n4923) );
  MUX21X1 U9846 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][2] ), .IN2(n6940), .S(n9264), .Q(n4921) );
  NOR2X0 U9847 ( .IN1(n8679), .IN2(n9171), .QN(n9313) );
  MUX21X1 U9848 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][7] ), .IN2(n6856), .S(n9313), .Q(n4798) );
  MUX21X1 U9849 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][5] ), .IN2(n6949), .S(n9313), .Q(n4796) );
  MUX21X1 U9850 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][4] ), .IN2(n9474), .S(n9313), .Q(n4795) );
  MUX21X1 U9851 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][2] ), .IN2(n6940), .S(n9313), .Q(n4793) );
  NOR2X0 U9852 ( .IN1(n8679), .IN2(n9185), .QN(n9303) );
  MUX21X1 U9853 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][7] ), .IN2(n6854), .S(n9303), .Q(n4670) );
  MUX21X1 U9854 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][5] ), .IN2(n6945), .S(n9303), .Q(n4668) );
  MUX21X1 U9855 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][4] ), .IN2(n6801), .S(n9303), .Q(n4667) );
  MUX21X1 U9856 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][2] ), .IN2(n6931), .S(n9303), .Q(n4665) );
  NAND2X0 U9857 ( .IN1(n9167), .IN2(n9168), .QN(n9186) );
  NOR2X0 U9858 ( .IN1(n9184), .IN2(n9186), .QN(n9338) );
  MUX21X1 U9859 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][7] ), .IN2(
        n6837), .S(n9338), .Q(n6574) );
  MUX21X1 U9860 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][5] ), .IN2(
        n6952), .S(n9338), .Q(n6572) );
  MUX21X1 U9861 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][4] ), .IN2(
        n9438), .S(n9338), .Q(n6571) );
  MUX21X1 U9862 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][2] ), .IN2(
        n6936), .S(n9338), .Q(n6569) );
  NOR2X0 U9863 ( .IN1(n9186), .IN2(n9183), .QN(n9350) );
  MUX21X1 U9864 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][7] ), .IN2(
        n6854), .S(n9350), .Q(n6446) );
  MUX21X1 U9865 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][5] ), .IN2(
        n6950), .S(n9350), .Q(n6444) );
  MUX21X1 U9866 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][4] ), .IN2(
        n9438), .S(n9350), .Q(n6443) );
  MUX21X1 U9867 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][2] ), .IN2(
        n6941), .S(n9350), .Q(n6441) );
  NOR2X0 U9868 ( .IN1(n9186), .IN2(n9182), .QN(n9363) );
  MUX21X1 U9869 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][7] ), .IN2(
        n6836), .S(n9363), .Q(n6318) );
  MUX21X1 U9870 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][5] ), .IN2(
        n6956), .S(n9363), .Q(n6316) );
  MUX21X1 U9871 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][4] ), .IN2(
        n9438), .S(n9363), .Q(n6315) );
  MUX21X1 U9872 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][2] ), .IN2(
        n6940), .S(n9363), .Q(n6313) );
  NOR2X0 U9873 ( .IN1(n9186), .IN2(n9181), .QN(n9520) );
  MUX21X1 U9874 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][7] ), .IN2(
        n6860), .S(n9520), .Q(n6190) );
  MUX21X1 U9875 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][5] ), .IN2(
        n6956), .S(n9520), .Q(n6188) );
  MUX21X1 U9876 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][4] ), .IN2(
        n9438), .S(n9520), .Q(n6187) );
  MUX21X1 U9877 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][2] ), .IN2(
        n6933), .S(n9520), .Q(n6185) );
  NOR2X0 U9878 ( .IN1(n9186), .IN2(n9180), .QN(n9495) );
  MUX21X1 U9879 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][7] ), .IN2(
        n6835), .S(n9495), .Q(n6062) );
  MUX21X1 U9880 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][5] ), .IN2(
        n9504), .S(n9495), .Q(n6060) );
  MUX21X1 U9881 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][4] ), .IN2(
        n9474), .S(n9495), .Q(n6059) );
  MUX21X1 U9882 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][2] ), .IN2(
        n6942), .S(n9495), .Q(n6057) );
  NOR2X0 U9883 ( .IN1(n9186), .IN2(n9179), .QN(n9511) );
  MUX21X1 U9884 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][7] ), .IN2(
        n6836), .S(n9511), .Q(n5934) );
  MUX21X1 U9885 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][5] ), .IN2(
        n6952), .S(n9511), .Q(n5932) );
  MUX21X1 U9886 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][4] ), .IN2(
        n9474), .S(n9511), .Q(n5931) );
  MUX21X1 U9887 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][2] ), .IN2(
        n6941), .S(n9511), .Q(n5929) );
  NOR2X0 U9888 ( .IN1(n9186), .IN2(n9192), .QN(n9448) );
  MUX21X1 U9889 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][7] ), .IN2(
        n6864), .S(n9448), .Q(n5806) );
  MUX21X1 U9890 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][5] ), .IN2(
        n6831), .S(n9448), .Q(n5804) );
  MUX21X1 U9891 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][4] ), .IN2(
        n9474), .S(n9448), .Q(n5803) );
  MUX21X1 U9892 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][2] ), .IN2(
        n6848), .S(n9448), .Q(n5801) );
  NOR2X0 U9893 ( .IN1(n9186), .IN2(n9188), .QN(n9514) );
  MUX21X1 U9894 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][7] ), .IN2(
        n6865), .S(n9514), .Q(n5678) );
  MUX21X1 U9895 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][7] ), .IN2(n6836), .S(n9266), .Q(n4950) );
  NOR2X0 U9896 ( .IN1(n8680), .IN2(n9182), .QN(n9368) );
  MUX21X1 U9897 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][5] ), .IN2(
        n6944), .S(n9368), .Q(n6260) );
  MUX21X1 U9898 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][4] ), .IN2(
        n9438), .S(n9368), .Q(n6259) );
  MUX21X1 U9899 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][2] ), .IN2(
        n6845), .S(n9368), .Q(n6257) );
  NOR2X0 U9900 ( .IN1(n8680), .IN2(n9181), .QN(n9468) );
  MUX21X1 U9901 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][7] ), .IN2(
        n6856), .S(n9468), .Q(n6134) );
  MUX21X1 U9902 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][5] ), .IN2(
        n6832), .S(n9468), .Q(n6132) );
  MUX21X1 U9903 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][4] ), .IN2(
        n9438), .S(n9468), .Q(n6131) );
  MUX21X1 U9904 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][2] ), .IN2(
        n6930), .S(n9468), .Q(n6129) );
  NOR2X0 U9905 ( .IN1(n8680), .IN2(n9180), .QN(n9508) );
  MUX21X1 U9906 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][7] ), .IN2(
        n6863), .S(n9508), .Q(n6006) );
  MUX21X1 U9907 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][5] ), .IN2(
        n6951), .S(n9508), .Q(n6004) );
  MUX21X1 U9908 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][4] ), .IN2(
        n9474), .S(n9508), .Q(n6003) );
  MUX21X1 U9909 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][2] ), .IN2(
        n6938), .S(n9508), .Q(n6001) );
  NOR2X0 U9910 ( .IN1(n8680), .IN2(n9179), .QN(n9460) );
  MUX21X1 U9911 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][7] ), .IN2(
        n6838), .S(n9460), .Q(n5878) );
  MUX21X1 U9912 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][5] ), .IN2(
        n6953), .S(n9460), .Q(n5876) );
  MUX21X1 U9913 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][4] ), .IN2(
        n9474), .S(n9460), .Q(n5875) );
  MUX21X1 U9914 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][2] ), .IN2(
        n6942), .S(n9460), .Q(n5873) );
  NOR2X0 U9915 ( .IN1(n8680), .IN2(n9192), .QN(n9436) );
  MUX21X1 U9916 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][7] ), .IN2(
        n6867), .S(n9436), .Q(n5750) );
  MUX21X1 U9917 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][5] ), .IN2(
        n6946), .S(n9436), .Q(n5748) );
  MUX21X1 U9918 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][4] ), .IN2(
        n9474), .S(n9436), .Q(n5747) );
  MUX21X1 U9919 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][2] ), .IN2(
        n6934), .S(n9436), .Q(n5745) );
  NOR2X0 U9920 ( .IN1(n8680), .IN2(n9188), .QN(n9405) );
  MUX21X1 U9921 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][7] ), .IN2(
        n6837), .S(n9405), .Q(n5622) );
  MUX21X1 U9922 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][5] ), .IN2(
        n6830), .S(n9405), .Q(n5620) );
  MUX21X1 U9923 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][4] ), .IN2(
        n9474), .S(n9405), .Q(n5619) );
  MUX21X1 U9924 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][2] ), .IN2(
        n6847), .S(n9405), .Q(n5617) );
  NOR2X0 U9925 ( .IN1(n8680), .IN2(n9194), .QN(n9429) );
  MUX21X1 U9926 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][7] ), .IN2(
        n6856), .S(n9429), .Q(n5494) );
  MUX21X1 U9927 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][5] ), .IN2(
        n9504), .S(n9429), .Q(n5492) );
  MUX21X1 U9928 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][4] ), .IN2(
        n9438), .S(n9429), .Q(n5491) );
  MUX21X1 U9929 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][2] ), .IN2(
        n6935), .S(n9429), .Q(n5489) );
  NOR2X0 U9930 ( .IN1(n8680), .IN2(n9177), .QN(n9469) );
  MUX21X1 U9931 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][7] ), .IN2(
        n6863), .S(n9469), .Q(n5366) );
  MUX21X1 U9932 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][5] ), .IN2(
        n6950), .S(n9469), .Q(n5364) );
  MUX21X1 U9933 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][4] ), .IN2(
        n9474), .S(n9469), .Q(n5363) );
  MUX21X1 U9934 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][2] ), .IN2(
        n6930), .S(n9469), .Q(n5361) );
  NOR2X0 U9935 ( .IN1(n8680), .IN2(n9176), .QN(n9290) );
  MUX21X1 U9936 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][7] ), .IN2(n6835), .S(n9290), .Q(n5238) );
  MUX21X1 U9937 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][5] ), .IN2(n6833), .S(n9290), .Q(n5236) );
  MUX21X1 U9938 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][4] ), .IN2(n9474), .S(n9290), .Q(n5235) );
  MUX21X1 U9939 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][2] ), .IN2(n6938), .S(n9290), .Q(n5233) );
  NOR2X0 U9940 ( .IN1(n8680), .IN2(n9175), .QN(n9280) );
  MUX21X1 U9941 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][7] ), .IN2(n6865), .S(n9280), .Q(n5110) );
  MUX21X1 U9942 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][5] ), .IN2(n6831), .S(n9280), .Q(n5108) );
  MUX21X1 U9943 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][4] ), .IN2(n9438), .S(n9280), .Q(n5107) );
  MUX21X1 U9944 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][2] ), .IN2(n6846), .S(n9280), .Q(n5105) );
  NOR2X0 U9945 ( .IN1(n8680), .IN2(n9173), .QN(n9270) );
  MUX21X1 U9946 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][7] ), .IN2(n6838), .S(n9270), .Q(n4982) );
  MUX21X1 U9947 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][5] ), .IN2(n6830), .S(n9270), .Q(n4980) );
  MUX21X1 U9948 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][4] ), .IN2(n9474), .S(n9270), .Q(n4979) );
  MUX21X1 U9949 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][2] ), .IN2(n6937), .S(n9270), .Q(n4977) );
  NOR2X0 U9950 ( .IN1(n8680), .IN2(n9172), .QN(n9319) );
  MUX21X1 U9951 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][7] ), .IN2(n6866), .S(n9319), .Q(n4854) );
  MUX21X1 U9952 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][5] ), .IN2(n6954), .S(n9319), .Q(n4852) );
  MUX21X1 U9953 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][4] ), .IN2(n6803), .S(n9319), .Q(n4851) );
  MUX21X1 U9954 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][2] ), .IN2(n6933), .S(n9319), .Q(n4849) );
  NOR2X0 U9955 ( .IN1(n8680), .IN2(n9171), .QN(n9309) );
  MUX21X1 U9956 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][7] ), .IN2(n6868), .S(n9309), .Q(n4726) );
  MUX21X1 U9957 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][5] ), .IN2(n6830), .S(n9309), .Q(n4724) );
  MUX21X1 U9958 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][4] ), .IN2(n6802), .S(n9309), .Q(n4723) );
  MUX21X1 U9959 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][2] ), .IN2(n6940), .S(n9309), .Q(n4721) );
  NOR2X0 U9960 ( .IN1(n8680), .IN2(n9185), .QN(n9299) );
  MUX21X1 U9961 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][7] ), .IN2(n6836), 
        .S(n9299), .Q(n4598) );
  MUX21X1 U9962 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][5] ), .IN2(n6830), 
        .S(n9299), .Q(n4596) );
  MUX21X1 U9963 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][4] ), .IN2(n9438), 
        .S(n9299), .Q(n4595) );
  MUX21X1 U9964 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][2] ), .IN2(n6943), 
        .S(n9299), .Q(n4593) );
  NAND2X0 U9965 ( .IN1(n9168), .IN2(n8681), .QN(n8682) );
  NOR2X0 U9966 ( .IN1(n9184), .IN2(n8682), .QN(n9345) );
  MUX21X1 U9967 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][7] ), .IN2(
        n6868), .S(n9345), .Q(n6502) );
  MUX21X1 U9968 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][5] ), .IN2(
        n6957), .S(n9345), .Q(n6500) );
  MUX21X1 U9969 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][4] ), .IN2(
        n9438), .S(n9345), .Q(n6499) );
  MUX21X1 U9970 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][2] ), .IN2(
        n6931), .S(n9345), .Q(n6497) );
  NOR2X0 U9971 ( .IN1(n8682), .IN2(n9183), .QN(n9357) );
  MUX21X1 U9972 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][7] ), .IN2(
        n6866), .S(n9357), .Q(n6374) );
  MUX21X1 U9973 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][5] ), .IN2(
        n6952), .S(n9357), .Q(n6372) );
  MUX21X1 U9974 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][4] ), .IN2(
        n9438), .S(n9357), .Q(n6371) );
  MUX21X1 U9975 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][2] ), .IN2(
        n6937), .S(n9357), .Q(n6369) );
  NOR2X0 U9976 ( .IN1(n8682), .IN2(n9182), .QN(n9370) );
  MUX21X1 U9977 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][7] ), .IN2(
        n6863), .S(n9370), .Q(n6246) );
  MUX21X1 U9978 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][5] ), .IN2(
        n6830), .S(n9370), .Q(n6244) );
  MUX21X1 U9979 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][4] ), .IN2(
        n9438), .S(n9370), .Q(n6243) );
  MUX21X1 U9980 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][2] ), .IN2(
        n6941), .S(n9370), .Q(n6241) );
  NOR2X0 U9981 ( .IN1(n8682), .IN2(n9181), .QN(n9476) );
  MUX21X1 U9982 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][7] ), .IN2(
        n6836), .S(n9476), .Q(n6118) );
  MUX21X1 U9983 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][5] ), .IN2(
        n6958), .S(n9476), .Q(n6116) );
  MUX21X1 U9984 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][4] ), .IN2(
        n9438), .S(n9476), .Q(n6115) );
  MUX21X1 U9985 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][2] ), .IN2(
        n6942), .S(n9476), .Q(n6113) );
  NOR2X0 U9986 ( .IN1(n8682), .IN2(n9180), .QN(n9513) );
  MUX21X1 U9987 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][7] ), .IN2(
        n6858), .S(n9513), .Q(n5990) );
  MUX21X1 U9988 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][5] ), .IN2(
        n6948), .S(n9513), .Q(n5988) );
  MUX21X1 U9989 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][4] ), .IN2(
        n9474), .S(n9513), .Q(n5987) );
  MUX21X1 U9990 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][2] ), .IN2(
        n6938), .S(n9513), .Q(n5985) );
  NOR2X0 U9991 ( .IN1(n8682), .IN2(n9179), .QN(n9456) );
  MUX21X1 U9992 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][7] ), .IN2(
        n6860), .S(n9456), .Q(n5862) );
  MUX21X1 U9993 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][5] ), .IN2(
        n6956), .S(n9456), .Q(n5860) );
  MUX21X1 U9994 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][4] ), .IN2(
        n9474), .S(n9456), .Q(n5859) );
  MUX21X1 U9995 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][2] ), .IN2(
        n6845), .S(n9456), .Q(n5857) );
  NOR2X0 U9996 ( .IN1(n8682), .IN2(n9192), .QN(n9433) );
  MUX21X1 U9997 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][7] ), .IN2(
        n6854), .S(n9433), .Q(n5734) );
  MUX21X1 U9998 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][5] ), .IN2(
        n6832), .S(n9433), .Q(n5732) );
  MUX21X1 U9999 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][4] ), .IN2(
        n6801), .S(n9433), .Q(n5731) );
  MUX21X1 U10000 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][2] ), .IN2(
        n6942), .S(n9433), .Q(n5729) );
  NOR2X0 U10001 ( .IN1(n8682), .IN2(n9188), .QN(n9449) );
  MUX21X1 U10002 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][7] ), .IN2(
        n6866), .S(n9449), .Q(n5606) );
  MUX21X1 U10003 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][7] ), .IN2(
        n6857), .S(n9368), .Q(n6262) );
  MUX21X1 U10004 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][5] ), .IN2(
        n6953), .S(n9449), .Q(n5604) );
  MUX21X1 U10005 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][4] ), .IN2(
        n9474), .S(n9449), .Q(n5603) );
  MUX21X1 U10006 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][2] ), .IN2(
        n6845), .S(n9449), .Q(n5601) );
  NOR2X0 U10007 ( .IN1(n8682), .IN2(n9194), .QN(n9437) );
  MUX21X1 U10008 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][7] ), .IN2(
        n6859), .S(n9437), .Q(n5478) );
  MUX21X1 U10009 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][5] ), .IN2(
        n6831), .S(n9437), .Q(n5476) );
  MUX21X1 U10010 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][4] ), .IN2(
        n9438), .S(n9437), .Q(n5475) );
  MUX21X1 U10011 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][2] ), .IN2(
        n6846), .S(n9437), .Q(n5473) );
  NOR2X0 U10012 ( .IN1(n8682), .IN2(n9177), .QN(n9477) );
  MUX21X1 U10013 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][7] ), .IN2(
        n6865), .S(n9477), .Q(n5350) );
  MUX21X1 U10014 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][5] ), .IN2(
        n6831), .S(n9477), .Q(n5348) );
  MUX21X1 U10015 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][4] ), .IN2(
        n9474), .S(n9477), .Q(n5347) );
  MUX21X1 U10016 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][2] ), .IN2(
        n6847), .S(n9477), .Q(n5345) );
  NOR2X0 U10017 ( .IN1(n8682), .IN2(n9176), .QN(n9288) );
  MUX21X1 U10018 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][7] ), .IN2(
        n6857), .S(n9288), .Q(n5222) );
  MUX21X1 U10019 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][5] ), .IN2(
        n6832), .S(n9288), .Q(n5220) );
  MUX21X1 U10020 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][4] ), .IN2(
        n9474), .S(n9288), .Q(n5219) );
  MUX21X1 U10021 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][2] ), .IN2(
        n9478), .S(n9288), .Q(n5217) );
  NOR2X0 U10022 ( .IN1(n8682), .IN2(n9175), .QN(n9278) );
  MUX21X1 U10023 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][7] ), .IN2(
        n6837), .S(n9278), .Q(n5094) );
  MUX21X1 U10024 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][5] ), .IN2(
        n6947), .S(n9278), .Q(n5092) );
  MUX21X1 U10025 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][4] ), .IN2(
        n9474), .S(n9278), .Q(n5091) );
  MUX21X1 U10026 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][2] ), .IN2(
        n6846), .S(n9278), .Q(n5089) );
  NOR2X0 U10027 ( .IN1(n8682), .IN2(n9173), .QN(n9268) );
  MUX21X1 U10028 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][7] ), .IN2(
        n6859), .S(n9268), .Q(n4966) );
  MUX21X1 U10029 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][5] ), .IN2(
        n9504), .S(n9268), .Q(n4964) );
  MUX21X1 U10030 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][4] ), .IN2(
        n6800), .S(n9268), .Q(n4963) );
  MUX21X1 U10031 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][2] ), .IN2(
        n6847), .S(n9268), .Q(n4961) );
  NOR2X0 U10032 ( .IN1(n8682), .IN2(n9172), .QN(n9317) );
  MUX21X1 U10033 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][7] ), .IN2(
        n6855), .S(n9317), .Q(n4838) );
  MUX21X1 U10034 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][5] ), .IN2(
        n6954), .S(n9317), .Q(n4836) );
  MUX21X1 U10035 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][4] ), .IN2(
        n6803), .S(n9317), .Q(n4835) );
  MUX21X1 U10036 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][2] ), .IN2(
        n6937), .S(n9317), .Q(n4833) );
  NOR2X0 U10037 ( .IN1(n8682), .IN2(n9171), .QN(n9307) );
  MUX21X1 U10038 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][7] ), .IN2(
        n6838), .S(n9307), .Q(n4710) );
  MUX21X1 U10039 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][5] ), .IN2(
        n6955), .S(n9307), .Q(n4708) );
  MUX21X1 U10040 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][4] ), .IN2(
        n9474), .S(n9307), .Q(n4707) );
  MUX21X1 U10041 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][2] ), .IN2(
        n6846), .S(n9307), .Q(n4705) );
  NOR2X0 U10042 ( .IN1(n8682), .IN2(n9185), .QN(n9297) );
  MUX21X1 U10043 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][7] ), .IN2(n6838), .S(n9297), .Q(n4582) );
  MUX21X1 U10044 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][5] ), .IN2(n6951), .S(n9297), .Q(n4580) );
  MUX21X1 U10045 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][4] ), .IN2(n6802), .S(n9297), .Q(n4579) );
  MUX21X1 U10046 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][2] ), .IN2(n6935), .S(n9297), .Q(n4577) );
  NOR2X0 U10047 ( .IN1(n9184), .IN2(n9084), .QN(n9347) );
  MUX21X1 U10048 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][7] ), .IN2(
        n6838), .S(n9347), .Q(n6486) );
  MUX21X1 U10049 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][5] ), .IN2(
        n6830), .S(n9347), .Q(n6484) );
  MUX21X1 U10050 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][4] ), .IN2(
        n9438), .S(n9347), .Q(n6483) );
  MUX21X1 U10051 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][2] ), .IN2(
        n6847), .S(n9347), .Q(n6481) );
  NOR2X0 U10052 ( .IN1(n9084), .IN2(n9183), .QN(n9359) );
  MUX21X1 U10053 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][7] ), .IN2(
        n6838), .S(n9359), .Q(n6358) );
  MUX21X1 U10054 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][5] ), .IN2(
        n6833), .S(n9359), .Q(n6356) );
  MUX21X1 U10055 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][4] ), .IN2(
        n9438), .S(n9359), .Q(n6355) );
  MUX21X1 U10056 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][2] ), .IN2(
        n6941), .S(n9359), .Q(n6353) );
  NOR2X0 U10057 ( .IN1(n9084), .IN2(n9182), .QN(n9372) );
  MUX21X1 U10058 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][7] ), .IN2(
        n6838), .S(n9372), .Q(n6230) );
  MUX21X1 U10059 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][5] ), .IN2(
        n6945), .S(n9372), .Q(n6228) );
  MUX21X1 U10060 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][4] ), .IN2(
        n9438), .S(n9372), .Q(n6227) );
  MUX21X1 U10061 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][2] ), .IN2(
        n6848), .S(n9372), .Q(n6225) );
  NOR2X0 U10062 ( .IN1(n9084), .IN2(n9181), .QN(n9482) );
  MUX21X1 U10063 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][7] ), .IN2(
        n6835), .S(n9482), .Q(n6102) );
  MUX21X1 U10064 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][5] ), .IN2(
        n6947), .S(n9482), .Q(n6100) );
  MUX21X1 U10065 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][4] ), .IN2(
        n9438), .S(n9482), .Q(n6099) );
  MUX21X1 U10066 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][2] ), .IN2(
        n6942), .S(n9482), .Q(n6097) );
  NOR2X0 U10067 ( .IN1(n9084), .IN2(n9180), .QN(n9519) );
  MUX21X1 U10068 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][7] ), .IN2(
        n6858), .S(n9519), .Q(n5974) );
  MUX21X1 U10069 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][5] ), .IN2(
        n6949), .S(n9519), .Q(n5972) );
  MUX21X1 U10070 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][4] ), .IN2(
        n9474), .S(n9519), .Q(n5971) );
  MUX21X1 U10071 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][2] ), .IN2(
        n6938), .S(n9519), .Q(n5969) );
  NOR2X0 U10072 ( .IN1(n9084), .IN2(n9179), .QN(n9454) );
  MUX21X1 U10073 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][7] ), .IN2(
        n6838), .S(n9454), .Q(n5846) );
  MUX21X1 U10074 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][5] ), .IN2(
        n6831), .S(n9454), .Q(n5844) );
  MUX21X1 U10075 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][4] ), .IN2(
        n9474), .S(n9454), .Q(n5843) );
  MUX21X1 U10076 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][2] ), .IN2(
        n6930), .S(n9454), .Q(n5841) );
  NOR2X0 U10077 ( .IN1(n9084), .IN2(n9192), .QN(n9431) );
  MUX21X1 U10078 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][7] ), .IN2(
        n8673), .S(n9431), .Q(n5718) );
  MUX21X1 U10079 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][5] ), .IN2(
        n6958), .S(n9431), .Q(n5716) );
  MUX21X1 U10080 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][4] ), .IN2(
        n9474), .S(n9431), .Q(n5715) );
  MUX21X1 U10081 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][2] ), .IN2(
        n6940), .S(n9431), .Q(n5713) );
  NOR2X0 U10082 ( .IN1(n9084), .IN2(n9188), .QN(n9403) );
  MUX21X1 U10083 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][7] ), .IN2(
        n6857), .S(n9403), .Q(n5590) );
  MUX21X1 U10084 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][5] ), .IN2(
        n6952), .S(n9403), .Q(n5588) );
  MUX21X1 U10085 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][4] ), .IN2(
        n9438), .S(n9403), .Q(n5587) );
  MUX21X1 U10086 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][2] ), .IN2(
        n6936), .S(n9403), .Q(n5585) );
  NOR2X0 U10087 ( .IN1(n9084), .IN2(n9194), .QN(n9447) );
  MUX21X1 U10088 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][7] ), .IN2(
        n6864), .S(n9447), .Q(n5462) );
  MUX21X1 U10089 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][5] ), .IN2(
        n6958), .S(n9447), .Q(n5460) );
  MUX21X1 U10090 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][4] ), .IN2(
        n9474), .S(n9447), .Q(n5459) );
  MUX21X1 U10091 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][2] ), .IN2(
        n6932), .S(n9447), .Q(n5457) );
  NOR2X0 U10092 ( .IN1(n9084), .IN2(n9177), .QN(n9490) );
  MUX21X1 U10093 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][7] ), .IN2(
        n6837), .S(n9490), .Q(n5334) );
  MUX21X1 U10094 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][5] ), .IN2(
        n6955), .S(n9490), .Q(n5332) );
  MUX21X1 U10095 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][4] ), .IN2(
        n9438), .S(n9490), .Q(n5331) );
  MUX21X1 U10096 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][2] ), .IN2(
        n6932), .S(n9490), .Q(n5329) );
  NOR2X0 U10097 ( .IN1(n9084), .IN2(n9176), .QN(n9286) );
  MUX21X1 U10098 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][7] ), .IN2(
        n6860), .S(n9286), .Q(n5206) );
  MUX21X1 U10099 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][5] ), .IN2(
        n6956), .S(n9286), .Q(n5204) );
  MUX21X1 U10100 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][4] ), .IN2(
        n9438), .S(n9286), .Q(n5203) );
  MUX21X1 U10101 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][2] ), .IN2(
        n9478), .S(n9286), .Q(n5201) );
  NOR2X0 U10102 ( .IN1(n9084), .IN2(n9175), .QN(n9276) );
  MUX21X1 U10103 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][7] ), .IN2(
        n6867), .S(n9276), .Q(n5078) );
  MUX21X1 U10104 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][5] ), .IN2(
        n6955), .S(n9276), .Q(n5076) );
  MUX21X1 U10105 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][4] ), .IN2(
        n9438), .S(n9276), .Q(n5075) );
  MUX21X1 U10106 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][2] ), .IN2(
        n6943), .S(n9276), .Q(n5073) );
  MUX21X1 U10107 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][5] ), .IN2(
        n6949), .S(n9514), .Q(n5676) );
  INVX0 U10108 ( .INP(wbi_ack_i), .ZN(n9798) );
  NOR2X0 U10109 ( .IN1(n9798), .IN2(n8683), .QN(n8886) );
  MUX21X1 U10110 ( .IN1(\oc8051_memory_interface1/idat_cur [11]), .IN2(
        wbi_dat_i[11]), .S(n8886), .Q(n4406) );
  INVX0 U10111 ( .INP(n9212), .ZN(n9124) );
  AO21X1 U10112 ( .IN1(n12012), .IN2(n11804), .IN3(n9124), .Q(n8687) );
  NAND2X0 U10113 ( .IN1(n8702), .IN2(n8725), .QN(n9241) );
  INVX0 U10114 ( .INP(n9241), .ZN(n9253) );
  NAND2X0 U10115 ( .IN1(n8684), .IN2(n9253), .QN(n9126) );
  NAND2X0 U10116 ( .IN1(n8685), .IN2(n9253), .QN(n9112) );
  OR2X1 U10117 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n9112), .Q(n9125) );
  OA21X1 U10118 ( .IN1(n10097), .IN2(n9126), .IN3(n9125), .Q(n8686) );
  MUX21X1 U10119 ( .IN1(n8687), .IN2(\oc8051_sfr1/b_reg [6]), .S(n8686), .Q(
        n4315) );
  MUX21X1 U10120 ( .IN1(\oc8051_memory_interface1/idat_old [12]), .IN2(
        \oc8051_memory_interface1/idat_cur [12]), .S(n8886), .Q(n4407) );
  AO21X1 U10121 ( .IN1(n12012), .IN2(n11850), .IN3(n9124), .Q(n8689) );
  OA21X1 U10122 ( .IN1(n10102), .IN2(n9126), .IN3(n9125), .Q(n8688) );
  MUX21X1 U10123 ( .IN1(n8689), .IN2(\oc8051_sfr1/b_reg [7]), .S(n8688), .Q(
        n4314) );
  NBUFFX2 U10124 ( .INP(n8886), .Z(n8883) );
  MUX21X1 U10125 ( .IN1(\oc8051_memory_interface1/idat_cur [12]), .IN2(
        wbi_dat_i[12]), .S(n8883), .Q(n4408) );
  MUX21X1 U10126 ( .IN1(\oc8051_memory_interface1/idat_old [13]), .IN2(
        \oc8051_memory_interface1/idat_cur [13]), .S(n8883), .Q(n4409) );
  NOR2X0 U10127 ( .IN1(n8690), .IN2(n9111), .QN(n8693) );
  NAND4X0 U10128 ( .IN1(n8692), .IN2(n8703), .IN3(n8691), .IN4(n8693), .QN(
        n9888) );
  INVX0 U10129 ( .INP(n9888), .ZN(n9893) );
  INVX0 U10130 ( .INP(n9130), .ZN(n8928) );
  AND2X1 U10131 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n8693), .Q(n8738) );
  NOR2X0 U10132 ( .IN1(n8928), .IN2(n9889), .QN(n9891) );
  AO21X1 U10133 ( .IN1(n9893), .IN2(n10047), .IN3(n9891), .Q(n8695) );
  OA21X1 U10134 ( .IN1(n9889), .IN2(n9969), .IN3(n9888), .Q(n8694) );
  MUX21X1 U10135 ( .IN1(n8695), .IN2(\oc8051_sfr1/ie [2]), .S(n8694), .Q(n6626) );
  MUX21X1 U10136 ( .IN1(\oc8051_memory_interface1/idat_cur [13]), .IN2(
        wbi_dat_i[13]), .S(n8886), .Q(n4410) );
  MUX21X1 U10137 ( .IN1(\oc8051_memory_interface1/idat_old [14]), .IN2(
        \oc8051_memory_interface1/idat_cur [14]), .S(n8883), .Q(n4411) );
  MUX21X1 U10138 ( .IN1(\oc8051_memory_interface1/idat_cur [14]), .IN2(
        wbi_dat_i[14]), .S(n8886), .Q(n4412) );
  MUX21X1 U10139 ( .IN1(\oc8051_memory_interface1/idat_old [15]), .IN2(
        \oc8051_memory_interface1/idat_cur [15]), .S(n8883), .Q(n4413) );
  NOR2X0 U10140 ( .IN1(n12012), .IN2(n8696), .QN(n8697) );
  NAND4X0 U10141 ( .IN1(n8701), .IN2(n8704), .IN3(n8697), .IN4(n8878), .QN(
        n9947) );
  NOR2X0 U10142 ( .IN1(n9947), .IN2(n8928), .QN(n9949) );
  INVX0 U10143 ( .INP(n9949), .ZN(n8715) );
  NAND2X0 U10144 ( .IN1(n12012), .IN2(n10075), .QN(n9198) );
  NAND2X0 U10145 ( .IN1(n8715), .IN2(n9198), .QN(n8699) );
  NOR2X0 U10146 ( .IN1(n9876), .IN2(n9968), .QN(n9951) );
  INVX0 U10147 ( .INP(n9951), .ZN(n9945) );
  OA21X1 U10148 ( .IN1(n9947), .IN2(n9885), .IN3(n9945), .Q(n8698) );
  MUX21X1 U10149 ( .IN1(n8699), .IN2(\oc8051_sfr1/t2con [5]), .S(n8698), .Q(
        n4527) );
  NAND2X0 U10150 ( .IN1(n12012), .IN2(n10043), .QN(n8700) );
  NAND2X0 U10151 ( .IN1(n8702), .IN2(n8701), .QN(n9217) );
  INVX0 U10152 ( .INP(n9217), .ZN(n9222) );
  NAND4X0 U10153 ( .IN1(n8704), .IN2(n8703), .IN3(n9222), .IN4(n8878), .QN(
        n8710) );
  MUX21X1 U10154 ( .IN1(n9255), .IN2(\oc8051_sfr1/t2con [0]), .S(n8710), .Q(
        n4523) );
  MUX21X1 U10155 ( .IN1(\oc8051_memory_interface1/idat_cur [15]), .IN2(
        wbi_dat_i[15]), .S(n8886), .Q(n4414) );
  AO21X1 U10156 ( .IN1(n10066), .IN2(n9951), .IN3(n9949), .Q(n8706) );
  OA21X1 U10157 ( .IN1(n9947), .IN2(n9909), .IN3(n9945), .Q(n8705) );
  MUX21X1 U10158 ( .IN1(n8706), .IN2(\oc8051_sfr1/t2con [1]), .S(n8705), .Q(
        n4522) );
  OA21X1 U10159 ( .IN1(n9947), .IN2(n9969), .IN3(n9945), .Q(n8707) );
  MUX21X1 U10160 ( .IN1(n9949), .IN2(\oc8051_sfr1/t2con [2]), .S(n8707), .Q(
        n8708) );
  INVX0 U10161 ( .INP(n8708), .ZN(n8709) );
  OAI21X1 U10162 ( .IN1(n8711), .IN2(n8710), .IN3(n8709), .QN(n4521) );
  MUX21X1 U10163 ( .IN1(\oc8051_memory_interface1/idat_old [16]), .IN2(
        \oc8051_memory_interface1/idat_cur [16]), .S(n8886), .Q(n4415) );
  MUX21X1 U10164 ( .IN1(\oc8051_memory_interface1/idat_cur [16]), .IN2(
        wbi_dat_i[16]), .S(n8883), .Q(n4416) );
  MUX21X1 U10165 ( .IN1(\oc8051_memory_interface1/idat_old [17]), .IN2(
        \oc8051_memory_interface1/idat_cur [17]), .S(n8886), .Q(n4417) );
  OAI22X1 U10166 ( .IN1(n8714), .IN2(n12019), .IN3(n8713), .IN4(n8712), .QN(
        n4524) );
  NAND2X0 U10167 ( .IN1(n9096), .IN2(n8715), .QN(n8719) );
  NAND4X0 U10168 ( .IN1(\oc8051_sfr1/oc8051_tc21/neg_trans ), .IN2(
        \oc8051_sfr1/t2con [3]), .IN3(n9947), .IN4(n12019), .QN(n8716) );
  OA21X1 U10169 ( .IN1(n9947), .IN2(n10097), .IN3(n9945), .Q(n8717) );
  MUX21X1 U10170 ( .IN1(n8719), .IN2(n8718), .S(n8717), .Q(n4504) );
  MUX21X1 U10171 ( .IN1(\oc8051_memory_interface1/idat_cur [17]), .IN2(
        wbi_dat_i[17]), .S(n8883), .Q(n4418) );
  MUX21X1 U10172 ( .IN1(\oc8051_memory_interface1/idat_old [18]), .IN2(
        \oc8051_memory_interface1/idat_cur [18]), .S(n8886), .Q(n4419) );
  MUX21X1 U10173 ( .IN1(\oc8051_memory_interface1/idat_cur [18]), .IN2(
        wbi_dat_i[18]), .S(n8883), .Q(n4420) );
  MUX21X1 U10174 ( .IN1(\oc8051_memory_interface1/idat_old [19]), .IN2(
        \oc8051_memory_interface1/idat_cur [19]), .S(n8883), .Q(n4421) );
  MUX21X1 U10175 ( .IN1(\oc8051_memory_interface1/idat_cur [19]), .IN2(
        wbi_dat_i[19]), .S(n8886), .Q(n4422) );
  MUX21X1 U10176 ( .IN1(\oc8051_memory_interface1/idat_old [20]), .IN2(
        \oc8051_memory_interface1/idat_cur [20]), .S(n8886), .Q(n4423) );
  MUX21X1 U10177 ( .IN1(\oc8051_memory_interface1/idat_cur [20]), .IN2(
        wbi_dat_i[20]), .S(n8883), .Q(n4424) );
  MUX21X1 U10178 ( .IN1(\oc8051_memory_interface1/idat_old [21]), .IN2(
        \oc8051_memory_interface1/idat_cur [21]), .S(n8883), .Q(n4425) );
  MUX21X1 U10179 ( .IN1(\oc8051_memory_interface1/idat_cur [21]), .IN2(
        wbi_dat_i[21]), .S(n8886), .Q(n4426) );
  MUX21X1 U10180 ( .IN1(\oc8051_memory_interface1/idat_old [22]), .IN2(
        \oc8051_memory_interface1/idat_cur [22]), .S(n8883), .Q(n4427) );
  MUX21X1 U10181 ( .IN1(\oc8051_memory_interface1/idat_cur [22]), .IN2(
        wbi_dat_i[22]), .S(n8886), .Q(n4428) );
  MUX21X1 U10182 ( .IN1(\oc8051_memory_interface1/idat_old [23]), .IN2(
        \oc8051_memory_interface1/idat_cur [23]), .S(n8883), .Q(n4429) );
  AOI22X1 U10183 ( .IN1(n10052), .IN2(n9962), .IN3(n8720), .IN4(
        \oc8051_sfr1/tl2 [3]), .QN(n8724) );
  NAND2X0 U10184 ( .IN1(\oc8051_sfr1/rcap2l [3]), .IN2(n9963), .QN(n8723) );
  NAND4X0 U10185 ( .IN1(\oc8051_sfr1/tl2 [0]), .IN2(\oc8051_sfr1/tl2 [1]), 
        .IN3(\oc8051_sfr1/tl2 [2]), .IN4(n8721), .QN(n8722) );
  NAND3X0 U10186 ( .IN1(n8724), .IN2(n8723), .IN3(n8722), .QN(n4500) );
  MUX21X1 U10187 ( .IN1(\oc8051_memory_interface1/idat_cur [23]), .IN2(
        wbi_dat_i[23]), .S(n8886), .Q(n4430) );
  NAND3X0 U10188 ( .IN1(n8726), .IN2(n9213), .IN3(n8725), .QN(n10101) );
  INVX0 U10189 ( .INP(n10101), .ZN(n10108) );
  NAND2X0 U10190 ( .IN1(n9253), .IN2(n8738), .QN(n10103) );
  NOR2X0 U10191 ( .IN1(n8928), .IN2(n10103), .QN(n10105) );
  AO21X1 U10192 ( .IN1(n10108), .IN2(n10070), .IN3(n10105), .Q(n8728) );
  OA21X1 U10193 ( .IN1(n10103), .IN2(n9946), .IN3(n10101), .Q(n8727) );
  MUX21X1 U10194 ( .IN1(n8728), .IN2(\oc8051_sfr1/ip [4]), .S(n8727), .Q(n6629) );
  MUX21X1 U10195 ( .IN1(\oc8051_memory_interface1/idat_old [24]), .IN2(
        \oc8051_memory_interface1/idat_cur [24]), .S(n8883), .Q(n4431) );
  NAND4X0 U10196 ( .IN1(\oc8051_sfr1/tl2 [4]), .IN2(n9960), .IN3(n8729), .IN4(
        n11992), .QN(n8735) );
  NOR2X0 U10197 ( .IN1(n8731), .IN2(n8730), .QN(n8732) );
  OA22X1 U10198 ( .IN1(n9108), .IN2(n8733), .IN3(n8732), .IN4(n11992), .Q(
        n8734) );
  NAND3X0 U10199 ( .IN1(n8736), .IN2(n8735), .IN3(n8734), .QN(n4498) );
  MUX21X1 U10200 ( .IN1(\oc8051_memory_interface1/idat_cur [24]), .IN2(
        wbi_dat_i[24]), .S(n8886), .Q(n4432) );
  MUX21X1 U10201 ( .IN1(\oc8051_memory_interface1/idat_old [25]), .IN2(
        \oc8051_memory_interface1/idat_cur [25]), .S(n8886), .Q(n4433) );
  NOR2X0 U10202 ( .IN1(n9909), .IN2(n8747), .QN(n8737) );
  MUX21X1 U10203 ( .IN1(\oc8051_sfr1/tmod [0]), .IN2(n10043), .S(n8737), .Q(
        n6615) );
  MUX21X1 U10204 ( .IN1(\oc8051_sfr1/tmod [7]), .IN2(n10107), .S(n8737), .Q(
        n6614) );
  MUX21X1 U10205 ( .IN1(\oc8051_memory_interface1/idat_cur [25]), .IN2(
        wbi_dat_i[25]), .S(n8886), .Q(n4434) );
  MUX21X1 U10206 ( .IN1(\oc8051_sfr1/tmod [6]), .IN2(n10100), .S(n8737), .Q(
        n6613) );
  MUX21X1 U10207 ( .IN1(\oc8051_sfr1/tmod [5]), .IN2(n10075), .S(n8737), .Q(
        n6612) );
  MUX21X1 U10208 ( .IN1(\oc8051_memory_interface1/idat_old [26]), .IN2(
        \oc8051_memory_interface1/idat_cur [26]), .S(n8886), .Q(n4435) );
  MUX21X1 U10209 ( .IN1(\oc8051_sfr1/tmod [4]), .IN2(n10070), .S(n8737), .Q(
        n6611) );
  MUX21X1 U10210 ( .IN1(\oc8051_sfr1/tmod [3]), .IN2(n10052), .S(n8737), .Q(
        n6610) );
  MUX21X1 U10211 ( .IN1(\oc8051_memory_interface1/idat_cur [26]), .IN2(
        wbi_dat_i[26]), .S(n8883), .Q(n4436) );
  MUX21X1 U10212 ( .IN1(\oc8051_sfr1/tmod [2]), .IN2(n10047), .S(n8737), .Q(
        n6609) );
  MUX21X1 U10213 ( .IN1(\oc8051_sfr1/tmod [1]), .IN2(n10066), .S(n8737), .Q(
        n6608) );
  MUX21X1 U10214 ( .IN1(\oc8051_memory_interface1/idat_old [27]), .IN2(
        \oc8051_memory_interface1/idat_cur [27]), .S(n8886), .Q(n4437) );
  NOR2X0 U10215 ( .IN1(n9876), .IN2(n8747), .QN(n9856) );
  NAND2X0 U10216 ( .IN1(n8738), .IN2(n9222), .QN(n9895) );
  NOR2X0 U10217 ( .IN1(n8928), .IN2(n9895), .QN(n9897) );
  AO21X1 U10218 ( .IN1(n9856), .IN2(n10047), .IN3(n9897), .Q(n8739) );
  INVX0 U10219 ( .INP(n9856), .ZN(n9921) );
  OA21X1 U10220 ( .IN1(n9895), .IN2(n9930), .IN3(n9921), .Q(n9912) );
  MUX21X1 U10221 ( .IN1(n8739), .IN2(\oc8051_sfr1/tcon [2]), .S(n9912), .Q(
        n6620) );
  MUX21X1 U10222 ( .IN1(\oc8051_memory_interface1/idat_cur [27]), .IN2(
        wbi_dat_i[27]), .S(n8886), .Q(n4438) );
  AO21X1 U10223 ( .IN1(n9856), .IN2(n10070), .IN3(n9897), .Q(n8742) );
  OA21X1 U10224 ( .IN1(n9895), .IN2(n8740), .IN3(n9921), .Q(n8741) );
  MUX21X1 U10225 ( .IN1(n8742), .IN2(\oc8051_sfr1/tr0 ), .S(n8741), .Q(n6619)
         );
  AO21X1 U10226 ( .IN1(n9856), .IN2(n10100), .IN3(n9897), .Q(n8746) );
  NAND2X0 U10227 ( .IN1(n8744), .IN2(n8743), .QN(n8745) );
  OA21X1 U10228 ( .IN1(n9895), .IN2(n8745), .IN3(n9921), .Q(n9857) );
  MUX21X1 U10229 ( .IN1(n8746), .IN2(\oc8051_sfr1/tr1 ), .S(n9857), .Q(n6618)
         );
  MUX21X1 U10230 ( .IN1(\oc8051_memory_interface1/idat_old [28]), .IN2(
        \oc8051_memory_interface1/idat_cur [28]), .S(n8883), .Q(n4439) );
  MUX21X1 U10231 ( .IN1(\oc8051_memory_interface1/idat_cur [28]), .IN2(
        wbi_dat_i[28]), .S(n8886), .Q(n4440) );
  MUX21X1 U10232 ( .IN1(\oc8051_memory_interface1/idat_old [29]), .IN2(
        \oc8051_memory_interface1/idat_cur [29]), .S(n8883), .Q(n4441) );
  MUX21X1 U10233 ( .IN1(\oc8051_memory_interface1/idat_cur [29]), .IN2(
        wbi_dat_i[29]), .S(n8886), .Q(n4442) );
  NOR2X0 U10234 ( .IN1(n9885), .IN2(n8747), .QN(n10011) );
  INVX0 U10235 ( .INP(n10011), .ZN(n10015) );
  NOR2X0 U10236 ( .IN1(\oc8051_sfr1/tmod [6]), .IN2(\oc8051_sfr1/pres_ow ), 
        .QN(n8751) );
  NOR2X0 U10237 ( .IN1(n10112), .IN2(n8747), .QN(n10023) );
  OR2X1 U10238 ( .IN1(n10011), .IN2(n10023), .Q(n9978) );
  INVX0 U10239 ( .INP(t1_i), .ZN(n8748) );
  AO22X1 U10240 ( .IN1(\oc8051_sfr1/tmod [6]), .IN2(n8749), .IN3(
        \oc8051_sfr1/tmod [7]), .IN4(int1_i), .Q(n8750) );
  NOR4X0 U10241 ( .IN1(n8751), .IN2(n9978), .IN3(n12048), .IN4(n8750), .QN(
        n9973) );
  NAND3X0 U10242 ( .IN1(\oc8051_sfr1/tl1 [0]), .IN2(\oc8051_sfr1/tl1 [1]), 
        .IN3(\oc8051_sfr1/tl1 [2]), .QN(n9988) );
  NOR2X0 U10243 ( .IN1(n12003), .IN2(n9988), .QN(n9984) );
  INVX0 U10244 ( .INP(n10017), .ZN(n10016) );
  NOR2X0 U10245 ( .IN1(n12004), .IN2(n10017), .QN(n10020) );
  INVX0 U10246 ( .INP(n10020), .ZN(n10021) );
  NOR2X0 U10247 ( .IN1(n12005), .IN2(n10021), .QN(n9974) );
  NAND2X0 U10248 ( .IN1(\oc8051_sfr1/tl1 [7]), .IN2(n9974), .QN(n9977) );
  NAND3X0 U10249 ( .IN1(n11969), .IN2(n10016), .IN3(n8752), .QN(n8757) );
  INVX0 U10250 ( .INP(n8757), .ZN(n8753) );
  NAND2X0 U10251 ( .IN1(n9973), .IN2(n8753), .QN(n9997) );
  NOR2X0 U10252 ( .IN1(n12034), .IN2(n9997), .QN(n10000) );
  NAND2X0 U10253 ( .IN1(\oc8051_sfr1/th1 [1]), .IN2(n10000), .QN(n10002) );
  NOR2X0 U10254 ( .IN1(n12033), .IN2(n10002), .QN(n10005) );
  NOR2X0 U10255 ( .IN1(n12032), .IN2(n10007), .QN(n10010) );
  NAND2X0 U10256 ( .IN1(\oc8051_sfr1/th1 [5]), .IN2(n10010), .QN(n10013) );
  NOR2X0 U10257 ( .IN1(n12031), .IN2(n10013), .QN(n8754) );
  AO21X1 U10258 ( .IN1(\oc8051_sfr1/th1 [7]), .IN2(n10015), .IN3(n8754), .Q(
        n8759) );
  NAND4X0 U10259 ( .IN1(\oc8051_sfr1/th1 [4]), .IN2(\oc8051_sfr1/th1 [5]), 
        .IN3(\oc8051_sfr1/th1 [6]), .IN4(\oc8051_sfr1/th1 [7]), .QN(n8756) );
  NAND4X0 U10260 ( .IN1(\oc8051_sfr1/th1 [0]), .IN2(\oc8051_sfr1/th1 [1]), 
        .IN3(\oc8051_sfr1/th1 [2]), .IN4(\oc8051_sfr1/th1 [3]), .QN(n8755) );
  NOR3X0 U10261 ( .IN1(n8757), .IN2(n8756), .IN3(n8755), .QN(n9981) );
  AO22X1 U10262 ( .IN1(n10011), .IN2(n10107), .IN3(n8759), .IN4(n8758), .Q(
        n4473) );
  MUX21X1 U10263 ( .IN1(\oc8051_memory_interface1/idat_old [30]), .IN2(
        \oc8051_memory_interface1/idat_cur [30]), .S(n8883), .Q(n4443) );
  MUX21X1 U10264 ( .IN1(\oc8051_memory_interface1/idat_cur [30]), .IN2(
        wbi_dat_i[30]), .S(n8886), .Q(n4444) );
  MUX21X1 U10265 ( .IN1(\oc8051_memory_interface1/idat_old [31]), .IN2(
        \oc8051_memory_interface1/idat_cur [31]), .S(n8883), .Q(n4445) );
  MUX21X1 U10266 ( .IN1(\oc8051_memory_interface1/idat_cur [31]), .IN2(
        wbi_dat_i[31]), .S(n8886), .Q(n4446) );
  MUX21X1 U10267 ( .IN1(\oc8051_memory_interface1/idat_old [0]), .IN2(
        \oc8051_memory_interface1/idat_cur [0]), .S(n8883), .Q(n4447) );
  MUX21X1 U10268 ( .IN1(\oc8051_memory_interface1/idat_cur [0]), .IN2(
        wbi_dat_i[0]), .S(n8886), .Q(n4448) );
  NOR2X0 U10269 ( .IN1(\oc8051_sfr1/oc8051_tc1/tf1_0 ), .IN2(
        \oc8051_sfr1/oc8051_tc1/tf1_1 ), .QN(n9854) );
  INVX0 U10270 ( .INP(n9854), .ZN(\oc8051_sfr1/tf1 ) );
  MUX21X1 U10271 ( .IN1(\oc8051_memory_interface1/idat_old [11]), .IN2(
        \oc8051_memory_interface1/idat_cur [11]), .S(n8883), .Q(n4405) );
  INVX0 U10272 ( .INP(n9685), .ZN(n10117) );
  MUX21X1 U10273 ( .IN1(\oc8051_memory_interface1/iadr_t [10]), .IN2(n10117), 
        .S(n9611), .Q(n4373) );
  INVX0 U10274 ( .INP(n9658), .ZN(n10115) );
  MUX21X1 U10275 ( .IN1(\oc8051_memory_interface1/iadr_t [8]), .IN2(n10115), 
        .S(n9611), .Q(n4372) );
  AO22X1 U10276 ( .IN1(acc[7]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[7]), .Q(n6733) );
  MUX21X1 U10277 ( .IN1(\oc8051_memory_interface1/iadr_t [7]), .IN2(n11850), 
        .S(n9611), .Q(n4351) );
  AO22X1 U10278 ( .IN1(acc[6]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[6]), .Q(n6734) );
  INVX0 U10279 ( .INP(n8760), .ZN(n8762) );
  NOR2X0 U10280 ( .IN1(n8762), .IN2(n8761), .QN(n8763) );
  OA22X1 U10281 ( .IN1(n8763), .IN2(n10092), .IN3(n12010), .IN4(n12025), .Q(
        n8765) );
  OR2X1 U10282 ( .IN1(n8764), .IN2(n9553), .Q(n9615) );
  NAND3X0 U10283 ( .IN1(n8765), .IN2(n8797), .IN3(n9615), .QN(n6761) );
  NOR2X0 U10284 ( .IN1(n9551), .IN2(n9552), .QN(n8767) );
  NOR2X0 U10285 ( .IN1(n8767), .IN2(n8766), .QN(n8776) );
  OR2X1 U10286 ( .IN1(n9551), .IN2(n8768), .Q(n8769) );
  NAND4X0 U10287 ( .IN1(n8776), .IN2(n8771), .IN3(n8770), .IN4(n8769), .QN(
        n8772) );
  AO22X1 U10288 ( .IN1(wait_data), .IN2(src_sel3), .IN3(n10093), .IN4(n8772), 
        .Q(n6774) );
  AO22X1 U10289 ( .IN1(acc[5]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[5]), .Q(n6735) );
  AO22X1 U10290 ( .IN1(acc[2]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[2]), .Q(n6738) );
  OA21X1 U10291 ( .IN1(n8775), .IN2(n8774), .IN3(n8773), .Q(n9146) );
  OA21X1 U10292 ( .IN1(n11904), .IN2(n8777), .IN3(n8776), .Q(n8782) );
  AND4X1 U10293 ( .IN1(n9002), .IN2(n8780), .IN3(n8779), .IN4(n8778), .Q(n8781) );
  NAND4X0 U10294 ( .IN1(n8783), .IN2(n9146), .IN3(n8782), .IN4(n8781), .QN(
        n8784) );
  AO22X1 U10295 ( .IN1(wait_data), .IN2(src_sel2[0]), .IN3(n10093), .IN4(n8784), .Q(n6770) );
  AO22X1 U10296 ( .IN1(acc[1]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[1]), .Q(n6739) );
  OA21X1 U10297 ( .IN1(n8787), .IN2(n8786), .IN3(n8785), .Q(n8831) );
  AND2X1 U10298 ( .IN1(n8789), .IN2(n8788), .Q(n8791) );
  NOR4X0 U10299 ( .IN1(n8792), .IN2(n8791), .IN3(n8790), .IN4(n8827), .QN(
        n8793) );
  NAND3X0 U10300 ( .IN1(n8794), .IN2(n8831), .IN3(n8793), .QN(n8795) );
  AO22X1 U10301 ( .IN1(wait_data), .IN2(psw_set[0]), .IN3(n10093), .IN4(n8795), 
        .Q(n6768) );
  NAND2X0 U10302 ( .IN1(wait_data), .IN2(\oc8051_decoder1/ram_wr_sel [2]), 
        .QN(n8799) );
  OR3X1 U10303 ( .IN1(n10092), .IN2(n9551), .IN3(n8796), .Q(n8798) );
  NAND3X0 U10304 ( .IN1(n8799), .IN2(n8798), .IN3(n8797), .QN(n6760) );
  AO22X1 U10305 ( .IN1(acc[0]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[0]), .Q(n6740) );
  NAND2X0 U10306 ( .IN1(n8801), .IN2(n8800), .QN(n8802) );
  NAND2X0 U10307 ( .IN1(n9552), .IN2(n8802), .QN(n8803) );
  OA21X1 U10308 ( .IN1(n8804), .IN2(n8803), .IN3(n9546), .Q(n8814) );
  OA21X1 U10309 ( .IN1(n8807), .IN2(n8806), .IN3(n8805), .Q(n8810) );
  NAND2X0 U10310 ( .IN1(n9547), .IN2(n8808), .QN(n8809) );
  NAND4X0 U10311 ( .IN1(n9078), .IN2(n8811), .IN3(n8810), .IN4(n8809), .QN(
        n9549) );
  INVX0 U10312 ( .INP(n8812), .ZN(n8813) );
  NOR4X0 U10313 ( .IN1(n8815), .IN2(n8814), .IN3(n9549), .IN4(n8813), .QN(
        n8816) );
  OA22X1 U10314 ( .IN1(n8816), .IN2(n10092), .IN3(n12022), .IN4(n12010), .Q(
        n8818) );
  NAND3X0 U10315 ( .IN1(n8818), .IN2(n8817), .IN3(n9616), .QN(n6764) );
  AND3X1 U10316 ( .IN1(n8821), .IN2(n8820), .IN3(n8819), .Q(n8836) );
  INVX0 U10317 ( .INP(n8822), .ZN(n8824) );
  NOR2X0 U10318 ( .IN1(n8824), .IN2(n8823), .QN(n8835) );
  NOR4X0 U10319 ( .IN1(n8826), .IN2(n8825), .IN3(n8835), .IN4(n8842), .QN(
        n8830) );
  NAND2X0 U10320 ( .IN1(n8828), .IN2(n8827), .QN(n8829) );
  NAND4X0 U10321 ( .IN1(n8836), .IN2(n8831), .IN3(n8830), .IN4(n8829), .QN(
        n8832) );
  AO22X1 U10322 ( .IN1(wait_data), .IN2(cy_sel[0]), .IN3(n10093), .IN4(n8832), 
        .Q(n6773) );
  INVX0 U10323 ( .INP(n8835), .ZN(n8837) );
  NAND3X0 U10324 ( .IN1(n8838), .IN2(n8837), .IN3(n8836), .QN(n8839) );
  AO22X1 U10325 ( .IN1(wait_data), .IN2(cy_sel[1]), .IN3(n10093), .IN4(n8839), 
        .Q(n6772) );
  NOR4X0 U10326 ( .IN1(n8843), .IN2(n8842), .IN3(n8841), .IN4(n8840), .QN(
        n8848) );
  OR2X1 U10327 ( .IN1(n9552), .IN2(n8844), .Q(n8847) );
  OR2X1 U10328 ( .IN1(n9552), .IN2(n8845), .Q(n8846) );
  NAND4X0 U10329 ( .IN1(n8849), .IN2(n8848), .IN3(n8847), .IN4(n8846), .QN(
        n8850) );
  AO22X1 U10330 ( .IN1(wait_data), .IN2(\oc8051_decoder1/alu_op [3]), .IN3(
        n10093), .IN4(n8850), .Q(n6771) );
  MUX21X1 U10331 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][4] ), .IN2(
        n9474), .S(n9514), .Q(n5675) );
  NAND2X0 U10332 ( .IN1(n9613), .IN2(\oc8051_alu1/oc8051_div1/cycle [0]), .QN(
        n9612) );
  MUX21X1 U10333 ( .IN1(n11986), .IN2(\oc8051_alu1/oc8051_div1/cycle [1]), .S(
        n9612), .Q(n6775) );
  MUX21X1 U10334 ( .IN1(n8852), .IN2(n8851), .S(n11983), .Q(n6778) );
  NOR2X0 U10335 ( .IN1(n8852), .IN2(n11983), .QN(n8853) );
  MUX21X1 U10336 ( .IN1(\oc8051_alu1/oc8051_mul1/cycle [1]), .IN2(n11966), .S(
        n8853), .Q(n6777) );
  INVX0 U10337 ( .INP(n9759), .ZN(n10124) );
  MUX21X1 U10338 ( .IN1(\oc8051_memory_interface1/iadr_t [15]), .IN2(n10124), 
        .S(n9611), .Q(n4379) );
  INVX0 U10339 ( .INP(n9715), .ZN(n10119) );
  MUX21X1 U10340 ( .IN1(\oc8051_memory_interface1/iadr_t [12]), .IN2(n10119), 
        .S(n9611), .Q(n4374) );
  NAND2X0 U10341 ( .IN1(wait_data), .IN2(\oc8051_decoder1/ram_wr_sel [0]), 
        .QN(n8859) );
  AO221X1 U10342 ( .IN1(n8856), .IN2(n8855), .IN3(n8856), .IN4(n8854), .IN5(
        n10092), .Q(n8858) );
  NAND3X0 U10343 ( .IN1(n8859), .IN2(n8858), .IN3(n8857), .QN(n4332) );
  INVX0 U10344 ( .INP(n8860), .ZN(n8871) );
  INVX0 U10345 ( .INP(n11863), .ZN(n8870) );
  NOR4X0 U10346 ( .IN1(n8864), .IN2(n8863), .IN3(n8862), .IN4(n8861), .QN(
        n8867) );
  NAND3X0 U10347 ( .IN1(n8867), .IN2(n8866), .IN3(n8865), .QN(n8868) );
  NOR4X0 U10348 ( .IN1(n8871), .IN2(n8870), .IN3(n8869), .IN4(n8868), .QN(
        \oc8051_memory_interface1/N265 ) );
  NOR2X0 U10349 ( .IN1(n8872), .IN2(n8875), .QN(n9109) );
  NAND3X0 U10350 ( .IN1(n9109), .IN2(n8878), .IN3(n9855), .QN(n8873) );
  MUX21X1 U10351 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[7][0] ), .S(
        n8873), .Q(n6699) );
  MUX21X1 U10352 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[7][1] ), .S(
        n8873), .Q(n6698) );
  MUX21X1 U10353 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[7][2] ), .S(
        n8873), .Q(n6697) );
  MUX21X1 U10354 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[7][3] ), .S(
        n8873), .Q(n6696) );
  MUX21X1 U10355 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[7][4] ), .S(
        n8873), .Q(n6695) );
  MUX21X1 U10356 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[7][5] ), .S(
        n8873), .Q(n6694) );
  MUX21X1 U10357 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[7][6] ), .S(
        n8873), .Q(n6693) );
  MUX21X1 U10358 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[7][7] ), .S(
        n8873), .Q(n6692) );
  NAND3X0 U10359 ( .IN1(n9110), .IN2(n9109), .IN3(n8878), .QN(n8874) );
  MUX21X1 U10360 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[6][0] ), .S(
        n8874), .Q(n6691) );
  MUX21X1 U10361 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[6][1] ), .S(
        n8874), .Q(n6690) );
  MUX21X1 U10362 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[6][2] ), .S(
        n8874), .Q(n6689) );
  MUX21X1 U10363 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[6][3] ), .S(
        n8874), .Q(n6688) );
  MUX21X1 U10364 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[6][4] ), .S(
        n8874), .Q(n6687) );
  MUX21X1 U10365 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[6][5] ), .S(
        n8874), .Q(n6686) );
  MUX21X1 U10366 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[6][6] ), .S(
        n8874), .Q(n6685) );
  MUX21X1 U10367 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[6][7] ), .S(
        n8874), .Q(n6684) );
  NOR2X0 U10368 ( .IN1(n8876), .IN2(n8875), .QN(n8882) );
  NAND3X0 U10369 ( .IN1(n8882), .IN2(n8878), .IN3(n9855), .QN(n8877) );
  MUX21X1 U10370 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[3][0] ), .S(
        n8877), .Q(n6667) );
  MUX21X1 U10371 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[3][1] ), .S(
        n8877), .Q(n6666) );
  MUX21X1 U10372 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[3][2] ), .S(
        n8877), .Q(n6665) );
  MUX21X1 U10373 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[3][3] ), .S(
        n8877), .Q(n6664) );
  MUX21X1 U10374 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[3][4] ), .S(
        n8877), .Q(n6663) );
  MUX21X1 U10375 ( .IN1(\oc8051_memory_interface1/idat_old [1]), .IN2(
        \oc8051_memory_interface1/idat_cur [1]), .S(n8883), .Q(n4385) );
  MUX21X1 U10376 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[3][5] ), .S(
        n8877), .Q(n6662) );
  MUX21X1 U10377 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[3][6] ), .S(
        n8877), .Q(n6661) );
  MUX21X1 U10378 ( .IN1(\oc8051_memory_interface1/idat_cur [1]), .IN2(
        wbi_dat_i[1]), .S(n8883), .Q(n4386) );
  MUX21X1 U10379 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[3][7] ), .S(
        n8877), .Q(n6660) );
  NAND3X0 U10380 ( .IN1(n9110), .IN2(n8882), .IN3(n8878), .QN(n8879) );
  MUX21X1 U10381 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[2][0] ), .S(
        n8879), .Q(n6659) );
  MUX21X1 U10382 ( .IN1(\oc8051_memory_interface1/idat_old [2]), .IN2(
        \oc8051_memory_interface1/idat_cur [2]), .S(n8883), .Q(n4387) );
  MUX21X1 U10383 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[2][1] ), .S(
        n8879), .Q(n6658) );
  MUX21X1 U10384 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[2][2] ), .S(
        n8879), .Q(n6657) );
  MUX21X1 U10385 ( .IN1(\oc8051_memory_interface1/idat_cur [2]), .IN2(
        wbi_dat_i[2]), .S(n8883), .Q(n4388) );
  MUX21X1 U10386 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[2][3] ), .S(
        n8879), .Q(n6656) );
  MUX21X1 U10387 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[2][4] ), .S(
        n8879), .Q(n6655) );
  MUX21X1 U10388 ( .IN1(\oc8051_memory_interface1/idat_old [3]), .IN2(
        \oc8051_memory_interface1/idat_cur [3]), .S(n8883), .Q(n4389) );
  MUX21X1 U10389 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[2][5] ), .S(
        n8879), .Q(n6654) );
  MUX21X1 U10390 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[2][6] ), .S(
        n8879), .Q(n6653) );
  MUX21X1 U10391 ( .IN1(\oc8051_memory_interface1/idat_cur [3]), .IN2(
        wbi_dat_i[3]), .S(n8886), .Q(n4390) );
  MUX21X1 U10392 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[2][7] ), .S(
        n8879), .Q(n6652) );
  NAND3X0 U10393 ( .IN1(n9111), .IN2(n8882), .IN3(n9855), .QN(n8880) );
  MUX21X1 U10394 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[1][0] ), .S(
        n8880), .Q(n6651) );
  MUX21X1 U10395 ( .IN1(\oc8051_memory_interface1/idat_old [4]), .IN2(
        \oc8051_memory_interface1/idat_cur [4]), .S(n8883), .Q(n4391) );
  MUX21X1 U10396 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[1][1] ), .S(
        n8880), .Q(n6650) );
  MUX21X1 U10397 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[1][2] ), .S(
        n8880), .Q(n6649) );
  MUX21X1 U10398 ( .IN1(\oc8051_memory_interface1/idat_cur [4]), .IN2(
        wbi_dat_i[4]), .S(n8883), .Q(n4392) );
  MUX21X1 U10399 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[1][3] ), .S(
        n8880), .Q(n6648) );
  MUX21X1 U10400 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[1][4] ), .S(
        n8880), .Q(n6647) );
  MUX21X1 U10401 ( .IN1(\oc8051_memory_interface1/idat_old [5]), .IN2(
        \oc8051_memory_interface1/idat_cur [5]), .S(n8883), .Q(n4393) );
  MUX21X1 U10402 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[1][5] ), .S(
        n8880), .Q(n6646) );
  MUX21X1 U10403 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[1][6] ), .S(
        n8880), .Q(n6645) );
  MUX21X1 U10404 ( .IN1(\oc8051_memory_interface1/idat_cur [5]), .IN2(
        wbi_dat_i[5]), .S(n8883), .Q(n4394) );
  MUX21X1 U10405 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[1][7] ), .S(
        n8880), .Q(n6644) );
  NAND3X0 U10406 ( .IN1(n9111), .IN2(n9109), .IN3(n9855), .QN(n8881) );
  MUX21X1 U10407 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[5][0] ), .S(
        n8881), .Q(n6683) );
  MUX21X1 U10408 ( .IN1(\oc8051_memory_interface1/idat_old [6]), .IN2(
        \oc8051_memory_interface1/idat_cur [6]), .S(n8883), .Q(n4395) );
  MUX21X1 U10409 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[5][1] ), .S(
        n8881), .Q(n6682) );
  MUX21X1 U10410 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[5][2] ), .S(
        n8881), .Q(n6681) );
  MUX21X1 U10411 ( .IN1(\oc8051_memory_interface1/idat_cur [6]), .IN2(
        wbi_dat_i[6]), .S(n8883), .Q(n4396) );
  MUX21X1 U10412 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[5][3] ), .S(
        n8881), .Q(n6680) );
  MUX21X1 U10413 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[5][4] ), .S(
        n8881), .Q(n6679) );
  MUX21X1 U10414 ( .IN1(\oc8051_memory_interface1/idat_old [7]), .IN2(
        \oc8051_memory_interface1/idat_cur [7]), .S(n8883), .Q(n4397) );
  MUX21X1 U10415 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[5][5] ), .S(
        n8881), .Q(n6678) );
  MUX21X1 U10416 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[5][6] ), .S(
        n8881), .Q(n6677) );
  MUX21X1 U10417 ( .IN1(\oc8051_memory_interface1/idat_cur [7]), .IN2(
        wbi_dat_i[7]), .S(n8883), .Q(n4398) );
  MUX21X1 U10418 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[5][7] ), .S(
        n8881), .Q(n6676) );
  NAND3X0 U10419 ( .IN1(n9111), .IN2(n9110), .IN3(n8882), .QN(n9155) );
  MUX21X1 U10420 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[0][0] ), .S(
        n9155), .Q(n6643) );
  MUX21X1 U10421 ( .IN1(\oc8051_memory_interface1/idat_old [8]), .IN2(
        \oc8051_memory_interface1/idat_cur [8]), .S(n8883), .Q(n4399) );
  MUX21X1 U10422 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[0][1] ), .S(
        n9155), .Q(n6642) );
  MUX21X1 U10423 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[0][2] ), .S(
        n9155), .Q(n6641) );
  MUX21X1 U10424 ( .IN1(\oc8051_memory_interface1/idat_cur [8]), .IN2(
        wbi_dat_i[8]), .S(n8883), .Q(n4400) );
  MUX21X1 U10425 ( .IN1(\oc8051_memory_interface1/idat_old [9]), .IN2(
        \oc8051_memory_interface1/idat_cur [9]), .S(n8886), .Q(n4401) );
  MUX21X1 U10426 ( .IN1(\oc8051_memory_interface1/idat_cur [9]), .IN2(
        wbi_dat_i[9]), .S(n8883), .Q(n4402) );
  MUX21X1 U10427 ( .IN1(\oc8051_memory_interface1/idat_old [10]), .IN2(
        \oc8051_memory_interface1/idat_cur [10]), .S(n8883), .Q(n4403) );
  AO21X1 U10428 ( .IN1(n10108), .IN2(n10066), .IN3(n10105), .Q(n8885) );
  OA21X1 U10429 ( .IN1(n10103), .IN2(n9909), .IN3(n10101), .Q(n8884) );
  MUX21X1 U10430 ( .IN1(n8885), .IN2(\oc8051_sfr1/ip [1]), .S(n8884), .Q(n6632) );
  MUX21X1 U10431 ( .IN1(\oc8051_memory_interface1/idat_cur [10]), .IN2(
        wbi_dat_i[10]), .S(n8886), .Q(n4404) );
  AO21X1 U10432 ( .IN1(n10108), .IN2(n10047), .IN3(n10105), .Q(n8888) );
  OA21X1 U10433 ( .IN1(n10103), .IN2(n9969), .IN3(n10101), .Q(n8887) );
  MUX21X1 U10434 ( .IN1(n8888), .IN2(\oc8051_sfr1/ip [2]), .S(n8887), .Q(n6631) );
  AO21X1 U10435 ( .IN1(n10108), .IN2(n10052), .IN3(n10105), .Q(n8890) );
  OA21X1 U10436 ( .IN1(n10103), .IN2(n10112), .IN3(n10101), .Q(n8889) );
  MUX21X1 U10437 ( .IN1(n8890), .IN2(\oc8051_sfr1/ip [3]), .S(n8889), .Q(n6630) );
  AO21X1 U10438 ( .IN1(\oc8051_sfr1/oc8051_tc21/tf2_set ), .IN2(n9947), .IN3(
        \oc8051_sfr1/t2con [7]), .Q(n8894) );
  AO21X1 U10439 ( .IN1(n10107), .IN2(n9951), .IN3(n9949), .Q(n8893) );
  OR2X1 U10440 ( .IN1(n10102), .IN2(n9947), .Q(n8891) );
  MUX21X1 U10441 ( .IN1(n8894), .IN2(n8893), .S(n8892), .Q(n6787) );
  NAND2X0 U10442 ( .IN1(\oc8051_sfr1/prescaler [0]), .IN2(
        \oc8051_sfr1/prescaler [1]), .QN(n9598) );
  NOR2X0 U10443 ( .IN1(n9598), .IN2(\oc8051_sfr1/prescaler [3]), .QN(n8895) );
  MUX21X1 U10444 ( .IN1(n8895), .IN2(n9598), .S(\oc8051_sfr1/prescaler [2]), 
        .Q(\oc8051_sfr1/N186 ) );
  OA221X1 U10445 ( .IN1(n8900), .IN2(n8899), .IN3(n8898), .IN4(n8897), .IN5(
        n8896), .Q(n8915) );
  INVX0 U10446 ( .INP(n8907), .ZN(n8905) );
  NOR2X0 U10447 ( .IN1(n8902), .IN2(n8901), .QN(n8904) );
  OA221X1 U10448 ( .IN1(n8907), .IN2(n8906), .IN3(n8905), .IN4(n8904), .IN5(
        n8903), .Q(n8914) );
  NOR2X0 U10449 ( .IN1(n8909), .IN2(n8908), .QN(n8911) );
  AND4X1 U10450 ( .IN1(n8912), .IN2(n8911), .IN3(n9613), .IN4(n8910), .Q(n8913) );
  NOR4X0 U10451 ( .IN1(n8916), .IN2(n8915), .IN3(n8914), .IN4(n8913), .QN(
        n8920) );
  NAND4X0 U10452 ( .IN1(n8920), .IN2(n8919), .IN3(n8918), .IN4(n8917), .QN(
        n8921) );
  NOR2X0 U10453 ( .IN1(n8922), .IN2(n8921), .QN(n8926) );
  NAND4X0 U10454 ( .IN1(n8926), .IN2(n8925), .IN3(n8924), .IN4(n8923), .QN(
        n8927) );
  AOI22X1 U10455 ( .IN1(n9606), .IN2(n8927), .IN3(n9604), .IN4(n10047), .QN(
        n8929) );
  NOR2X0 U10456 ( .IN1(n9131), .IN2(n8928), .QN(n9610) );
  INVX0 U10457 ( .INP(n9610), .ZN(n9134) );
  NAND2X0 U10458 ( .IN1(n8929), .IN2(n9134), .QN(n8933) );
  NAND3X0 U10459 ( .IN1(psw_set[0]), .IN2(n9129), .IN3(n9131), .QN(n8931) );
  OA22X1 U10460 ( .IN1(psw_set[1]), .IN2(n8931), .IN3(n8930), .IN4(n9131), .Q(
        n8932) );
  MUX21X1 U10461 ( .IN1(\oc8051_sfr1/psw [2]), .IN2(n8933), .S(n8932), .Q(
        n6786) );
  AND3X1 U10462 ( .IN1(\oc8051_sfr1/prescaler [2]), .IN2(
        \oc8051_sfr1/prescaler [0]), .IN3(\oc8051_sfr1/prescaler [1]), .Q(
        n8934) );
  MUX21X1 U10463 ( .IN1(n8934), .IN2(n9598), .S(\oc8051_sfr1/prescaler [3]), 
        .Q(\oc8051_sfr1/N187 ) );
  INVX0 U10464 ( .INP(n11642), .ZN(n11639) );
  NAND3X0 U10465 ( .IN1(n11646), .IN2(n11945), .IN3(n11657), .QN(n8941) );
  OA22X1 U10466 ( .IN1(n9920), .IN2(n9023), .IN3(n10003), .IN4(n8941), .Q(
        n8940) );
  NOR2X0 U10467 ( .IN1(n11945), .IN2(n11645), .QN(n9041) );
  NAND2X0 U10468 ( .IN1(n8935), .IN2(n11944), .QN(n11644) );
  NOR2X0 U10469 ( .IN1(n11945), .IN2(n11644), .QN(n9043) );
  AOI22X1 U10470 ( .IN1(n10075), .IN2(n9041), .IN3(n10070), .IN4(n9043), .QN(
        n8939) );
  NOR2X0 U10471 ( .IN1(n11644), .IN2(n11670), .QN(n9042) );
  NAND3X0 U10472 ( .IN1(n11946), .IN2(n11670), .IN3(n8936), .QN(n11638) );
  INVX0 U10473 ( .INP(n11638), .ZN(n9047) );
  AOI22X1 U10474 ( .IN1(n10100), .IN2(n9042), .IN3(n10066), .IN4(n9047), .QN(
        n8938) );
  INVX0 U10475 ( .INP(n9040), .ZN(n9021) );
  OA22X1 U10476 ( .IN1(n9864), .IN2(n9021), .IN3(n9998), .IN4(n9026), .Q(n8937) );
  NAND4X0 U10477 ( .IN1(n8940), .IN2(n8939), .IN3(n8938), .IN4(n8937), .QN(
        n9071) );
  INVX0 U10478 ( .INP(n9023), .ZN(n9044) );
  AO22X1 U10479 ( .IN1(n9044), .IN2(\oc8051_sfr1/t2con [3]), .IN3(n9042), 
        .IN4(\oc8051_sfr1/t2con [6]), .Q(n8945) );
  AO22X1 U10480 ( .IN1(n9047), .IN2(\oc8051_sfr1/t2con [1]), .IN3(n9040), 
        .IN4(\oc8051_sfr1/t2con [7]), .Q(n8944) );
  INVX0 U10481 ( .INP(n8941), .ZN(n9045) );
  AO22X1 U10482 ( .IN1(n9045), .IN2(\oc8051_sfr1/t2con [2]), .IN3(n9041), 
        .IN4(\oc8051_sfr1/t2con [5]), .Q(n8943) );
  AO22X1 U10483 ( .IN1(n9043), .IN2(\oc8051_sfr1/t2con [4]), .IN3(n9046), 
        .IN4(\oc8051_sfr1/t2con [0]), .Q(n8942) );
  NOR4X0 U10484 ( .IN1(n8945), .IN2(n8944), .IN3(n8943), .IN4(n8942), .QN(
        n8947) );
  INVX0 U10485 ( .INP(n9064), .ZN(n9029) );
  NOR2X0 U10486 ( .IN1(n10129), .IN2(n8946), .QN(n9027) );
  AOI222X1 U10487 ( .IN1(acc[1]), .IN2(n9029), .IN3(n9028), .IN4(
        \oc8051_sfr1/psw [1]), .IN5(n9027), .IN6(\oc8051_sfr1/b_reg [1]), .QN(
        n11692) );
  OA22X1 U10488 ( .IN1(n8947), .IN2(n11648), .IN3(n11692), .IN4(n11638), .Q(
        n9059) );
  XNOR2X1 U10489 ( .IN1(n11906), .IN2(n11905), .Q(n8948) );
  XNOR3X1 U10490 ( .IN1(n11908), .IN2(n11907), .IN3(n8948), .Q(n8949) );
  XNOR3X1 U10491 ( .IN1(n8949), .IN2(n11910), .IN3(n11909), .Q(n8950) );
  XNOR3X1 U10492 ( .IN1(n11912), .IN2(n11911), .IN3(n8950), .Q(n8951) );
  AOI222X1 U10493 ( .IN1(acc[0]), .IN2(n9029), .IN3(n9028), .IN4(n8951), .IN5(
        n9027), .IN6(\oc8051_sfr1/b_reg [0]), .QN(n11666) );
  NOR2X0 U10494 ( .IN1(n11666), .IN2(n9026), .QN(n9036) );
  AO22X1 U10495 ( .IN1(n9044), .IN2(p3_o[3]), .IN3(n9040), .IN4(p3_o[7]), .Q(
        n8955) );
  AO22X1 U10496 ( .IN1(n9045), .IN2(p3_o[2]), .IN3(n9041), .IN4(p3_o[5]), .Q(
        n8954) );
  AO22X1 U10497 ( .IN1(n9043), .IN2(p3_o[4]), .IN3(n9042), .IN4(p3_o[6]), .Q(
        n8953) );
  AO22X1 U10498 ( .IN1(n9047), .IN2(p3_o[1]), .IN3(n9046), .IN4(p3_o[0]), .Q(
        n8952) );
  NOR4X0 U10499 ( .IN1(n8955), .IN2(n8954), .IN3(n8953), .IN4(n8952), .QN(
        n8961) );
  NOR2X0 U10500 ( .IN1(n10127), .IN2(n11641), .QN(n8966) );
  AND2X1 U10501 ( .IN1(n9020), .IN2(n8966), .Q(n11658) );
  AO22X1 U10502 ( .IN1(n9045), .IN2(p0_o[2]), .IN3(n9047), .IN4(p0_o[1]), .Q(
        n8959) );
  AO22X1 U10503 ( .IN1(n9044), .IN2(p0_o[3]), .IN3(n9046), .IN4(p0_o[0]), .Q(
        n8958) );
  AO22X1 U10504 ( .IN1(n9042), .IN2(p0_o[6]), .IN3(n9040), .IN4(p0_o[7]), .Q(
        n8957) );
  AO22X1 U10505 ( .IN1(n9041), .IN2(p0_o[5]), .IN3(n9043), .IN4(p0_o[4]), .Q(
        n8956) );
  NOR4X0 U10506 ( .IN1(n8959), .IN2(n8958), .IN3(n8957), .IN4(n8956), .QN(
        n8960) );
  OA22X1 U10507 ( .IN1(n8961), .IN2(n8996), .IN3(n8960), .IN4(n11659), .Q(
        n8975) );
  AO22X1 U10508 ( .IN1(n9041), .IN2(p1_o[5]), .IN3(n9043), .IN4(p1_o[4]), .Q(
        n8965) );
  AO22X1 U10509 ( .IN1(n9042), .IN2(p1_o[6]), .IN3(n9046), .IN4(p1_o[0]), .Q(
        n8964) );
  AO22X1 U10510 ( .IN1(n9045), .IN2(p1_o[2]), .IN3(n9040), .IN4(p1_o[7]), .Q(
        n8963) );
  AO22X1 U10511 ( .IN1(n9044), .IN2(p1_o[3]), .IN3(n9047), .IN4(p1_o[1]), .Q(
        n8962) );
  NOR4X0 U10512 ( .IN1(n8965), .IN2(n8964), .IN3(n8963), .IN4(n8962), .QN(
        n8973) );
  NAND2X0 U10513 ( .IN1(n10129), .IN2(n8966), .QN(n11661) );
  AO22X1 U10514 ( .IN1(n9043), .IN2(p2_o[4]), .IN3(n9040), .IN4(p2_o[7]), .Q(
        n8970) );
  AO22X1 U10515 ( .IN1(n9042), .IN2(p2_o[6]), .IN3(n9047), .IN4(p2_o[1]), .Q(
        n8969) );
  AO22X1 U10516 ( .IN1(n9045), .IN2(p2_o[2]), .IN3(n9046), .IN4(p2_o[0]), .Q(
        n8968) );
  AO22X1 U10517 ( .IN1(n9044), .IN2(p2_o[3]), .IN3(n9041), .IN4(p2_o[5]), .Q(
        n8967) );
  NOR4X0 U10518 ( .IN1(n8970), .IN2(n8969), .IN3(n8968), .IN4(n8967), .QN(
        n8972) );
  NOR4X0 U10519 ( .IN1(n10131), .IN2(n10127), .IN3(n9019), .IN4(n8971), .QN(
        n11811) );
  INVX0 U10520 ( .INP(n11811), .ZN(n8985) );
  OA22X1 U10521 ( .IN1(n8973), .IN2(n11661), .IN3(n8972), .IN4(n8985), .Q(
        n8974) );
  AO22X1 U10522 ( .IN1(n9045), .IN2(p2_i[2]), .IN3(n9040), .IN4(p2_i[7]), .Q(
        n8979) );
  AO22X1 U10523 ( .IN1(n9041), .IN2(p2_i[5]), .IN3(n9047), .IN4(p2_i[1]), .Q(
        n8978) );
  AO22X1 U10524 ( .IN1(n9043), .IN2(p2_i[4]), .IN3(n9046), .IN4(p2_i[0]), .Q(
        n8977) );
  AO22X1 U10525 ( .IN1(n9044), .IN2(p2_i[3]), .IN3(n9042), .IN4(p2_i[6]), .Q(
        n8976) );
  NOR4X0 U10526 ( .IN1(n8979), .IN2(n8978), .IN3(n8977), .IN4(n8976), .QN(
        n8986) );
  AO22X1 U10527 ( .IN1(n9041), .IN2(p1_i[5]), .IN3(n9040), .IN4(p1_i[7]), .Q(
        n8983) );
  AO22X1 U10528 ( .IN1(n9044), .IN2(p1_i[3]), .IN3(n9046), .IN4(p1_i[0]), .Q(
        n8982) );
  AO22X1 U10529 ( .IN1(n9043), .IN2(p1_i[4]), .IN3(n9042), .IN4(p1_i[6]), .Q(
        n8981) );
  AO22X1 U10530 ( .IN1(n9045), .IN2(p1_i[2]), .IN3(n9047), .IN4(p1_i[1]), .Q(
        n8980) );
  NOR4X0 U10531 ( .IN1(n8983), .IN2(n8982), .IN3(n8981), .IN4(n8980), .QN(
        n8984) );
  OA22X1 U10532 ( .IN1(n8986), .IN2(n8985), .IN3(n8984), .IN4(n11661), .Q(
        n8999) );
  AO22X1 U10533 ( .IN1(n9045), .IN2(p3_i[2]), .IN3(n9040), .IN4(p3_i[7]), .Q(
        n8990) );
  AO22X1 U10534 ( .IN1(n9042), .IN2(p3_i[6]), .IN3(n9046), .IN4(p3_i[0]), .Q(
        n8989) );
  AO22X1 U10535 ( .IN1(n9044), .IN2(p3_i[3]), .IN3(n9041), .IN4(p3_i[5]), .Q(
        n8988) );
  AO22X1 U10536 ( .IN1(n9043), .IN2(p3_i[4]), .IN3(n9047), .IN4(p3_i[1]), .Q(
        n8987) );
  NOR4X0 U10537 ( .IN1(n8990), .IN2(n8989), .IN3(n8988), .IN4(n8987), .QN(
        n8997) );
  AO22X1 U10538 ( .IN1(n9044), .IN2(p0_i[3]), .IN3(n9043), .IN4(p0_i[4]), .Q(
        n8994) );
  AO22X1 U10539 ( .IN1(n9041), .IN2(p0_i[5]), .IN3(n9046), .IN4(p0_i[0]), .Q(
        n8993) );
  AO22X1 U10540 ( .IN1(n9042), .IN2(p0_i[6]), .IN3(n9040), .IN4(p0_i[7]), .Q(
        n8992) );
  AO22X1 U10541 ( .IN1(n9045), .IN2(p0_i[2]), .IN3(n9047), .IN4(p0_i[1]), .Q(
        n8991) );
  NOR4X0 U10542 ( .IN1(n8994), .IN2(n8993), .IN3(n8992), .IN4(n8991), .QN(
        n8995) );
  OA22X1 U10543 ( .IN1(n8997), .IN2(n8996), .IN3(n8995), .IN4(n11659), .Q(
        n8998) );
  NAND2X0 U10544 ( .IN1(n8999), .IN2(n8998), .QN(n9013) );
  NOR2X0 U10545 ( .IN1(n9001), .IN2(n9000), .QN(n9005) );
  NOR2X0 U10546 ( .IN1(n9005), .IN2(n9004), .QN(n9006) );
  NAND4X0 U10547 ( .IN1(n9009), .IN2(n9008), .IN3(n9007), .IN4(n9006), .QN(
        n9011) );
  OA21X1 U10548 ( .IN1(n9012), .IN2(n9011), .IN3(n9010), .Q(n11812) );
  INVX0 U10549 ( .INP(n11812), .ZN(n11805) );
  MUX21X1 U10550 ( .IN1(n9014), .IN2(n9013), .S(n11805), .Q(n9035) );
  AO222X1 U10551 ( .IN1(acc[2]), .IN2(n9029), .IN3(n9028), .IN4(
        \oc8051_sfr1/psw [2]), .IN5(n9027), .IN6(\oc8051_sfr1/b_reg [2]), .Q(
        n11710) );
  AO222X1 U10552 ( .IN1(acc[6]), .IN2(n9029), .IN3(n9028), .IN4(srcAc), .IN5(
        n9027), .IN6(\oc8051_sfr1/b_reg [6]), .Q(n11795) );
  AO22X1 U10553 ( .IN1(n9045), .IN2(n11710), .IN3(n9042), .IN4(n11795), .Q(
        n9034) );
  AND2X1 U10554 ( .IN1(n9041), .IN2(\oc8051_sfr1/tcon [5]), .Q(n9018) );
  AO22X1 U10555 ( .IN1(n9044), .IN2(\oc8051_sfr1/tcon [3]), .IN3(n9047), .IN4(
        \oc8051_sfr1/tcon [1]), .Q(n9017) );
  AO22X1 U10556 ( .IN1(n9042), .IN2(\oc8051_sfr1/tr1 ), .IN3(n9040), .IN4(
        \oc8051_sfr1/tcon [7]), .Q(n9016) );
  AO22X1 U10557 ( .IN1(n9045), .IN2(\oc8051_sfr1/tcon [2]), .IN3(n9043), .IN4(
        \oc8051_sfr1/tr0 ), .Q(n9015) );
  NOR4X0 U10558 ( .IN1(n9018), .IN2(n9017), .IN3(n9016), .IN4(n9015), .QN(
        n9022) );
  OR2X1 U10559 ( .IN1(n9020), .IN2(n11643), .Q(n9025) );
  AOI222X1 U10560 ( .IN1(cy), .IN2(n9028), .IN3(acc[7]), .IN4(n9029), .IN5(
        n9027), .IN6(\oc8051_sfr1/b_reg [7]), .QN(n11842) );
  OA22X1 U10561 ( .IN1(n9022), .IN2(n9025), .IN3(n11842), .IN4(n9021), .Q(
        n9032) );
  AOI222X1 U10562 ( .IN1(acc[5]), .IN2(n9029), .IN3(n9028), .IN4(
        \oc8051_sfr1/psw [5]), .IN5(n9027), .IN6(\oc8051_sfr1/b_reg [5]), .QN(
        n11774) );
  INVX0 U10563 ( .INP(n9041), .ZN(n9024) );
  AOI222X1 U10564 ( .IN1(\oc8051_sfr1/psw [3]), .IN2(n9028), .IN3(acc[3]), 
        .IN4(n9029), .IN5(n9027), .IN6(\oc8051_sfr1/b_reg [3]), .QN(n11735) );
  OA22X1 U10565 ( .IN1(n11774), .IN2(n9024), .IN3(n11735), .IN4(n9023), .Q(
        n9031) );
  NOR2X0 U10566 ( .IN1(n9026), .IN2(n9025), .QN(n11817) );
  NAND2X0 U10567 ( .IN1(n11817), .IN2(\oc8051_sfr1/tcon [0]), .QN(n11672) );
  AO222X1 U10568 ( .IN1(acc[4]), .IN2(n9029), .IN3(\oc8051_sfr1/psw [4]), 
        .IN4(n9028), .IN5(n9027), .IN6(\oc8051_sfr1/b_reg [4]), .Q(n11753) );
  NAND4X0 U10569 ( .IN1(n9032), .IN2(n9031), .IN3(n11672), .IN4(n9030), .QN(
        n9033) );
  NOR4X0 U10570 ( .IN1(n9036), .IN2(n9035), .IN3(n9034), .IN4(n9033), .QN(
        n9058) );
  NOR2X0 U10571 ( .IN1(n10129), .IN2(n10141), .QN(n11816) );
  AO22X1 U10572 ( .IN1(n9044), .IN2(\oc8051_sfr1/ip [3]), .IN3(n9047), .IN4(
        \oc8051_sfr1/ip [1]), .Q(n9054) );
  AO22X1 U10573 ( .IN1(n9043), .IN2(\oc8051_sfr1/ip [4]), .IN3(n9040), .IN4(
        \oc8051_sfr1/ip [7]), .Q(n9039) );
  AO22X1 U10574 ( .IN1(n9045), .IN2(\oc8051_sfr1/ip [2]), .IN3(n9046), .IN4(
        \oc8051_sfr1/ip [0]), .Q(n9038) );
  AO22X1 U10575 ( .IN1(n9041), .IN2(\oc8051_sfr1/ip [5]), .IN3(n9042), .IN4(
        \oc8051_sfr1/ip [6]), .Q(n9037) );
  OR4X1 U10576 ( .IN1(n11641), .IN2(n9039), .IN3(n9038), .IN4(n9037), .Q(n9053) );
  AO22X1 U10577 ( .IN1(n9041), .IN2(\oc8051_sfr1/ie [5]), .IN3(n9040), .IN4(
        \oc8051_sfr1/ie [7]), .Q(n9052) );
  AO22X1 U10578 ( .IN1(n9043), .IN2(\oc8051_sfr1/ie [4]), .IN3(n9042), .IN4(
        \oc8051_sfr1/ie [6]), .Q(n9050) );
  AO22X1 U10579 ( .IN1(n9045), .IN2(\oc8051_sfr1/ie [2]), .IN3(n9044), .IN4(
        \oc8051_sfr1/ie [3]), .Q(n9049) );
  AO22X1 U10580 ( .IN1(n9047), .IN2(\oc8051_sfr1/ie [1]), .IN3(n9046), .IN4(
        \oc8051_sfr1/ie [0]), .Q(n9048) );
  OR4X1 U10581 ( .IN1(n10131), .IN2(n9050), .IN3(n9049), .IN4(n9048), .Q(n9051) );
  OA22X1 U10582 ( .IN1(n9054), .IN2(n9053), .IN3(n9052), .IN4(n9051), .Q(n9055) );
  NAND3X0 U10583 ( .IN1(n9056), .IN2(n11816), .IN3(n9055), .QN(n9057) );
  NAND3X0 U10584 ( .IN1(n9059), .IN2(n9058), .IN3(n9057), .QN(n9063) );
  NOR2X0 U10585 ( .IN1(n9061), .IN2(n9060), .QN(n9062) );
  MUX21X1 U10586 ( .IN1(n9063), .IN2(n9130), .S(n9062), .Q(n9070) );
  NOR3X0 U10587 ( .IN1(n9066), .IN2(n9065), .IN3(n9064), .QN(n9068) );
  NOR2X0 U10588 ( .IN1(n9068), .IN2(n9067), .QN(n9069) );
  MUX21X1 U10589 ( .IN1(n9071), .IN2(n9070), .S(n9069), .Q(\oc8051_sfr1/N175 )
         );
  MUX21X1 U10590 ( .IN1(wbd_dat_i[0]), .IN2(
        \oc8051_memory_interface1/ddat_ir [0]), .S(n11932), .Q(n4304) );
  MUX21X1 U10591 ( .IN1(wbd_dat_i[1]), .IN2(
        \oc8051_memory_interface1/ddat_ir [1]), .S(n11932), .Q(n4303) );
  MUX21X1 U10592 ( .IN1(wbd_dat_i[2]), .IN2(
        \oc8051_memory_interface1/ddat_ir [2]), .S(n11932), .Q(n4302) );
  MUX21X1 U10593 ( .IN1(wbd_dat_i[3]), .IN2(
        \oc8051_memory_interface1/ddat_ir [3]), .S(n11932), .Q(n4301) );
  MUX21X1 U10594 ( .IN1(wbd_dat_i[4]), .IN2(
        \oc8051_memory_interface1/ddat_ir [4]), .S(n11932), .Q(n4300) );
  MUX21X1 U10595 ( .IN1(wbd_dat_i[5]), .IN2(
        \oc8051_memory_interface1/ddat_ir [5]), .S(n11932), .Q(n4299) );
  MUX21X1 U10596 ( .IN1(wbd_dat_i[6]), .IN2(
        \oc8051_memory_interface1/ddat_ir [6]), .S(n11932), .Q(n4298) );
  MUX21X1 U10597 ( .IN1(wbd_dat_i[7]), .IN2(
        \oc8051_memory_interface1/ddat_ir [7]), .S(n11932), .Q(n4297) );
  MUX21X1 U10598 ( .IN1(\oc8051_memory_interface1/cdata [0]), .IN2(
        wbi_dat_i[0]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4285) );
  MUX21X1 U10599 ( .IN1(\oc8051_memory_interface1/cdata [7]), .IN2(
        wbi_dat_i[7]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4284) );
  MUX21X1 U10600 ( .IN1(\oc8051_memory_interface1/cdata [6]), .IN2(
        wbi_dat_i[6]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4283) );
  MUX21X1 U10601 ( .IN1(\oc8051_memory_interface1/cdata [5]), .IN2(
        wbi_dat_i[5]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4282) );
  MUX21X1 U10602 ( .IN1(\oc8051_memory_interface1/cdata [4]), .IN2(
        wbi_dat_i[4]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4281) );
  MUX21X1 U10603 ( .IN1(\oc8051_decoder1/op [0]), .IN2(n11913), .S(n11853), 
        .Q(n4280) );
  MUX21X1 U10604 ( .IN1(\oc8051_decoder1/op [7]), .IN2(n11926), .S(n11853), 
        .Q(n4279) );
  MUX21X1 U10605 ( .IN1(\oc8051_decoder1/op [6]), .IN2(n11923), .S(n11853), 
        .Q(n4278) );
  MUX21X1 U10606 ( .IN1(\oc8051_decoder1/op [5]), .IN2(n11921), .S(n11853), 
        .Q(n4277) );
  MUX21X1 U10607 ( .IN1(\oc8051_decoder1/op [4]), .IN2(n11916), .S(n11853), 
        .Q(n4276) );
  MUX21X1 U10608 ( .IN1(\oc8051_decoder1/op [2]), .IN2(n11956), .S(n11853), 
        .Q(n4275) );
  MUX21X1 U10609 ( .IN1(\oc8051_decoder1/op [1]), .IN2(n11917), .S(n11853), 
        .Q(n4274) );
  MUX21X1 U10610 ( .IN1(\oc8051_memory_interface1/cdata [3]), .IN2(
        wbi_dat_i[3]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4273) );
  MUX21X1 U10611 ( .IN1(\oc8051_decoder1/op [3]), .IN2(n11918), .S(n11853), 
        .Q(n4272) );
  MUX21X1 U10612 ( .IN1(\oc8051_memory_interface1/cdata [2]), .IN2(
        wbi_dat_i[2]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4271) );
  MUX21X1 U10613 ( .IN1(\oc8051_memory_interface1/cdata [1]), .IN2(
        wbi_dat_i[1]), .S(\oc8051_memory_interface1/istb_t ), .Q(n4270) );
  OA22X1 U10614 ( .IN1(n9075), .IN2(n9074), .IN3(n9073), .IN4(n9072), .Q(n9077) );
  NAND4X0 U10615 ( .IN1(n9079), .IN2(n9078), .IN3(n9077), .IN4(n9076), .QN(
        n9081) );
  OA22X1 U10616 ( .IN1(n11853), .IN2(n9082), .IN3(n9081), .IN4(n9080), .Q(
        n9083) );
  MUX21X1 U10617 ( .IN1(\oc8051_decoder1/alu_op [2]), .IN2(n9083), .S(n12010), 
        .Q(n4268) );
  NOR2X0 U10618 ( .IN1(n9084), .IN2(n9185), .QN(n9295) );
  MUX21X1 U10619 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][7] ), .IN2(n6838), .S(n9295), .Q(n4566) );
  MUX21X1 U10620 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][4] ), .IN2(n6801), .S(n9295), .Q(n4563) );
  MUX21X1 U10621 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][2] ), .IN2(n6938), .S(n9295), .Q(n4561) );
  MUX21X1 U10622 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][5] ), .IN2(n6832), .S(n9295), .Q(n4564) );
  NAND2X0 U10623 ( .IN1(n9165), .IN2(n9085), .QN(n9086) );
  NOR2X0 U10624 ( .IN1(n9184), .IN2(n9086), .QN(n9340) );
  MUX21X1 U10625 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][7] ), .IN2(
        n6837), .S(n9340), .Q(n6542) );
  MUX21X1 U10626 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][5] ), .IN2(
        n6953), .S(n9340), .Q(n6540) );
  MUX21X1 U10627 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][4] ), .IN2(
        n9438), .S(n9340), .Q(n6539) );
  MUX21X1 U10628 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][2] ), .IN2(
        n6845), .S(n9340), .Q(n6537) );
  NOR2X0 U10629 ( .IN1(n9086), .IN2(n9183), .QN(n9352) );
  MUX21X1 U10630 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][7] ), .IN2(
        n6865), .S(n9352), .Q(n6414) );
  MUX21X1 U10631 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][5] ), .IN2(
        n6947), .S(n9352), .Q(n6412) );
  MUX21X1 U10632 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][4] ), .IN2(
        n9438), .S(n9352), .Q(n6411) );
  MUX21X1 U10633 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][2] ), .IN2(
        n6931), .S(n9352), .Q(n6409) );
  NOR2X0 U10634 ( .IN1(n9086), .IN2(n9182), .QN(n9365) );
  MUX21X1 U10635 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][7] ), .IN2(
        n6861), .S(n9365), .Q(n6286) );
  MUX21X1 U10636 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][5] ), .IN2(
        n6952), .S(n9365), .Q(n6284) );
  MUX21X1 U10637 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][4] ), .IN2(
        n9438), .S(n9365), .Q(n6283) );
  MUX21X1 U10638 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][2] ), .IN2(
        n6943), .S(n9365), .Q(n6281) );
  NOR2X0 U10639 ( .IN1(n9086), .IN2(n9181), .QN(n9479) );
  MUX21X1 U10640 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][7] ), .IN2(
        n6835), .S(n9479), .Q(n6158) );
  MUX21X1 U10641 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][5] ), .IN2(
        n6945), .S(n9479), .Q(n6156) );
  MUX21X1 U10642 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][4] ), .IN2(
        n9438), .S(n9479), .Q(n6155) );
  MUX21X1 U10643 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][2] ), .IN2(
        n6848), .S(n9479), .Q(n6153) );
  NOR2X0 U10644 ( .IN1(n9086), .IN2(n9180), .QN(n9503) );
  MUX21X1 U10645 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][7] ), .IN2(
        n6835), .S(n9503), .Q(n6030) );
  MUX21X1 U10646 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][5] ), .IN2(
        n6832), .S(n9503), .Q(n6028) );
  MUX21X1 U10647 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][4] ), .IN2(
        n6803), .S(n9503), .Q(n6027) );
  MUX21X1 U10648 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][2] ), .IN2(
        n6935), .S(n9503), .Q(n6025) );
  NOR2X0 U10649 ( .IN1(n9086), .IN2(n9179), .QN(n9466) );
  MUX21X1 U10650 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][7] ), .IN2(
        n6860), .S(n9466), .Q(n5902) );
  MUX21X1 U10651 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][5] ), .IN2(
        n6833), .S(n9466), .Q(n5900) );
  MUX21X1 U10652 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][4] ), .IN2(
        n9474), .S(n9466), .Q(n5899) );
  MUX21X1 U10653 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][2] ), .IN2(
        n6934), .S(n9466), .Q(n5897) );
  NOR2X0 U10654 ( .IN1(n9086), .IN2(n9192), .QN(n9444) );
  MUX21X1 U10655 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][7] ), .IN2(
        n6867), .S(n9444), .Q(n5774) );
  MUX21X1 U10656 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][5] ), .IN2(
        n6955), .S(n9444), .Q(n5772) );
  MUX21X1 U10657 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][4] ), .IN2(
        n9474), .S(n9444), .Q(n5771) );
  MUX21X1 U10658 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][2] ), .IN2(
        n6846), .S(n9444), .Q(n5769) );
  NOR2X0 U10659 ( .IN1(n9086), .IN2(n9188), .QN(n9411) );
  MUX21X1 U10660 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][7] ), .IN2(
        n6835), .S(n9411), .Q(n5646) );
  MUX21X1 U10661 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][5] ), .IN2(
        n6832), .S(n9411), .Q(n5644) );
  MUX21X1 U10662 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][4] ), .IN2(
        n9438), .S(n9411), .Q(n5643) );
  MUX21X1 U10663 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][2] ), .IN2(
        n6847), .S(n9411), .Q(n5641) );
  NOR2X0 U10664 ( .IN1(n9086), .IN2(n9194), .QN(n9421) );
  MUX21X1 U10665 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][7] ), .IN2(
        n6860), .S(n9421), .Q(n5518) );
  MUX21X1 U10666 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][5] ), .IN2(
        n6955), .S(n9421), .Q(n5516) );
  MUX21X1 U10667 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][4] ), .IN2(
        n9474), .S(n9421), .Q(n5515) );
  MUX21X1 U10668 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][2] ), .IN2(
        n6845), .S(n9421), .Q(n5513) );
  NOR2X0 U10669 ( .IN1(n9086), .IN2(n9177), .QN(n9489) );
  MUX21X1 U10670 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][7] ), .IN2(
        n6867), .S(n9489), .Q(n5390) );
  MUX21X1 U10671 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][5] ), .IN2(
        n6953), .S(n9489), .Q(n5388) );
  MUX21X1 U10672 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][4] ), .IN2(
        n9474), .S(n9489), .Q(n5387) );
  MUX21X1 U10673 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][2] ), .IN2(
        n6935), .S(n9489), .Q(n5385) );
  NOR2X0 U10674 ( .IN1(n9086), .IN2(n9176), .QN(n9293) );
  MUX21X1 U10675 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][7] ), .IN2(
        n6836), .S(n9293), .Q(n5262) );
  MUX21X1 U10676 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][5] ), .IN2(
        n6951), .S(n9293), .Q(n5260) );
  MUX21X1 U10677 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][4] ), .IN2(
        n9474), .S(n9293), .Q(n5259) );
  MUX21X1 U10678 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][2] ), .IN2(
        n6848), .S(n9293), .Q(n5257) );
  NOR2X0 U10679 ( .IN1(n9086), .IN2(n9175), .QN(n9283) );
  MUX21X1 U10680 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][7] ), .IN2(
        n6860), .S(n9283), .Q(n5134) );
  MUX21X1 U10681 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][5] ), .IN2(
        n6946), .S(n9283), .Q(n5132) );
  MUX21X1 U10682 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][4] ), .IN2(
        n6802), .S(n9283), .Q(n5131) );
  MUX21X1 U10683 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][2] ), .IN2(
        n6846), .S(n9283), .Q(n5129) );
  NOR2X0 U10684 ( .IN1(n9086), .IN2(n9173), .QN(n9273) );
  MUX21X1 U10685 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][7] ), .IN2(
        n6867), .S(n9273), .Q(n5006) );
  MUX21X1 U10686 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][5] ), .IN2(
        n6830), .S(n9273), .Q(n5004) );
  MUX21X1 U10687 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][4] ), .IN2(
        n9438), .S(n9273), .Q(n5003) );
  MUX21X1 U10688 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][2] ), .IN2(
        n6845), .S(n9273), .Q(n5001) );
  NOR2X0 U10689 ( .IN1(n9086), .IN2(n9172), .QN(n9322) );
  MUX21X1 U10690 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][7] ), .IN2(
        n6866), .S(n9322), .Q(n4878) );
  MUX21X1 U10691 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][5] ), .IN2(
        n6953), .S(n9322), .Q(n4876) );
  MUX21X1 U10692 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][4] ), .IN2(
        n9474), .S(n9322), .Q(n4875) );
  MUX21X1 U10693 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][2] ), .IN2(
        n6943), .S(n9322), .Q(n4873) );
  NOR2X0 U10694 ( .IN1(n9086), .IN2(n9171), .QN(n9312) );
  MUX21X1 U10695 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][7] ), .IN2(
        n6835), .S(n9312), .Q(n4750) );
  MUX21X1 U10696 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][5] ), .IN2(
        n6831), .S(n9312), .Q(n4748) );
  MUX21X1 U10697 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][4] ), .IN2(
        n6801), .S(n9312), .Q(n4747) );
  MUX21X1 U10698 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][2] ), .IN2(
        n6846), .S(n9312), .Q(n4745) );
  NOR2X0 U10699 ( .IN1(n9086), .IN2(n9185), .QN(n9302) );
  MUX21X1 U10700 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][7] ), .IN2(n6861), .S(n9302), .Q(n4622) );
  MUX21X1 U10701 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][5] ), .IN2(n6832), .S(n9302), .Q(n4620) );
  MUX21X1 U10702 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][4] ), .IN2(n6803), .S(n9302), .Q(n4619) );
  MUX21X1 U10703 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][2] ), .IN2(n6846), .S(n9302), .Q(n4617) );
  OA21X1 U10704 ( .IN1(n9969), .IN2(n10113), .IN3(n10111), .Q(n9123) );
  MUX21X1 U10705 ( .IN1(n11804), .IN2(dptr_lo[6]), .S(n9123), .Q(n6635) );
  MUX21X1 U10706 ( .IN1(n11850), .IN2(dptr_lo[7]), .S(n9123), .Q(n4350) );
  OAI21X1 U10707 ( .IN1(n9088), .IN2(n11965), .IN3(n9087), .QN(n4381) );
  NOR2X0 U10708 ( .IN1(mem_act[1]), .IN2(wbd_ack_i), .QN(n10109) );
  AO22X1 U10709 ( .IN1(dptr_hi[7]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[15]), .Q(n4333) );
  AND2X1 U10710 ( .IN1(n9131), .IN2(psw_set[0]), .Q(n9090) );
  NAND2X0 U10711 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n10097), .QN(n9235) );
  AO22X1 U10712 ( .IN1(psw_set[1]), .IN2(n9090), .IN3(n9135), .IN4(n9235), .Q(
        n9100) );
  NAND2X0 U10713 ( .IN1(n9091), .IN2(n9100), .QN(n9102) );
  OA22X1 U10714 ( .IN1(n9095), .IN2(n9094), .IN3(n9093), .IN4(n9092), .Q(n9098) );
  OA22X1 U10715 ( .IN1(n9098), .IN2(n9135), .IN3(n9097), .IN4(n9096), .Q(n9099) );
  NAND2X0 U10716 ( .IN1(n9099), .IN2(n9134), .QN(n9101) );
  AO22X1 U10717 ( .IN1(srcAc), .IN2(n9102), .IN3(n9101), .IN4(n9100), .Q(n6785) );
  MUX21X1 U10718 ( .IN1(\oc8051_memory_interface1/iadr_t [0]), .IN2(n11676), 
        .S(n9611), .Q(n4371) );
  MUX21X1 U10719 ( .IN1(n11676), .IN2(dptr_lo[0]), .S(n9123), .Q(n4370) );
  OR3X1 U10720 ( .IN1(n9130), .IN2(n9885), .IN3(n9895), .Q(n9105) );
  MUX21X1 U10721 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[0][0] ), .IN2(
        \oc8051_sfr1/oc8051_int1/isrc[1][0] ), .S(n11965), .Q(n9900) );
  MUX21X1 U10722 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[0][2] ), .IN2(
        \oc8051_sfr1/oc8051_int1/isrc[1][2] ), .S(n11965), .Q(n9859) );
  NOR2X0 U10723 ( .IN1(n9859), .IN2(n11996), .QN(n9901) );
  MUX21X1 U10724 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[0][1] ), .IN2(
        \oc8051_sfr1/oc8051_int1/isrc[1][1] ), .S(n11965), .Q(n9858) );
  NAND3X0 U10725 ( .IN1(int_ack), .IN2(n9901), .IN3(n9858), .QN(n9915) );
  OA21X1 U10726 ( .IN1(n9900), .IN2(n9915), .IN3(\oc8051_sfr1/tcon [5]), .Q(
        n9104) );
  OA22X1 U10727 ( .IN1(\oc8051_sfr1/oc8051_int1/tf0_buff ), .IN2(n12047), 
        .IN3(n9885), .IN4(n9895), .Q(n9103) );
  MUX21X1 U10728 ( .IN1(n9105), .IN2(n9104), .S(n9103), .Q(n9106) );
  NAND2X0 U10729 ( .IN1(n9106), .IN2(n9921), .QN(n9107) );
  OAI21X1 U10730 ( .IN1(n9108), .IN2(n9921), .IN3(n9107), .QN(n4452) );
  AO22X1 U10731 ( .IN1(dptr_hi[0]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[8]), .Q(n4347) );
  NAND3X0 U10732 ( .IN1(n9111), .IN2(n9110), .IN3(n9109), .QN(n9120) );
  MUX21X1 U10733 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[4][5] ), .S(
        n9120), .Q(n6670) );
  AO21X1 U10734 ( .IN1(n12012), .IN2(n11676), .IN3(n9124), .Q(n9113) );
  MUX21X1 U10735 ( .IN1(n9113), .IN2(\oc8051_sfr1/b_reg [0]), .S(n9112), .Q(
        n4321) );
  MUX21X1 U10736 ( .IN1(\oc8051_memory_interface1/iadr_t [1]), .IN2(n11698), 
        .S(n9611), .Q(n4368) );
  MUX21X1 U10737 ( .IN1(n11698), .IN2(dptr_lo[1]), .S(n9123), .Q(n4367) );
  AO22X1 U10738 ( .IN1(dptr_hi[1]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[9]), .Q(n4345) );
  MUX21X1 U10739 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[4][7] ), .S(
        n9120), .Q(n6668) );
  AO21X1 U10740 ( .IN1(n12012), .IN2(n11698), .IN3(n9124), .Q(n9115) );
  OA21X1 U10741 ( .IN1(n9909), .IN2(n9126), .IN3(n9125), .Q(n9114) );
  MUX21X1 U10742 ( .IN1(n9115), .IN2(\oc8051_sfr1/b_reg [1]), .S(n9114), .Q(
        n4320) );
  MUX21X1 U10743 ( .IN1(\oc8051_memory_interface1/iadr_t [2]), .IN2(n11719), 
        .S(n9611), .Q(n4365) );
  MUX21X1 U10744 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[4][6] ), .S(
        n9120), .Q(n6669) );
  MUX21X1 U10745 ( .IN1(n11719), .IN2(dptr_lo[2]), .S(n9123), .Q(n4364) );
  MUX21X1 U10746 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[4][4] ), .S(
        n9120), .Q(n6671) );
  AO22X1 U10747 ( .IN1(dptr_hi[2]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[10]), .Q(n4343) );
  AO21X1 U10748 ( .IN1(n12012), .IN2(n11719), .IN3(n9124), .Q(n9117) );
  OA21X1 U10749 ( .IN1(n9969), .IN2(n9126), .IN3(n9125), .Q(n9116) );
  MUX21X1 U10750 ( .IN1(n9117), .IN2(\oc8051_sfr1/b_reg [2]), .S(n9116), .Q(
        n4319) );
  MUX21X1 U10751 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[4][3] ), .S(
        n9120), .Q(n6672) );
  MUX21X1 U10752 ( .IN1(\oc8051_memory_interface1/iadr_t [3]), .IN2(n11741), 
        .S(n9611), .Q(n4362) );
  MUX21X1 U10753 ( .IN1(n11741), .IN2(dptr_lo[3]), .S(n9123), .Q(n4361) );
  MUX21X1 U10754 ( .IN1(n10047), .IN2(\oc8051_indi_addr1/buff[4][2] ), .S(
        n9120), .Q(n6673) );
  AO21X1 U10755 ( .IN1(n12012), .IN2(n11741), .IN3(n9124), .Q(n9119) );
  OA21X1 U10756 ( .IN1(n10112), .IN2(n9126), .IN3(n9125), .Q(n9118) );
  MUX21X1 U10757 ( .IN1(n9119), .IN2(\oc8051_sfr1/b_reg [3]), .S(n9118), .Q(
        n4318) );
  MUX21X1 U10758 ( .IN1(\oc8051_memory_interface1/iadr_t [4]), .IN2(n11762), 
        .S(n9611), .Q(n4359) );
  MUX21X1 U10759 ( .IN1(n10066), .IN2(\oc8051_indi_addr1/buff[4][1] ), .S(
        n9120), .Q(n6674) );
  MUX21X1 U10760 ( .IN1(n11762), .IN2(dptr_lo[4]), .S(n9123), .Q(n4358) );
  MUX21X1 U10761 ( .IN1(n10043), .IN2(\oc8051_indi_addr1/buff[4][0] ), .S(
        n9120), .Q(n6675) );
  AO22X1 U10762 ( .IN1(dptr_hi[4]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[12]), .Q(n4339) );
  AO21X1 U10763 ( .IN1(n12012), .IN2(n11762), .IN3(n9124), .Q(n9122) );
  OA21X1 U10764 ( .IN1(n9946), .IN2(n9126), .IN3(n9125), .Q(n9121) );
  MUX21X1 U10765 ( .IN1(n9122), .IN2(\oc8051_sfr1/b_reg [4]), .S(n9121), .Q(
        n4317) );
  MUX21X1 U10766 ( .IN1(\oc8051_memory_interface1/iadr_t [5]), .IN2(n11783), 
        .S(n9611), .Q(n4356) );
  MUX21X1 U10767 ( .IN1(n11783), .IN2(dptr_lo[5]), .S(n9123), .Q(n4355) );
  AO21X1 U10768 ( .IN1(n12012), .IN2(n11783), .IN3(n9124), .Q(n9128) );
  OA21X1 U10769 ( .IN1(n9885), .IN2(n9126), .IN3(n9125), .Q(n9127) );
  MUX21X1 U10770 ( .IN1(n9128), .IN2(\oc8051_sfr1/b_reg [5]), .S(n9127), .Q(
        n4316) );
  MUX21X1 U10771 ( .IN1(n10107), .IN2(n9130), .S(n9129), .Q(n9133) );
  NOR2X0 U10772 ( .IN1(n9213), .IN2(n9131), .QN(n9132) );
  MUX21X1 U10773 ( .IN1(n9133), .IN2(cy), .S(n9132), .Q(n6784) );
  NAND2X0 U10774 ( .IN1(n12012), .IN2(n10066), .QN(n9207) );
  NAND2X0 U10775 ( .IN1(n9207), .IN2(n9134), .QN(n9137) );
  NAND2X0 U10776 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n9909), .QN(n9249) );
  MUX21X1 U10777 ( .IN1(n9137), .IN2(\oc8051_sfr1/psw [1]), .S(n9136), .Q(
        n6783) );
  INVX0 U10778 ( .INP(n9138), .ZN(n9795) );
  OR3X1 U10779 ( .IN1(n9795), .IN2(n9140), .IN3(n9139), .Q(n9141) );
  NAND2X0 U10780 ( .IN1(n9156), .IN2(n9867), .QN(n9151) );
  MUX21X1 U10781 ( .IN1(n9141), .IN2(\oc8051_sfr1/oc8051_int1/isrc[0][1] ), 
        .S(n9151), .Q(n6709) );
  NAND2X0 U10782 ( .IN1(n9153), .IN2(n9867), .QN(n9154) );
  AO22X1 U10783 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[1][1] ), .IN2(n9154), 
        .IN3(n9153), .IN4(n9141), .Q(n6706) );
  AO22X1 U10784 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[1][2] ), .IN2(n9154), 
        .IN3(n9153), .IN4(n9142), .Q(n6712) );
  AO22X1 U10785 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[0][2] ), .IN2(n9151), 
        .IN3(n9156), .IN4(n9142), .Q(n6708) );
  NOR2X0 U10786 ( .IN1(n9144), .IN2(n9143), .QN(n9145) );
  NAND4X0 U10787 ( .IN1(n9148), .IN2(n9147), .IN3(n9146), .IN4(n9145), .QN(
        n9149) );
  AO22X1 U10788 ( .IN1(wait_data), .IN2(src_sel2[1]), .IN3(n10093), .IN4(n9149), .Q(n6769) );
  INVX0 U10789 ( .INP(n9150), .ZN(n9152) );
  AO22X1 U10790 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[0][0] ), .IN2(n9151), 
        .IN3(n9156), .IN4(n9152), .Q(n6710) );
  AO22X1 U10791 ( .IN1(\oc8051_sfr1/oc8051_int1/isrc[1][0] ), .IN2(n9154), 
        .IN3(n9153), .IN4(n9152), .Q(n6707) );
  INVX0 U10792 ( .INP(n9673), .ZN(n10116) );
  MUX21X1 U10793 ( .IN1(\oc8051_memory_interface1/iadr_t [9]), .IN2(n10116), 
        .S(n9611), .Q(n4376) );
  MUX21X1 U10794 ( .IN1(n10052), .IN2(\oc8051_indi_addr1/buff[0][3] ), .S(
        n9155), .Q(n6640) );
  MUX21X1 U10795 ( .IN1(n10070), .IN2(\oc8051_indi_addr1/buff[0][4] ), .S(
        n9155), .Q(n6639) );
  MUX21X1 U10796 ( .IN1(n10075), .IN2(\oc8051_indi_addr1/buff[0][5] ), .S(
        n9155), .Q(n6638) );
  MUX21X1 U10797 ( .IN1(n10100), .IN2(\oc8051_indi_addr1/buff[0][6] ), .S(
        n9155), .Q(n6637) );
  MUX21X1 U10798 ( .IN1(n10107), .IN2(\oc8051_indi_addr1/buff[0][7] ), .S(
        n9155), .Q(n6636) );
  NAND2X0 U10799 ( .IN1(n9157), .IN2(n9156), .QN(n9159) );
  AO22X1 U10800 ( .IN1(\oc8051_sfr1/oc8051_int1/int_lev[0][0] ), .IN2(n9159), 
        .IN3(n9158), .IN4(n12028), .Q(n4383) );
  AO21X1 U10801 ( .IN1(n9604), .IN2(n10075), .IN3(n9610), .Q(n9162) );
  NOR2X0 U10802 ( .IN1(n9160), .IN2(n12012), .QN(n9238) );
  NOR2X0 U10803 ( .IN1(n9606), .IN2(n9238), .QN(n9161) );
  MUX21X1 U10804 ( .IN1(\oc8051_sfr1/psw [5]), .IN2(n9162), .S(n9161), .Q(
        n4322) );
  INVX0 U10805 ( .INP(n9727), .ZN(n10120) );
  MUX21X1 U10806 ( .IN1(\oc8051_memory_interface1/iadr_t [13]), .IN2(n10120), 
        .S(n9611), .Q(n4378) );
  AO22X1 U10807 ( .IN1(dptr_hi[5]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[13]), .Q(n4337) );
  AO22X1 U10808 ( .IN1(acc[4]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[4]), .Q(n6736) );
  AO22X1 U10809 ( .IN1(acc[3]), .IN2(n11914), .IN3(wbd_ack_i), .IN4(
        wbd_dat_o[3]), .Q(n6737) );
  INVX0 U10810 ( .INP(n9700), .ZN(n10118) );
  MUX21X1 U10811 ( .IN1(\oc8051_memory_interface1/iadr_t [11]), .IN2(n10118), 
        .S(n9611), .Q(n4377) );
  AO22X1 U10812 ( .IN1(dptr_hi[3]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[11]), .Q(n4341) );
  INVX0 U10813 ( .INP(n9745), .ZN(n10121) );
  MUX21X1 U10814 ( .IN1(\oc8051_memory_interface1/iadr_t [14]), .IN2(n10121), 
        .S(n9611), .Q(n4375) );
  AO22X1 U10815 ( .IN1(dptr_hi[6]), .IN2(n10109), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[14]), .Q(n4335) );
  MUX21X1 U10816 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][1] ), .IN2(
        n6876), .S(n9303), .Q(n4664) );
  AND2X1 U10817 ( .IN1(n9164), .IN2(n9163), .Q(n9170) );
  NAND2X0 U10818 ( .IN1(n9165), .IN2(n9170), .QN(n9189) );
  NOR2X0 U10819 ( .IN1(n9189), .IN2(n9185), .QN(n9378) );
  MUX21X1 U10820 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][1] ), .IN2(
        n6827), .S(n9378), .Q(n4672) );
  MUX21X1 U10821 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][1] ), .IN2(
        n6882), .S(n9304), .Q(n4680) );
  MUX21X1 U10822 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][1] ), .IN2(
        n6878), .S(n9305), .Q(n4688) );
  MUX21X1 U10823 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][1] ), .IN2(
        n6828), .S(n9306), .Q(n4696) );
  MUX21X1 U10824 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][1] ), .IN2(
        n9174), .S(n9307), .Q(n4704) );
  MUX21X1 U10825 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][1] ), .IN2(
        n6827), .S(n9308), .Q(n4712) );
  MUX21X1 U10826 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][1] ), .IN2(
        n6879), .S(n9309), .Q(n4720) );
  MUX21X1 U10827 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][1] ), .IN2(
        n6825), .S(n9310), .Q(n4728) );
  MUX21X1 U10828 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][1] ), .IN2(
        n6870), .S(n9311), .Q(n4736) );
  MUX21X1 U10829 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][1] ), .IN2(
        n6828), .S(n9312), .Q(n4744) );
  NAND2X0 U10830 ( .IN1(n9170), .IN2(n9166), .QN(n9190) );
  NOR2X0 U10831 ( .IN1(n9190), .IN2(n9171), .QN(n9333) );
  MUX21X1 U10832 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][1] ), .IN2(
        n6825), .S(n9333), .Q(n4752) );
  NAND2X0 U10833 ( .IN1(n9167), .IN2(n9166), .QN(n9191) );
  NOR2X0 U10834 ( .IN1(n9191), .IN2(n9171), .QN(n9388) );
  MUX21X1 U10835 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][1] ), .IN2(
        n6875), .S(n9388), .Q(n4760) );
  NAND2X0 U10836 ( .IN1(n9170), .IN2(n9168), .QN(n9193) );
  NOR2X0 U10837 ( .IN1(n9193), .IN2(n9171), .QN(n9327) );
  MUX21X1 U10838 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][1] ), .IN2(
        n6826), .S(n9327), .Q(n4768) );
  NOR2X0 U10839 ( .IN1(n9186), .IN2(n9171), .QN(n9423) );
  MUX21X1 U10840 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][1] ), .IN2(
        n6874), .S(n9423), .Q(n4776) );
  NOR2X0 U10841 ( .IN1(n9195), .IN2(n9171), .QN(n9397) );
  MUX21X1 U10842 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][1] ), .IN2(
        n6869), .S(n9397), .Q(n4784) );
  MUX21X1 U10843 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][1] ), .IN2(
        n6827), .S(n9313), .Q(n4792) );
  NOR2X0 U10844 ( .IN1(n9189), .IN2(n9171), .QN(n9376) );
  MUX21X1 U10845 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][1] ), .IN2(
        n6883), .S(n9376), .Q(n4800) );
  MUX21X1 U10846 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][1] ), .IN2(
        n6872), .S(n9314), .Q(n4808) );
  MUX21X1 U10847 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][1] ), .IN2(
        n6881), .S(n9315), .Q(n4816) );
  MUX21X1 U10848 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][1] ), .IN2(
        n9174), .S(n9316), .Q(n4824) );
  MUX21X1 U10849 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][1] ), .IN2(
        n6873), .S(n9317), .Q(n4832) );
  MUX21X1 U10850 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][1] ), .IN2(
        n6881), .S(n9318), .Q(n4840) );
  MUX21X1 U10851 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][1] ), .IN2(
        n6880), .S(n9319), .Q(n4848) );
  MUX21X1 U10852 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][1] ), .IN2(
        n6873), .S(n9320), .Q(n4856) );
  MUX21X1 U10853 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][1] ), .IN2(
        n9174), .S(n9321), .Q(n4864) );
  MUX21X1 U10854 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][1] ), .IN2(
        n6827), .S(n9322), .Q(n4872) );
  NOR2X0 U10855 ( .IN1(n9190), .IN2(n9172), .QN(n9332) );
  MUX21X1 U10856 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][1] ), .IN2(
        n6877), .S(n9332), .Q(n4880) );
  NOR2X0 U10857 ( .IN1(n9191), .IN2(n9172), .QN(n9389) );
  MUX21X1 U10858 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][1] ), .IN2(
        n6876), .S(n9389), .Q(n4888) );
  NOR2X0 U10859 ( .IN1(n9193), .IN2(n9172), .QN(n9326) );
  MUX21X1 U10860 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][1] ), .IN2(
        n6876), .S(n9326), .Q(n4896) );
  NOR2X0 U10861 ( .IN1(n9186), .IN2(n9172), .QN(n9440) );
  MUX21X1 U10862 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][1] ), .IN2(
        n6827), .S(n9440), .Q(n4904) );
  NOR2X0 U10863 ( .IN1(n9195), .IN2(n9172), .QN(n9396) );
  MUX21X1 U10864 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][1] ), .IN2(
        n6879), .S(n9396), .Q(n4912) );
  MUX21X1 U10865 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][1] ), .IN2(
        n6825), .S(n9264), .Q(n4920) );
  NOR2X0 U10866 ( .IN1(n9189), .IN2(n9172), .QN(n9375) );
  MUX21X1 U10867 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][1] ), .IN2(
        n6828), .S(n9375), .Q(n4928) );
  MUX21X1 U10868 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][1] ), .IN2(
        n6827), .S(n9265), .Q(n4936) );
  MUX21X1 U10869 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][1] ), .IN2(
        n6876), .S(n9266), .Q(n4944) );
  MUX21X1 U10870 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][1] ), .IN2(
        n6827), .S(n9267), .Q(n4952) );
  MUX21X1 U10871 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][1] ), .IN2(
        n6870), .S(n9268), .Q(n4960) );
  MUX21X1 U10872 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][1] ), .IN2(
        n6869), .S(n9269), .Q(n4968) );
  MUX21X1 U10873 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][1] ), .IN2(
        n6883), .S(n9270), .Q(n4976) );
  MUX21X1 U10874 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][1] ), .IN2(
        n6826), .S(n9271), .Q(n4984) );
  MUX21X1 U10875 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][1] ), .IN2(
        n6876), .S(n9272), .Q(n4992) );
  MUX21X1 U10876 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][1] ), .IN2(
        n6875), .S(n9273), .Q(n5000) );
  NOR2X0 U10877 ( .IN1(n9190), .IN2(n9173), .QN(n9331) );
  MUX21X1 U10878 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][1] ), .IN2(
        n6871), .S(n9331), .Q(n5008) );
  NOR2X0 U10879 ( .IN1(n9191), .IN2(n9173), .QN(n9390) );
  MUX21X1 U10880 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][1] ), .IN2(
        n6828), .S(n9390), .Q(n5016) );
  NOR2X0 U10881 ( .IN1(n9193), .IN2(n9173), .QN(n9325) );
  MUX21X1 U10882 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][1] ), .IN2(
        n6826), .S(n9325), .Q(n5024) );
  NOR2X0 U10883 ( .IN1(n9186), .IN2(n9173), .QN(n9457) );
  MUX21X1 U10884 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][1] ), .IN2(
        n6828), .S(n9457), .Q(n5032) );
  NOR2X0 U10885 ( .IN1(n9195), .IN2(n9173), .QN(n9394) );
  MUX21X1 U10886 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][1] ), .IN2(
        n6878), .S(n9394), .Q(n5040) );
  MUX21X1 U10887 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][1] ), .IN2(
        n6828), .S(n9274), .Q(n5048) );
  NOR2X0 U10888 ( .IN1(n9189), .IN2(n9173), .QN(n9515) );
  MUX21X1 U10889 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][1] ), .IN2(
        n6825), .S(n9515), .Q(n5056) );
  MUX21X1 U10890 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][1] ), .IN2(
        n6878), .S(n9275), .Q(n5064) );
  MUX21X1 U10891 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][1] ), .IN2(
        n6875), .S(n9276), .Q(n5072) );
  MUX21X1 U10892 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][1] ), .IN2(
        n6883), .S(n9277), .Q(n5080) );
  MUX21X1 U10893 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][1] ), .IN2(
        n6877), .S(n9278), .Q(n5088) );
  MUX21X1 U10894 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][1] ), .IN2(
        n6873), .S(n9279), .Q(n5096) );
  NOR2X0 U10895 ( .IN1(n9195), .IN2(n9185), .QN(n9398) );
  MUX21X1 U10896 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][1] ), .IN2(
        n6881), .S(n9398), .Q(n4656) );
  MUX21X1 U10897 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][1] ), .IN2(
        n6881), .S(n9280), .Q(n5104) );
  MUX21X1 U10898 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][1] ), .IN2(
        n6825), .S(n9281), .Q(n5112) );
  MUX21X1 U10899 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][1] ), .IN2(
        n6825), .S(n9282), .Q(n5120) );
  MUX21X1 U10900 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][1] ), .IN2(
        n6828), .S(n9283), .Q(n5128) );
  NOR2X0 U10901 ( .IN1(n9190), .IN2(n9175), .QN(n9330) );
  MUX21X1 U10902 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][1] ), .IN2(
        n6827), .S(n9330), .Q(n5136) );
  NOR2X0 U10903 ( .IN1(n9191), .IN2(n9175), .QN(n9392) );
  MUX21X1 U10904 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][1] ), .IN2(
        n6880), .S(n9392), .Q(n5144) );
  NOR2X0 U10905 ( .IN1(n9193), .IN2(n9175), .QN(n9324) );
  MUX21X1 U10906 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][1] ), .IN2(
        n6877), .S(n9324), .Q(n5152) );
  NOR2X0 U10907 ( .IN1(n9186), .IN2(n9175), .QN(n9463) );
  MUX21X1 U10908 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][1] ), .IN2(
        n6828), .S(n9463), .Q(n5160) );
  NOR2X0 U10909 ( .IN1(n9195), .IN2(n9175), .QN(n9393) );
  MUX21X1 U10910 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][1] ), .IN2(
        n6876), .S(n9393), .Q(n5168) );
  MUX21X1 U10911 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][1] ), .IN2(
        n6873), .S(n9284), .Q(n5176) );
  NOR2X0 U10912 ( .IN1(n9189), .IN2(n9175), .QN(n9377) );
  MUX21X1 U10913 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][1] ), .IN2(
        n6882), .S(n9377), .Q(n5184) );
  MUX21X1 U10914 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][1] ), .IN2(
        n6881), .S(n9285), .Q(n5192) );
  MUX21X1 U10915 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][1] ), .IN2(
        n6873), .S(n9286), .Q(n5200) );
  MUX21X1 U10916 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][1] ), .IN2(
        n6870), .S(n9287), .Q(n5208) );
  MUX21X1 U10917 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][1] ), .IN2(
        n6880), .S(n9288), .Q(n5216) );
  MUX21X1 U10918 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][1] ), .IN2(
        n6825), .S(n9289), .Q(n5224) );
  MUX21X1 U10919 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][1] ), .IN2(
        n6882), .S(n9290), .Q(n5232) );
  MUX21X1 U10920 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][1] ), .IN2(
        n6828), .S(n9291), .Q(n5240) );
  MUX21X1 U10921 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][1] ), .IN2(
        n6870), .S(n9292), .Q(n5248) );
  MUX21X1 U10922 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][1] ), .IN2(
        n6873), .S(n9293), .Q(n5256) );
  NOR2X0 U10923 ( .IN1(n9190), .IN2(n9176), .QN(n9329) );
  MUX21X1 U10924 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][1] ), .IN2(
        n6879), .S(n9329), .Q(n5264) );
  NOR2X0 U10925 ( .IN1(n9191), .IN2(n9176), .QN(n9395) );
  MUX21X1 U10926 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][1] ), .IN2(
        n9174), .S(n9395), .Q(n5272) );
  NOR2X0 U10927 ( .IN1(n9193), .IN2(n9176), .QN(n9323) );
  MUX21X1 U10928 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][1] ), .IN2(
        n6875), .S(n9323), .Q(n5280) );
  NOR2X0 U10929 ( .IN1(n9186), .IN2(n9176), .QN(n9525) );
  MUX21X1 U10930 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][1] ), .IN2(
        n6871), .S(n9525), .Q(n5288) );
  NOR2X0 U10931 ( .IN1(n9195), .IN2(n9176), .QN(n9391) );
  MUX21X1 U10932 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][1] ), .IN2(
        n6826), .S(n9391), .Q(n5296) );
  MUX21X1 U10933 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][1] ), .IN2(
        n6828), .S(n9499), .Q(n5304) );
  NOR2X0 U10934 ( .IN1(n9189), .IN2(n9176), .QN(n9505) );
  MUX21X1 U10935 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][1] ), .IN2(
        n6826), .S(n9505), .Q(n5312) );
  MUX21X1 U10936 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][1] ), .IN2(
        n6870), .S(n9496), .Q(n5320) );
  MUX21X1 U10937 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][1] ), .IN2(
        n6883), .S(n9490), .Q(n5328) );
  MUX21X1 U10938 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][1] ), .IN2(
        n6826), .S(n9484), .Q(n5336) );
  MUX21X1 U10939 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][1] ), .IN2(
        n6880), .S(n9477), .Q(n5344) );
  MUX21X1 U10940 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][1] ), .IN2(
        n6828), .S(n9470), .Q(n5352) );
  MUX21X1 U10941 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][1] ), .IN2(
        n6827), .S(n9469), .Q(n5360) );
  MUX21X1 U10942 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][1] ), .IN2(
        n6873), .S(n9473), .Q(n5368) );
  MUX21X1 U10943 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][1] ), .IN2(
        n6875), .S(n9485), .Q(n5376) );
  MUX21X1 U10944 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][1] ), .IN2(
        n6872), .S(n9489), .Q(n5384) );
  NOR2X0 U10945 ( .IN1(n9190), .IN2(n9177), .QN(n9493) );
  MUX21X1 U10946 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][1] ), .IN2(
        n6874), .S(n9493), .Q(n5392) );
  NOR2X0 U10947 ( .IN1(n9191), .IN2(n9177), .QN(n9509) );
  MUX21X1 U10948 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][1] ), .IN2(
        n6828), .S(n9509), .Q(n5400) );
  NOR2X0 U10949 ( .IN1(n9193), .IN2(n9177), .QN(n9522) );
  MUX21X1 U10950 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][1] ), .IN2(
        n6872), .S(n9522), .Q(n5408) );
  NOR2X0 U10951 ( .IN1(n9186), .IN2(n9177), .QN(n9526) );
  MUX21X1 U10952 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][1] ), .IN2(
        n6876), .S(n9526), .Q(n5416) );
  NOR2X0 U10953 ( .IN1(n9195), .IN2(n9177), .QN(n9465) );
  MUX21X1 U10954 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][1] ), .IN2(
        n6827), .S(n9465), .Q(n5424) );
  MUX21X1 U10955 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][1] ), .IN2(
        n6876), .S(n9462), .Q(n5432) );
  NOR2X0 U10956 ( .IN1(n9189), .IN2(n9177), .QN(n9459) );
  MUX21X1 U10957 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][1] ), .IN2(
        n6878), .S(n9459), .Q(n5440) );
  MUX21X1 U10958 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][1] ), .IN2(
        n6882), .S(n9451), .Q(n5448) );
  MUX21X1 U10959 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][1] ), .IN2(
        n6878), .S(n9447), .Q(n5456) );
  MUX21X1 U10960 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][1] ), .IN2(
        n6879), .S(n9442), .Q(n5464) );
  MUX21X1 U10961 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][1] ), .IN2(
        n6873), .S(n9437), .Q(n5472) );
  MUX21X1 U10962 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][1] ), .IN2(
        n6826), .S(n9434), .Q(n5480) );
  MUX21X1 U10963 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][1] ), .IN2(
        n6828), .S(n9429), .Q(n5488) );
  MUX21X1 U10964 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][1] ), .IN2(
        n6825), .S(n9426), .Q(n5496) );
  MUX21X1 U10965 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][1] ), .IN2(
        n6883), .S(n9424), .Q(n5504) );
  MUX21X1 U10966 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][1] ), .IN2(
        n6826), .S(n9421), .Q(n5512) );
  NOR2X0 U10967 ( .IN1(n9190), .IN2(n9194), .QN(n9420) );
  MUX21X1 U10968 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][1] ), .IN2(
        n6877), .S(n9420), .Q(n5520) );
  NOR2X0 U10969 ( .IN1(n9191), .IN2(n9194), .QN(n9419) );
  MUX21X1 U10970 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][1] ), .IN2(
        n6876), .S(n9419), .Q(n5528) );
  NOR2X0 U10971 ( .IN1(n9193), .IN2(n9194), .QN(n9418) );
  MUX21X1 U10972 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][1] ), .IN2(
        n6869), .S(n9418), .Q(n5536) );
  NOR2X0 U10973 ( .IN1(n9186), .IN2(n9185), .QN(n9413) );
  MUX21X1 U10974 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][1] ), .IN2(
        n6874), .S(n9413), .Q(n4648) );
  MUX21X1 U10975 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][6] ), .IN2(
        n6913), .S(n9450), .Q(n5821) );
  NOR2X0 U10976 ( .IN1(n9189), .IN2(n9192), .QN(n9452) );
  MUX21X1 U10977 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][6] ), .IN2(
        n6851), .S(n9452), .Q(n5829) );
  MUX21X1 U10978 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][6] ), .IN2(
        n6852), .S(n9453), .Q(n5837) );
  MUX21X1 U10979 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][6] ), .IN2(
        n6908), .S(n9454), .Q(n5845) );
  MUX21X1 U10980 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][6] ), .IN2(
        n6902), .S(n9455), .Q(n5853) );
  MUX21X1 U10981 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][6] ), .IN2(
        n6852), .S(n9456), .Q(n5861) );
  MUX21X1 U10982 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][6] ), .IN2(
        n6910), .S(n9458), .Q(n5869) );
  MUX21X1 U10983 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][6] ), .IN2(
        n6908), .S(n9460), .Q(n5877) );
  MUX21X1 U10984 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][6] ), .IN2(
        n9294), .S(n9461), .Q(n5885) );
  MUX21X1 U10985 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][6] ), .IN2(
        n6853), .S(n9464), .Q(n5893) );
  MUX21X1 U10986 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][6] ), .IN2(
        n6913), .S(n9466), .Q(n5901) );
  NOR2X0 U10987 ( .IN1(n9190), .IN2(n9179), .QN(n9467) );
  MUX21X1 U10988 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][6] ), .IN2(
        n6908), .S(n9467), .Q(n5909) );
  NOR2X0 U10989 ( .IN1(n9191), .IN2(n9179), .QN(n9483) );
  MUX21X1 U10990 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][6] ), .IN2(
        n6852), .S(n9483), .Q(n5917) );
  NOR2X0 U10991 ( .IN1(n9193), .IN2(n9179), .QN(n9512) );
  MUX21X1 U10992 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][6] ), .IN2(
        n6853), .S(n9512), .Q(n5925) );
  MUX21X1 U10993 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][6] ), .IN2(
        n6852), .S(n9511), .Q(n5933) );
  NOR2X0 U10994 ( .IN1(n9195), .IN2(n9179), .QN(n9518) );
  MUX21X1 U10995 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][6] ), .IN2(
        n6850), .S(n9518), .Q(n5941) );
  MUX21X1 U10996 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][6] ), .IN2(
        n6850), .S(n9510), .Q(n5949) );
  NOR2X0 U10997 ( .IN1(n9189), .IN2(n9179), .QN(n9517) );
  MUX21X1 U10998 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][6] ), .IN2(
        n6900), .S(n9517), .Q(n5957) );
  MUX21X1 U10999 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][6] ), .IN2(
        n6853), .S(n9521), .Q(n5965) );
  MUX21X1 U11000 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][6] ), .IN2(
        n6901), .S(n9519), .Q(n5973) );
  MUX21X1 U11001 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][6] ), .IN2(
        n6899), .S(n9516), .Q(n5981) );
  MUX21X1 U11002 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][6] ), .IN2(
        n6907), .S(n9513), .Q(n5989) );
  MUX21X1 U11003 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][6] ), .IN2(
        n9294), .S(n9500), .Q(n5997) );
  MUX21X1 U11004 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][6] ), .IN2(
        n6912), .S(n9508), .Q(n6005) );
  MUX21X1 U11005 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][6] ), .IN2(
        n6850), .S(n9507), .Q(n6013) );
  MUX21X1 U11006 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][6] ), .IN2(
        n6909), .S(n9506), .Q(n6021) );
  MUX21X1 U11007 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][6] ), .IN2(
        n6907), .S(n9503), .Q(n6029) );
  NOR2X0 U11008 ( .IN1(n9190), .IN2(n9180), .QN(n9501) );
  MUX21X1 U11009 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][6] ), .IN2(
        n6912), .S(n9501), .Q(n6037) );
  NOR2X0 U11010 ( .IN1(n9191), .IN2(n9180), .QN(n9524) );
  MUX21X1 U11011 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][6] ), .IN2(
        n6899), .S(n9524), .Q(n6045) );
  NOR2X0 U11012 ( .IN1(n9193), .IN2(n9180), .QN(n9497) );
  MUX21X1 U11013 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][6] ), .IN2(
        n6912), .S(n9497), .Q(n6053) );
  MUX21X1 U11014 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][6] ), .IN2(
        n6907), .S(n9495), .Q(n6061) );
  NOR2X0 U11015 ( .IN1(n9195), .IN2(n9180), .QN(n9492) );
  MUX21X1 U11016 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][6] ), .IN2(
        n6850), .S(n9492), .Q(n6069) );
  MUX21X1 U11017 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][6] ), .IN2(
        n6850), .S(n9488), .Q(n6077) );
  NOR2X0 U11018 ( .IN1(n9189), .IN2(n9180), .QN(n9487) );
  MUX21X1 U11019 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][6] ), .IN2(
        n6905), .S(n9487), .Q(n6085) );
  MUX21X1 U11020 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][6] ), .IN2(
        n6899), .S(n9486), .Q(n6093) );
  MUX21X1 U11021 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][6] ), .IN2(
        n6850), .S(n9482), .Q(n6101) );
  MUX21X1 U11022 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][6] ), .IN2(
        n6850), .S(n9481), .Q(n6109) );
  MUX21X1 U11023 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][6] ), .IN2(
        n6852), .S(n9476), .Q(n6117) );
  MUX21X1 U11024 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][6] ), .IN2(
        n6900), .S(n9471), .Q(n6125) );
  MUX21X1 U11025 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][6] ), .IN2(
        n6907), .S(n9468), .Q(n6133) );
  MUX21X1 U11026 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][6] ), .IN2(
        n6851), .S(n9472), .Q(n6141) );
  MUX21X1 U11027 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][6] ), .IN2(
        n6912), .S(n9475), .Q(n6149) );
  MUX21X1 U11028 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][6] ), .IN2(
        n6851), .S(n9479), .Q(n6157) );
  NOR2X0 U11029 ( .IN1(n9190), .IN2(n9181), .QN(n9480) );
  MUX21X1 U11030 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][6] ), .IN2(
        n6851), .S(n9480), .Q(n6165) );
  NOR2X0 U11031 ( .IN1(n9191), .IN2(n9181), .QN(n9523) );
  MUX21X1 U11032 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][6] ), .IN2(
        n6901), .S(n9523), .Q(n6173) );
  NOR2X0 U11033 ( .IN1(n9193), .IN2(n9181), .QN(n9494) );
  MUX21X1 U11034 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][6] ), .IN2(
        n6903), .S(n9494), .Q(n6181) );
  MUX21X1 U11035 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][6] ), .IN2(
        n6853), .S(n9520), .Q(n6189) );
  NOR2X0 U11036 ( .IN1(n9195), .IN2(n9181), .QN(n9386) );
  MUX21X1 U11037 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][6] ), .IN2(
        n6911), .S(n9386), .Q(n6197) );
  MUX21X1 U11038 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][6] ), .IN2(
        n6903), .S(n9374), .Q(n6205) );
  NOR2X0 U11039 ( .IN1(n9189), .IN2(n9181), .QN(n9382) );
  MUX21X1 U11040 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][6] ), .IN2(
        n6911), .S(n9382), .Q(n6213) );
  MUX21X1 U11041 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][6] ), .IN2(
        n6912), .S(n9373), .Q(n6221) );
  MUX21X1 U11042 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][6] ), .IN2(
        n6911), .S(n9372), .Q(n6229) );
  MUX21X1 U11043 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][6] ), .IN2(
        n6851), .S(n9371), .Q(n6237) );
  MUX21X1 U11044 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][6] ), .IN2(
        n6853), .S(n9370), .Q(n6245) );
  MUX21X1 U11045 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][6] ), .IN2(
        n9294), .S(n9369), .Q(n6253) );
  MUX21X1 U11046 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][6] ), .IN2(
        n6899), .S(n9368), .Q(n6261) );
  NOR2X0 U11047 ( .IN1(n9195), .IN2(n9192), .QN(n9498) );
  MUX21X1 U11048 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][6] ), .IN2(
        n6851), .S(n9498), .Q(n5813) );
  MUX21X1 U11049 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][6] ), .IN2(
        n6899), .S(n9367), .Q(n6269) );
  MUX21X1 U11050 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][6] ), .IN2(
        n6851), .S(n9366), .Q(n6277) );
  MUX21X1 U11051 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][6] ), .IN2(
        n6902), .S(n9365), .Q(n6285) );
  NOR2X0 U11052 ( .IN1(n9190), .IN2(n9182), .QN(n9364) );
  MUX21X1 U11053 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][6] ), .IN2(
        n6906), .S(n9364), .Q(n6293) );
  NOR2X0 U11054 ( .IN1(n9191), .IN2(n9182), .QN(n9443) );
  MUX21X1 U11055 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][6] ), .IN2(
        n6908), .S(n9443), .Q(n6301) );
  NOR2X0 U11056 ( .IN1(n9193), .IN2(n9182), .QN(n9401) );
  MUX21X1 U11057 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][6] ), .IN2(
        n6910), .S(n9401), .Q(n6309) );
  MUX21X1 U11058 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][6] ), .IN2(
        n6850), .S(n9363), .Q(n6317) );
  NOR2X0 U11059 ( .IN1(n9195), .IN2(n9182), .QN(n9381) );
  MUX21X1 U11060 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][6] ), .IN2(
        n6901), .S(n9381), .Q(n6325) );
  MUX21X1 U11061 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][6] ), .IN2(
        n6910), .S(n9361), .Q(n6333) );
  NOR2X0 U11062 ( .IN1(n9189), .IN2(n9182), .QN(n9383) );
  MUX21X1 U11063 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][6] ), .IN2(
        n6908), .S(n9383), .Q(n6341) );
  MUX21X1 U11064 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][6] ), .IN2(
        n6851), .S(n9360), .Q(n6349) );
  MUX21X1 U11065 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][6] ), .IN2(
        n6907), .S(n9359), .Q(n6357) );
  MUX21X1 U11066 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][6] ), .IN2(
        n6906), .S(n9358), .Q(n6365) );
  MUX21X1 U11067 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][6] ), .IN2(
        n6899), .S(n9357), .Q(n6373) );
  MUX21X1 U11068 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][6] ), .IN2(
        n6908), .S(n9356), .Q(n6381) );
  MUX21X1 U11069 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][6] ), .IN2(
        n6851), .S(n9355), .Q(n6389) );
  MUX21X1 U11070 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][6] ), .IN2(
        n6902), .S(n9354), .Q(n6397) );
  MUX21X1 U11071 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][6] ), .IN2(
        n6903), .S(n9353), .Q(n6405) );
  MUX21X1 U11072 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][6] ), .IN2(
        n6853), .S(n9352), .Q(n6413) );
  NOR2X0 U11073 ( .IN1(n9190), .IN2(n9183), .QN(n9351) );
  MUX21X1 U11074 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][6] ), .IN2(
        n6906), .S(n9351), .Q(n6421) );
  NOR2X0 U11075 ( .IN1(n9191), .IN2(n9183), .QN(n9425) );
  MUX21X1 U11076 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][6] ), .IN2(
        n6850), .S(n9425), .Q(n6429) );
  NOR2X0 U11077 ( .IN1(n9193), .IN2(n9183), .QN(n9400) );
  MUX21X1 U11078 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][6] ), .IN2(
        n6913), .S(n9400), .Q(n6437) );
  MUX21X1 U11079 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][6] ), .IN2(
        n6909), .S(n9350), .Q(n6445) );
  NOR2X0 U11080 ( .IN1(n9195), .IN2(n9183), .QN(n9380) );
  MUX21X1 U11081 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][6] ), .IN2(
        n6851), .S(n9380), .Q(n6453) );
  MUX21X1 U11082 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][6] ), .IN2(
        n6913), .S(n9349), .Q(n6461) );
  NOR2X0 U11083 ( .IN1(n9189), .IN2(n9183), .QN(n9384) );
  MUX21X1 U11084 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][6] ), .IN2(
        n6912), .S(n9384), .Q(n6469) );
  MUX21X1 U11085 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][6] ), .IN2(
        n6910), .S(n9348), .Q(n6477) );
  MUX21X1 U11086 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][6] ), .IN2(
        n6911), .S(n9347), .Q(n6485) );
  MUX21X1 U11087 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][6] ), .IN2(
        n6903), .S(n9346), .Q(n6493) );
  MUX21X1 U11088 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][6] ), .IN2(
        n6852), .S(n9345), .Q(n6501) );
  MUX21X1 U11089 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][6] ), .IN2(
        n6905), .S(n9344), .Q(n6509) );
  MUX21X1 U11090 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][6] ), .IN2(
        n6909), .S(n9343), .Q(n6517) );
  MUX21X1 U11091 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][6] ), .IN2(
        n6905), .S(n9342), .Q(n6525) );
  MUX21X1 U11092 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][6] ), .IN2(
        n6908), .S(n9341), .Q(n6533) );
  MUX21X1 U11093 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][6] ), .IN2(
        n6853), .S(n9340), .Q(n6541) );
  NOR2X0 U11094 ( .IN1(n9184), .IN2(n9190), .QN(n9339) );
  MUX21X1 U11095 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][6] ), .IN2(
        n6903), .S(n9339), .Q(n6549) );
  NOR2X0 U11096 ( .IN1(n9184), .IN2(n9191), .QN(n9410) );
  MUX21X1 U11097 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][6] ), .IN2(
        n6910), .S(n9410), .Q(n6557) );
  NOR2X0 U11098 ( .IN1(n9184), .IN2(n9193), .QN(n9399) );
  MUX21X1 U11099 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][6] ), .IN2(
        n6852), .S(n9399), .Q(n6565) );
  MUX21X1 U11100 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][6] ), .IN2(
        n6901), .S(n9338), .Q(n6573) );
  NOR2X0 U11101 ( .IN1(n9184), .IN2(n9195), .QN(n9379) );
  MUX21X1 U11102 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][6] ), .IN2(
        n6852), .S(n9379), .Q(n6581) );
  MUX21X1 U11103 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][6] ), .IN2(
        n6913), .S(n9337), .Q(n6589) );
  NOR2X0 U11104 ( .IN1(n9184), .IN2(n9189), .QN(n9385) );
  MUX21X1 U11105 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][6] ), .IN2(
        n6912), .S(n9385), .Q(n6597) );
  MUX21X1 U11106 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][6] ), .IN2(
        n6851), .S(n9336), .Q(n6605) );
  MUX21X1 U11107 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][1] ), .IN2(n6880), .S(n9295), .Q(n4560) );
  MUX21X1 U11108 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][1] ), .IN2(n6881), .S(n9296), .Q(n4568) );
  MUX21X1 U11109 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][1] ), .IN2(n6876), .S(n9297), .Q(n4576) );
  MUX21X1 U11110 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][1] ), .IN2(n6883), .S(n9298), .Q(n4584) );
  MUX21X1 U11111 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][1] ), .IN2(n6879), .S(n9299), .Q(n4592) );
  MUX21X1 U11112 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][1] ), .IN2(n6826), .S(n9300), .Q(n4600) );
  MUX21X1 U11113 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][1] ), .IN2(n6872), .S(n9301), .Q(n4608) );
  MUX21X1 U11114 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][1] ), .IN2(n6874), .S(n9302), .Q(n4616) );
  NOR2X0 U11115 ( .IN1(n9190), .IN2(n9185), .QN(n9334) );
  MUX21X1 U11116 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][1] ), .IN2(n6878), .S(n9334), .Q(n4624) );
  NOR2X0 U11117 ( .IN1(n9191), .IN2(n9185), .QN(n9387) );
  MUX21X1 U11118 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][1] ), .IN2(n6878), .S(n9387), .Q(n4632) );
  NOR2X0 U11119 ( .IN1(n9193), .IN2(n9185), .QN(n9328) );
  MUX21X1 U11120 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][1] ), .IN2(
        n6878), .S(n9328), .Q(n4640) );
  NOR2X0 U11121 ( .IN1(n9186), .IN2(n9194), .QN(n9502) );
  MUX21X1 U11122 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][1] ), .IN2(
        n6826), .S(n9502), .Q(n5544) );
  MUX21X1 U11123 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][6] ), .IN2(
        n6900), .S(n9448), .Q(n5805) );
  MUX21X1 U11124 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][1] ), .IN2(
        n6874), .S(n9349), .Q(n6456) );
  MUX21X1 U11125 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][1] ), .IN2(
        n6877), .S(n9384), .Q(n6464) );
  MUX21X1 U11126 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][1] ), .IN2(
        n6827), .S(n9348), .Q(n6472) );
  MUX21X1 U11127 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][1] ), .IN2(
        n6883), .S(n9347), .Q(n6480) );
  MUX21X1 U11128 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][1] ), .IN2(
        n6875), .S(n9346), .Q(n6488) );
  MUX21X1 U11129 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][1] ), .IN2(
        n6876), .S(n9345), .Q(n6496) );
  MUX21X1 U11130 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][1] ), .IN2(
        n6826), .S(n9344), .Q(n6504) );
  MUX21X1 U11131 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][1] ), .IN2(
        n6828), .S(n9343), .Q(n6512) );
  MUX21X1 U11132 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][1] ), .IN2(
        n6869), .S(n9342), .Q(n6520) );
  MUX21X1 U11133 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][1] ), .IN2(
        n6881), .S(n9341), .Q(n6528) );
  MUX21X1 U11134 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][1] ), .IN2(
        n6874), .S(n9340), .Q(n6536) );
  MUX21X1 U11135 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][1] ), .IN2(
        n6827), .S(n9339), .Q(n6544) );
  MUX21X1 U11136 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][1] ), .IN2(
        n6877), .S(n9410), .Q(n6552) );
  MUX21X1 U11137 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][1] ), .IN2(
        n6883), .S(n9399), .Q(n6560) );
  MUX21X1 U11138 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][1] ), .IN2(
        n6869), .S(n9338), .Q(n6568) );
  MUX21X1 U11139 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][1] ), .IN2(
        n6882), .S(n9379), .Q(n6576) );
  MUX21X1 U11140 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][1] ), .IN2(
        n6875), .S(n9337), .Q(n6584) );
  MUX21X1 U11141 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][1] ), .IN2(
        n6871), .S(n9385), .Q(n6592) );
  MUX21X1 U11142 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][1] ), .IN2(
        n6880), .S(n9336), .Q(n6600) );
  MUX21X1 U11143 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][3] ), .IN2(n6920), .S(n9295), .Q(n4562) );
  MUX21X1 U11144 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][3] ), .IN2(n6921), .S(n9296), .Q(n4570) );
  MUX21X1 U11145 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][3] ), .IN2(n6918), .S(n9297), .Q(n4578) );
  MUX21X1 U11146 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][3] ), .IN2(n6916), .S(n9298), .Q(n4586) );
  MUX21X1 U11147 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][3] ), .IN2(n6916), .S(n9299), .Q(n4594) );
  MUX21X1 U11148 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][3] ), .IN2(n6918), .S(n9300), .Q(n4602) );
  MUX21X1 U11149 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][3] ), .IN2(n6917), .S(n9301), .Q(n4610) );
  MUX21X1 U11150 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][3] ), .IN2(n6922), .S(n9302), .Q(n4618) );
  MUX21X1 U11151 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][3] ), .IN2(n6925), .S(n9334), .Q(n4626) );
  MUX21X1 U11152 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][3] ), .IN2(n6926), .S(n9387), .Q(n4634) );
  MUX21X1 U11153 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][3] ), .IN2(
        n6841), .S(n9328), .Q(n4642) );
  MUX21X1 U11154 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][3] ), .IN2(
        n6923), .S(n9413), .Q(n4650) );
  MUX21X1 U11155 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][3] ), .IN2(
        n6921), .S(n9398), .Q(n4658) );
  MUX21X1 U11156 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][3] ), .IN2(
        n9362), .S(n9303), .Q(n4666) );
  MUX21X1 U11157 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][3] ), .IN2(
        n6841), .S(n9378), .Q(n4674) );
  MUX21X1 U11158 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][3] ), .IN2(
        n6928), .S(n9304), .Q(n4682) );
  MUX21X1 U11159 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][3] ), .IN2(
        n6842), .S(n9305), .Q(n4690) );
  MUX21X1 U11160 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][3] ), .IN2(
        n6840), .S(n9306), .Q(n4698) );
  MUX21X1 U11161 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][3] ), .IN2(
        n6926), .S(n9307), .Q(n4706) );
  MUX21X1 U11162 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][3] ), .IN2(
        n6842), .S(n9308), .Q(n4714) );
  MUX21X1 U11163 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][3] ), .IN2(
        n6840), .S(n9309), .Q(n4722) );
  MUX21X1 U11164 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][3] ), .IN2(
        n6843), .S(n9310), .Q(n4730) );
  MUX21X1 U11165 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][3] ), .IN2(
        n6922), .S(n9311), .Q(n4738) );
  MUX21X1 U11166 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][3] ), .IN2(
        n6920), .S(n9312), .Q(n4746) );
  MUX21X1 U11167 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][3] ), .IN2(
        n6916), .S(n9333), .Q(n4754) );
  MUX21X1 U11168 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][3] ), .IN2(
        n6919), .S(n9388), .Q(n4762) );
  MUX21X1 U11169 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][3] ), .IN2(
        n6921), .S(n9327), .Q(n4770) );
  MUX21X1 U11170 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][3] ), .IN2(
        n9362), .S(n9423), .Q(n4778) );
  MUX21X1 U11171 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][3] ), .IN2(
        n6925), .S(n9397), .Q(n4786) );
  MUX21X1 U11172 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][3] ), .IN2(
        n6925), .S(n9313), .Q(n4794) );
  MUX21X1 U11173 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][3] ), .IN2(
        n6924), .S(n9376), .Q(n4802) );
  MUX21X1 U11174 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][3] ), .IN2(
        n6842), .S(n9314), .Q(n4810) );
  MUX21X1 U11175 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][3] ), .IN2(
        n6926), .S(n9315), .Q(n4818) );
  MUX21X1 U11176 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][3] ), .IN2(
        n6842), .S(n9316), .Q(n4826) );
  MUX21X1 U11177 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][3] ), .IN2(
        n6842), .S(n9317), .Q(n4834) );
  MUX21X1 U11178 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][3] ), .IN2(
        n6921), .S(n9318), .Q(n4842) );
  MUX21X1 U11179 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][1] ), .IN2(
        n6880), .S(n9380), .Q(n6448) );
  MUX21X1 U11180 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][3] ), .IN2(
        n6918), .S(n9319), .Q(n4850) );
  MUX21X1 U11181 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][3] ), .IN2(
        n6922), .S(n9320), .Q(n4858) );
  MUX21X1 U11182 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][3] ), .IN2(
        n6840), .S(n9321), .Q(n4866) );
  MUX21X1 U11183 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][3] ), .IN2(
        n6843), .S(n9322), .Q(n4874) );
  MUX21X1 U11184 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][3] ), .IN2(
        n6918), .S(n9332), .Q(n4882) );
  MUX21X1 U11185 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][3] ), .IN2(
        n6924), .S(n9389), .Q(n4890) );
  MUX21X1 U11186 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][3] ), .IN2(
        n6921), .S(n9326), .Q(n4898) );
  MUX21X1 U11187 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][3] ), .IN2(
        n6917), .S(n9440), .Q(n4906) );
  MUX21X1 U11188 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][3] ), .IN2(
        n6841), .S(n9396), .Q(n4914) );
  MUX21X1 U11189 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][3] ), .IN2(
        n6841), .S(n9264), .Q(n4922) );
  MUX21X1 U11190 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][3] ), .IN2(
        n6926), .S(n9375), .Q(n4930) );
  MUX21X1 U11191 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][3] ), .IN2(
        n6916), .S(n9265), .Q(n4938) );
  MUX21X1 U11192 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][3] ), .IN2(
        n6841), .S(n9266), .Q(n4946) );
  MUX21X1 U11193 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][3] ), .IN2(
        n6923), .S(n9267), .Q(n4954) );
  MUX21X1 U11194 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][3] ), .IN2(
        n6924), .S(n9268), .Q(n4962) );
  MUX21X1 U11195 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][3] ), .IN2(
        n6923), .S(n9269), .Q(n4970) );
  MUX21X1 U11196 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][3] ), .IN2(
        n6924), .S(n9270), .Q(n4978) );
  MUX21X1 U11197 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][3] ), .IN2(
        n6922), .S(n9271), .Q(n4986) );
  MUX21X1 U11198 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][3] ), .IN2(
        n6923), .S(n9272), .Q(n4994) );
  MUX21X1 U11199 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][3] ), .IN2(
        n6924), .S(n9273), .Q(n5002) );
  MUX21X1 U11200 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][3] ), .IN2(
        n6916), .S(n9331), .Q(n5010) );
  MUX21X1 U11201 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][3] ), .IN2(
        n6840), .S(n9390), .Q(n5018) );
  MUX21X1 U11202 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][3] ), .IN2(
        n6924), .S(n9325), .Q(n5026) );
  MUX21X1 U11203 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][3] ), .IN2(
        n6917), .S(n9457), .Q(n5034) );
  MUX21X1 U11204 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][3] ), .IN2(
        n6926), .S(n9394), .Q(n5042) );
  MUX21X1 U11205 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][3] ), .IN2(
        n6918), .S(n9274), .Q(n5050) );
  MUX21X1 U11206 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][3] ), .IN2(
        n6841), .S(n9515), .Q(n5058) );
  MUX21X1 U11207 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][3] ), .IN2(
        n6923), .S(n9275), .Q(n5066) );
  MUX21X1 U11208 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][3] ), .IN2(
        n6928), .S(n9276), .Q(n5074) );
  MUX21X1 U11209 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][3] ), .IN2(
        n6923), .S(n9277), .Q(n5082) );
  MUX21X1 U11210 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][3] ), .IN2(
        n6842), .S(n9278), .Q(n5090) );
  MUX21X1 U11211 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][3] ), .IN2(
        n6920), .S(n9279), .Q(n5098) );
  MUX21X1 U11212 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][3] ), .IN2(
        n6925), .S(n9280), .Q(n5106) );
  MUX21X1 U11213 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][3] ), .IN2(
        n6926), .S(n9281), .Q(n5114) );
  MUX21X1 U11214 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][3] ), .IN2(
        n6840), .S(n9282), .Q(n5122) );
  MUX21X1 U11215 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][3] ), .IN2(
        n6923), .S(n9283), .Q(n5130) );
  MUX21X1 U11216 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][3] ), .IN2(
        n6917), .S(n9330), .Q(n5138) );
  MUX21X1 U11217 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][3] ), .IN2(
        n6928), .S(n9392), .Q(n5146) );
  MUX21X1 U11218 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][3] ), .IN2(
        n6841), .S(n9324), .Q(n5154) );
  MUX21X1 U11219 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][3] ), .IN2(
        n6926), .S(n9463), .Q(n5162) );
  MUX21X1 U11220 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][3] ), .IN2(
        n6916), .S(n9393), .Q(n5170) );
  MUX21X1 U11221 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][3] ), .IN2(
        n6925), .S(n9284), .Q(n5178) );
  MUX21X1 U11222 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][3] ), .IN2(
        n6843), .S(n9377), .Q(n5186) );
  MUX21X1 U11223 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][3] ), .IN2(
        n6843), .S(n9285), .Q(n5194) );
  MUX21X1 U11224 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][3] ), .IN2(
        n6843), .S(n9286), .Q(n5202) );
  MUX21X1 U11225 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][3] ), .IN2(
        n9362), .S(n9287), .Q(n5210) );
  MUX21X1 U11226 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][3] ), .IN2(
        n6841), .S(n9288), .Q(n5218) );
  MUX21X1 U11227 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][3] ), .IN2(
        n6840), .S(n9289), .Q(n5226) );
  MUX21X1 U11228 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][3] ), .IN2(
        n6922), .S(n9290), .Q(n5234) );
  MUX21X1 U11229 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][3] ), .IN2(
        n6842), .S(n9291), .Q(n5242) );
  MUX21X1 U11230 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][3] ), .IN2(
        n6843), .S(n9292), .Q(n5250) );
  MUX21X1 U11231 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][3] ), .IN2(
        n6843), .S(n9293), .Q(n5258) );
  MUX21X1 U11232 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][3] ), .IN2(
        n6917), .S(n9329), .Q(n5266) );
  MUX21X1 U11233 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][3] ), .IN2(
        n6920), .S(n9395), .Q(n5274) );
  MUX21X1 U11234 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][3] ), .IN2(
        n6914), .S(n9323), .Q(n5282) );
  MUX21X1 U11235 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][1] ), .IN2(
        n6827), .S(n9350), .Q(n6440) );
  MUX21X1 U11236 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][1] ), .IN2(
        n9174), .S(n9414), .Q(n5560) );
  NOR2X0 U11237 ( .IN1(n9189), .IN2(n9194), .QN(n9408) );
  MUX21X1 U11238 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][1] ), .IN2(
        n6828), .S(n9408), .Q(n5568) );
  MUX21X1 U11239 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][1] ), .IN2(
        n6878), .S(n9406), .Q(n5576) );
  MUX21X1 U11240 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][1] ), .IN2(
        n6879), .S(n9403), .Q(n5584) );
  MUX21X1 U11241 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][1] ), .IN2(
        n6827), .S(n9402), .Q(n5592) );
  MUX21X1 U11242 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][1] ), .IN2(
        n6825), .S(n9449), .Q(n5600) );
  MUX21X1 U11243 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][1] ), .IN2(
        n6869), .S(n9404), .Q(n5608) );
  MUX21X1 U11244 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][1] ), .IN2(
        n6825), .S(n9405), .Q(n5616) );
  MUX21X1 U11245 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][1] ), .IN2(
        n6873), .S(n9407), .Q(n5624) );
  MUX21X1 U11246 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][1] ), .IN2(
        n6880), .S(n9409), .Q(n5632) );
  MUX21X1 U11247 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][1] ), .IN2(
        n6881), .S(n9411), .Q(n5640) );
  NOR2X0 U11248 ( .IN1(n9190), .IN2(n9188), .QN(n9412) );
  MUX21X1 U11249 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][1] ), .IN2(
        n6874), .S(n9412), .Q(n5648) );
  NOR2X0 U11250 ( .IN1(n9191), .IN2(n9188), .QN(n9415) );
  MUX21X1 U11251 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][1] ), .IN2(
        n9174), .S(n9415), .Q(n5656) );
  NOR2X0 U11252 ( .IN1(n9193), .IN2(n9188), .QN(n9417) );
  MUX21X1 U11253 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][1] ), .IN2(
        n6881), .S(n9417), .Q(n5664) );
  MUX21X1 U11254 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][1] ), .IN2(
        n6869), .S(n9514), .Q(n5672) );
  NOR2X0 U11255 ( .IN1(n9195), .IN2(n9188), .QN(n9422) );
  MUX21X1 U11256 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][1] ), .IN2(
        n6828), .S(n9422), .Q(n5680) );
  MUX21X1 U11257 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][1] ), .IN2(
        n6873), .S(n9427), .Q(n5688) );
  NOR2X0 U11258 ( .IN1(n9189), .IN2(n9188), .QN(n9428) );
  MUX21X1 U11259 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][1] ), .IN2(
        n6828), .S(n9428), .Q(n5696) );
  MUX21X1 U11260 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][1] ), .IN2(
        n6826), .S(n9430), .Q(n5704) );
  MUX21X1 U11261 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][1] ), .IN2(
        n6875), .S(n9431), .Q(n5712) );
  MUX21X1 U11262 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][1] ), .IN2(
        n6872), .S(n9432), .Q(n5720) );
  MUX21X1 U11263 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][1] ), .IN2(
        n6825), .S(n9433), .Q(n5728) );
  MUX21X1 U11264 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][1] ), .IN2(
        n6826), .S(n9435), .Q(n5736) );
  MUX21X1 U11265 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][1] ), .IN2(
        n6883), .S(n9436), .Q(n5744) );
  MUX21X1 U11266 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][1] ), .IN2(
        n6878), .S(n9439), .Q(n5752) );
  MUX21X1 U11267 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][1] ), .IN2(
        n6873), .S(n9441), .Q(n5760) );
  MUX21X1 U11268 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][1] ), .IN2(
        n6882), .S(n9444), .Q(n5768) );
  NOR2X0 U11269 ( .IN1(n9190), .IN2(n9192), .QN(n9445) );
  MUX21X1 U11270 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][1] ), .IN2(
        n6871), .S(n9445), .Q(n5776) );
  NOR2X0 U11271 ( .IN1(n9191), .IN2(n9192), .QN(n9491) );
  MUX21X1 U11272 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][1] ), .IN2(
        n6879), .S(n9491), .Q(n5784) );
  NOR2X0 U11273 ( .IN1(n9193), .IN2(n9192), .QN(n9446) );
  MUX21X1 U11274 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][1] ), .IN2(
        n6828), .S(n9446), .Q(n5792) );
  MUX21X1 U11275 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][1] ), .IN2(
        n6827), .S(n9448), .Q(n5800) );
  MUX21X1 U11276 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][1] ), .IN2(
        n6882), .S(n9498), .Q(n5808) );
  MUX21X1 U11277 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][1] ), .IN2(
        n6870), .S(n9450), .Q(n5816) );
  MUX21X1 U11278 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][1] ), .IN2(
        n6870), .S(n9452), .Q(n5824) );
  MUX21X1 U11279 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][1] ), .IN2(
        n6874), .S(n9453), .Q(n5832) );
  MUX21X1 U11280 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][1] ), .IN2(
        n6880), .S(n9454), .Q(n5840) );
  MUX21X1 U11281 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][1] ), .IN2(
        n6827), .S(n9455), .Q(n5848) );
  MUX21X1 U11282 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][1] ), .IN2(
        n6825), .S(n9456), .Q(n5856) );
  MUX21X1 U11283 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][1] ), .IN2(
        n6878), .S(n9458), .Q(n5864) );
  MUX21X1 U11284 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][1] ), .IN2(
        n6880), .S(n9460), .Q(n5872) );
  MUX21X1 U11285 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][1] ), .IN2(
        n6875), .S(n9461), .Q(n5880) );
  MUX21X1 U11286 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][1] ), .IN2(
        n6870), .S(n9464), .Q(n5888) );
  MUX21X1 U11287 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][1] ), .IN2(
        n6828), .S(n9466), .Q(n5896) );
  MUX21X1 U11288 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][1] ), .IN2(
        n6825), .S(n9467), .Q(n5904) );
  MUX21X1 U11289 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][1] ), .IN2(
        n6878), .S(n9483), .Q(n5912) );
  MUX21X1 U11290 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][1] ), .IN2(
        n6826), .S(n9512), .Q(n5920) );
  MUX21X1 U11291 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][1] ), .IN2(
        n6875), .S(n9511), .Q(n5928) );
  MUX21X1 U11292 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][1] ), .IN2(
        n6827), .S(n9518), .Q(n5936) );
  MUX21X1 U11293 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][1] ), .IN2(
        n6881), .S(n9510), .Q(n5944) );
  MUX21X1 U11294 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][1] ), .IN2(
        n6872), .S(n9517), .Q(n5952) );
  MUX21X1 U11295 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][1] ), .IN2(
        n6825), .S(n9521), .Q(n5960) );
  MUX21X1 U11296 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][1] ), .IN2(
        n6826), .S(n9519), .Q(n5968) );
  MUX21X1 U11297 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][1] ), .IN2(
        n6871), .S(n9516), .Q(n5976) );
  MUX21X1 U11298 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][1] ), .IN2(
        n6826), .S(n9513), .Q(n5984) );
  MUX21X1 U11299 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][1] ), .IN2(
        n6827), .S(n9500), .Q(n5992) );
  MUX21X1 U11300 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][1] ), .IN2(
        n6883), .S(n9508), .Q(n6000) );
  NOR2X0 U11301 ( .IN1(n9195), .IN2(n9194), .QN(n9416) );
  MUX21X1 U11302 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][1] ), .IN2(
        n6877), .S(n9416), .Q(n5552) );
  MUX21X1 U11303 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][1] ), .IN2(
        n6827), .S(n9507), .Q(n6008) );
  MUX21X1 U11304 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][1] ), .IN2(
        n6881), .S(n9506), .Q(n6016) );
  MUX21X1 U11305 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][1] ), .IN2(
        n6879), .S(n9503), .Q(n6024) );
  MUX21X1 U11306 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][1] ), .IN2(
        n6871), .S(n9501), .Q(n6032) );
  MUX21X1 U11307 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][1] ), .IN2(
        n6880), .S(n9524), .Q(n6040) );
  MUX21X1 U11308 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][1] ), .IN2(
        n6882), .S(n9497), .Q(n6048) );
  MUX21X1 U11309 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][1] ), .IN2(
        n6879), .S(n9495), .Q(n6056) );
  MUX21X1 U11310 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][1] ), .IN2(
        n6879), .S(n9492), .Q(n6064) );
  MUX21X1 U11311 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][1] ), .IN2(
        n6879), .S(n9488), .Q(n6072) );
  MUX21X1 U11312 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][1] ), .IN2(
        n6874), .S(n9487), .Q(n6080) );
  MUX21X1 U11313 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][1] ), .IN2(
        n6879), .S(n9486), .Q(n6088) );
  MUX21X1 U11314 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][1] ), .IN2(
        n6872), .S(n9482), .Q(n6096) );
  MUX21X1 U11315 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][1] ), .IN2(
        n6826), .S(n9481), .Q(n6104) );
  MUX21X1 U11316 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][1] ), .IN2(
        n6872), .S(n9476), .Q(n6112) );
  MUX21X1 U11317 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][1] ), .IN2(
        n6827), .S(n9471), .Q(n6120) );
  MUX21X1 U11318 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][1] ), .IN2(
        n6882), .S(n9468), .Q(n6128) );
  MUX21X1 U11319 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][1] ), .IN2(
        n6875), .S(n9472), .Q(n6136) );
  MUX21X1 U11320 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][1] ), .IN2(
        n6877), .S(n9475), .Q(n6144) );
  MUX21X1 U11321 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][1] ), .IN2(
        n6825), .S(n9479), .Q(n6152) );
  MUX21X1 U11322 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][1] ), .IN2(
        n6883), .S(n9480), .Q(n6160) );
  MUX21X1 U11323 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][1] ), .IN2(
        n6828), .S(n9523), .Q(n6168) );
  MUX21X1 U11324 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][1] ), .IN2(
        n6876), .S(n9494), .Q(n6176) );
  MUX21X1 U11325 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][1] ), .IN2(
        n6825), .S(n9520), .Q(n6184) );
  MUX21X1 U11326 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][1] ), .IN2(
        n6881), .S(n9386), .Q(n6192) );
  MUX21X1 U11327 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][1] ), .IN2(
        n6877), .S(n9374), .Q(n6200) );
  MUX21X1 U11328 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][1] ), .IN2(
        n6826), .S(n9382), .Q(n6208) );
  MUX21X1 U11329 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][1] ), .IN2(
        n6883), .S(n9373), .Q(n6216) );
  MUX21X1 U11330 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][1] ), .IN2(
        n6825), .S(n9372), .Q(n6224) );
  MUX21X1 U11331 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][1] ), .IN2(
        n6874), .S(n9371), .Q(n6232) );
  MUX21X1 U11332 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][1] ), .IN2(
        n6882), .S(n9370), .Q(n6240) );
  MUX21X1 U11333 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][1] ), .IN2(
        n6877), .S(n9369), .Q(n6248) );
  MUX21X1 U11334 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][1] ), .IN2(
        n6875), .S(n9368), .Q(n6256) );
  MUX21X1 U11335 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][1] ), .IN2(
        n6877), .S(n9367), .Q(n6264) );
  MUX21X1 U11336 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][1] ), .IN2(
        n6825), .S(n9366), .Q(n6272) );
  MUX21X1 U11337 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][1] ), .IN2(
        n6871), .S(n9365), .Q(n6280) );
  MUX21X1 U11338 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][1] ), .IN2(
        n6874), .S(n9364), .Q(n6288) );
  MUX21X1 U11339 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][1] ), .IN2(
        n6826), .S(n9443), .Q(n6296) );
  MUX21X1 U11340 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][1] ), .IN2(
        n6825), .S(n9401), .Q(n6304) );
  MUX21X1 U11341 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][1] ), .IN2(
        n6826), .S(n9363), .Q(n6312) );
  MUX21X1 U11342 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][1] ), .IN2(
        n6874), .S(n9381), .Q(n6320) );
  MUX21X1 U11343 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][1] ), .IN2(
        n6877), .S(n9361), .Q(n6328) );
  MUX21X1 U11344 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][1] ), .IN2(
        n6827), .S(n9383), .Q(n6336) );
  MUX21X1 U11345 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][1] ), .IN2(
        n6869), .S(n9360), .Q(n6344) );
  MUX21X1 U11346 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][1] ), .IN2(
        n6882), .S(n9359), .Q(n6352) );
  MUX21X1 U11347 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][1] ), .IN2(
        n6825), .S(n9358), .Q(n6360) );
  MUX21X1 U11348 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][1] ), .IN2(
        n6882), .S(n9357), .Q(n6368) );
  MUX21X1 U11349 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][1] ), .IN2(
        n6826), .S(n9356), .Q(n6376) );
  MUX21X1 U11350 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][1] ), .IN2(
        n6825), .S(n9355), .Q(n6384) );
  MUX21X1 U11351 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][1] ), .IN2(
        n6880), .S(n9354), .Q(n6392) );
  MUX21X1 U11352 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][1] ), .IN2(
        n6870), .S(n9353), .Q(n6400) );
  MUX21X1 U11353 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][1] ), .IN2(
        n6828), .S(n9352), .Q(n6408) );
  MUX21X1 U11354 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][1] ), .IN2(
        n6871), .S(n9351), .Q(n6416) );
  MUX21X1 U11355 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][1] ), .IN2(
        n9174), .S(n9425), .Q(n6424) );
  MUX21X1 U11356 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][1] ), .IN2(
        n6873), .S(n9400), .Q(n6432) );
  MUX21X1 U11357 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][3] ), .IN2(
        n6840), .S(n9525), .Q(n5290) );
  MUX21X1 U11358 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][6] ), .IN2(
        n6850), .S(n9446), .Q(n5797) );
  MUX21X1 U11359 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][0] ), .IN2(
        n6893), .S(n9463), .Q(n5167) );
  MUX21X1 U11360 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][0] ), .IN2(
        n6822), .S(n9393), .Q(n5175) );
  MUX21X1 U11361 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][0] ), .IN2(
        n6884), .S(n9284), .Q(n5183) );
  MUX21X1 U11362 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][0] ), .IN2(
        n6892), .S(n9377), .Q(n5191) );
  MUX21X1 U11363 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][0] ), .IN2(
        n6823), .S(n9285), .Q(n5199) );
  MUX21X1 U11364 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][0] ), .IN2(
        n6889), .S(n9286), .Q(n5207) );
  MUX21X1 U11365 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][0] ), .IN2(
        n6893), .S(n9287), .Q(n5215) );
  MUX21X1 U11366 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][0] ), .IN2(
        n6893), .S(n9288), .Q(n5223) );
  MUX21X1 U11367 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][0] ), .IN2(
        n6885), .S(n9289), .Q(n5231) );
  MUX21X1 U11368 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][0] ), .IN2(
        n6886), .S(n9290), .Q(n5239) );
  MUX21X1 U11369 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][0] ), .IN2(
        n6888), .S(n9291), .Q(n5247) );
  MUX21X1 U11370 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][0] ), .IN2(
        n6820), .S(n9292), .Q(n5255) );
  MUX21X1 U11371 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][0] ), .IN2(
        n6823), .S(n9293), .Q(n5263) );
  MUX21X1 U11372 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][0] ), .IN2(
        n6890), .S(n9329), .Q(n5271) );
  MUX21X1 U11373 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][0] ), .IN2(
        n6893), .S(n9395), .Q(n5279) );
  MUX21X1 U11374 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][0] ), .IN2(
        n6897), .S(n9323), .Q(n5287) );
  MUX21X1 U11375 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][0] ), .IN2(
        n6820), .S(n9525), .Q(n5295) );
  MUX21X1 U11376 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][0] ), .IN2(
        n6893), .S(n9391), .Q(n5303) );
  MUX21X1 U11377 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][0] ), .IN2(
        n6821), .S(n9499), .Q(n5311) );
  MUX21X1 U11378 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][0] ), .IN2(
        n6884), .S(n9505), .Q(n5319) );
  MUX21X1 U11379 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][0] ), .IN2(
        n6820), .S(n9496), .Q(n5327) );
  MUX21X1 U11380 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][0] ), .IN2(
        n6822), .S(n9490), .Q(n5335) );
  MUX21X1 U11381 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][0] ), .IN2(
        n6822), .S(n9484), .Q(n5343) );
  MUX21X1 U11382 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][0] ), .IN2(
        n6887), .S(n9477), .Q(n5351) );
  MUX21X1 U11383 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][0] ), .IN2(
        n6821), .S(n9470), .Q(n5359) );
  MUX21X1 U11384 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][0] ), .IN2(
        n6891), .S(n9469), .Q(n5367) );
  MUX21X1 U11385 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][0] ), .IN2(
        n6889), .S(n9473), .Q(n5375) );
  MUX21X1 U11386 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][0] ), .IN2(
        n6823), .S(n9485), .Q(n5383) );
  MUX21X1 U11387 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][0] ), .IN2(
        n6884), .S(n9489), .Q(n5391) );
  MUX21X1 U11388 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][0] ), .IN2(
        n6821), .S(n9493), .Q(n5399) );
  MUX21X1 U11389 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][0] ), .IN2(
        n6891), .S(n9509), .Q(n5407) );
  MUX21X1 U11390 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][0] ), .IN2(
        n6897), .S(n9522), .Q(n5415) );
  MUX21X1 U11391 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][0] ), .IN2(
        n6892), .S(n9526), .Q(n5423) );
  MUX21X1 U11392 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][0] ), .IN2(
        n6820), .S(n9465), .Q(n5431) );
  MUX21X1 U11393 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][0] ), .IN2(
        n6896), .S(n9462), .Q(n5439) );
  MUX21X1 U11394 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][0] ), .IN2(
        n6823), .S(n9459), .Q(n5447) );
  MUX21X1 U11395 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][0] ), .IN2(
        n6896), .S(n9451), .Q(n5455) );
  MUX21X1 U11396 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][0] ), .IN2(
        n6820), .S(n9447), .Q(n5463) );
  MUX21X1 U11397 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][0] ), .IN2(
        n6891), .S(n9442), .Q(n5471) );
  MUX21X1 U11398 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][0] ), .IN2(
        n6888), .S(n9437), .Q(n5479) );
  MUX21X1 U11399 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][0] ), .IN2(
        n6820), .S(n9434), .Q(n5487) );
  MUX21X1 U11400 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][0] ), .IN2(
        n6821), .S(n9429), .Q(n5495) );
  MUX21X1 U11401 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][0] ), .IN2(
        n6891), .S(n9426), .Q(n5503) );
  MUX21X1 U11402 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][0] ), .IN2(
        n6887), .S(n9424), .Q(n5511) );
  MUX21X1 U11403 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][0] ), .IN2(
        n6889), .S(n9421), .Q(n5519) );
  MUX21X1 U11404 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][0] ), .IN2(
        n6822), .S(n9420), .Q(n5527) );
  MUX21X1 U11405 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][0] ), .IN2(
        n6891), .S(n9419), .Q(n5535) );
  MUX21X1 U11406 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][0] ), .IN2(
        n6885), .S(n9418), .Q(n5543) );
  MUX21X1 U11407 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][0] ), .IN2(
        n6889), .S(n9502), .Q(n5551) );
  MUX21X1 U11408 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][0] ), .IN2(
        n6822), .S(n9416), .Q(n5559) );
  MUX21X1 U11409 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][0] ), .IN2(
        n6892), .S(n9414), .Q(n5567) );
  MUX21X1 U11410 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][0] ), .IN2(
        n6822), .S(n9408), .Q(n5575) );
  MUX21X1 U11411 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][0] ), .IN2(
        n9263), .S(n9406), .Q(n5583) );
  MUX21X1 U11412 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][0] ), .IN2(
        n6896), .S(n9403), .Q(n5591) );
  MUX21X1 U11413 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][0] ), .IN2(
        n6823), .S(n9402), .Q(n5599) );
  MUX21X1 U11414 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][0] ), .IN2(
        n6892), .S(n9324), .Q(n5159) );
  MUX21X1 U11415 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][0] ), .IN2(
        n6889), .S(n9449), .Q(n5607) );
  MUX21X1 U11416 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][0] ), .IN2(
        n6898), .S(n9404), .Q(n5615) );
  MUX21X1 U11417 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][0] ), .IN2(
        n6821), .S(n9405), .Q(n5623) );
  MUX21X1 U11418 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][0] ), .IN2(
        n6820), .S(n9407), .Q(n5631) );
  MUX21X1 U11419 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][0] ), .IN2(
        n6890), .S(n9409), .Q(n5639) );
  MUX21X1 U11420 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][0] ), .IN2(
        n6823), .S(n9411), .Q(n5647) );
  MUX21X1 U11421 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][0] ), .IN2(
        n6821), .S(n9412), .Q(n5655) );
  MUX21X1 U11422 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][0] ), .IN2(
        n6892), .S(n9415), .Q(n5663) );
  MUX21X1 U11423 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][0] ), .IN2(
        n6885), .S(n9417), .Q(n5671) );
  MUX21X1 U11424 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][0] ), .IN2(
        n6887), .S(n9514), .Q(n5679) );
  MUX21X1 U11425 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][0] ), .IN2(
        n6889), .S(n9422), .Q(n5687) );
  MUX21X1 U11426 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][0] ), .IN2(
        n6822), .S(n9427), .Q(n5695) );
  MUX21X1 U11427 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][0] ), .IN2(
        n6892), .S(n9428), .Q(n5703) );
  MUX21X1 U11428 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][0] ), .IN2(
        n6886), .S(n9430), .Q(n5711) );
  MUX21X1 U11429 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][0] ), .IN2(
        n6821), .S(n9431), .Q(n5719) );
  MUX21X1 U11430 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][0] ), .IN2(
        n6896), .S(n9432), .Q(n5727) );
  MUX21X1 U11431 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][0] ), .IN2(
        n6886), .S(n9433), .Q(n5735) );
  MUX21X1 U11432 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][0] ), .IN2(
        n9263), .S(n9435), .Q(n5743) );
  MUX21X1 U11433 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][0] ), .IN2(
        n6891), .S(n9436), .Q(n5751) );
  MUX21X1 U11434 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][0] ), .IN2(
        n6823), .S(n9439), .Q(n5759) );
  MUX21X1 U11435 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][0] ), .IN2(
        n6892), .S(n9441), .Q(n5767) );
  MUX21X1 U11436 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][0] ), .IN2(
        n6894), .S(n9444), .Q(n5775) );
  MUX21X1 U11437 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][0] ), .IN2(
        n6890), .S(n9445), .Q(n5783) );
  MUX21X1 U11438 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][0] ), .IN2(
        n6822), .S(n9491), .Q(n5791) );
  MUX21X1 U11439 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][0] ), .IN2(
        n6898), .S(n9446), .Q(n5799) );
  MUX21X1 U11440 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][0] ), .IN2(
        n6823), .S(n9448), .Q(n5807) );
  MUX21X1 U11441 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][0] ), .IN2(
        n6898), .S(n9498), .Q(n5815) );
  MUX21X1 U11442 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][0] ), .IN2(
        n6897), .S(n9450), .Q(n5823) );
  MUX21X1 U11443 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][0] ), .IN2(
        n6820), .S(n9452), .Q(n5831) );
  MUX21X1 U11444 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][0] ), .IN2(
        n6887), .S(n9453), .Q(n5839) );
  MUX21X1 U11445 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][0] ), .IN2(
        n6884), .S(n9454), .Q(n5847) );
  MUX21X1 U11446 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][0] ), .IN2(
        n6890), .S(n9455), .Q(n5855) );
  MUX21X1 U11447 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][0] ), .IN2(
        n6889), .S(n9456), .Q(n5863) );
  MUX21X1 U11448 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][0] ), .IN2(
        n6894), .S(n9458), .Q(n5871) );
  MUX21X1 U11449 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][0] ), .IN2(
        n6894), .S(n9460), .Q(n5879) );
  MUX21X1 U11450 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][0] ), .IN2(
        n6821), .S(n9461), .Q(n5887) );
  MUX21X1 U11451 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][0] ), .IN2(
        n6897), .S(n9464), .Q(n5895) );
  MUX21X1 U11452 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][0] ), .IN2(
        n6894), .S(n9466), .Q(n5903) );
  MUX21X1 U11453 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][0] ), .IN2(
        n6888), .S(n9467), .Q(n5911) );
  MUX21X1 U11454 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][0] ), .IN2(
        n6894), .S(n9483), .Q(n5919) );
  MUX21X1 U11455 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][0] ), .IN2(
        n6894), .S(n9512), .Q(n5927) );
  MUX21X1 U11456 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][0] ), .IN2(
        n6887), .S(n9511), .Q(n5935) );
  MUX21X1 U11457 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][0] ), .IN2(
        n6823), .S(n9518), .Q(n5943) );
  MUX21X1 U11458 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][0] ), .IN2(
        n6894), .S(n9510), .Q(n5951) );
  MUX21X1 U11459 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][0] ), .IN2(
        n6895), .S(n9517), .Q(n5959) );
  MUX21X1 U11460 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][0] ), .IN2(
        n6823), .S(n9521), .Q(n5967) );
  MUX21X1 U11461 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][0] ), .IN2(
        n6822), .S(n9519), .Q(n5975) );
  MUX21X1 U11462 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][0] ), .IN2(
        n6884), .S(n9516), .Q(n5983) );
  MUX21X1 U11463 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][0] ), .IN2(
        n6886), .S(n9513), .Q(n5991) );
  MUX21X1 U11464 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][0] ), .IN2(
        n6895), .S(n9500), .Q(n5999) );
  MUX21X1 U11465 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][0] ), .IN2(
        n6821), .S(n9508), .Q(n6007) );
  MUX21X1 U11466 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][0] ), .IN2(
        n6890), .S(n9507), .Q(n6015) );
  MUX21X1 U11467 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][0] ), .IN2(
        n6820), .S(n9506), .Q(n6023) );
  MUX21X1 U11468 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][0] ), .IN2(
        n6887), .S(n9503), .Q(n6031) );
  MUX21X1 U11469 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][0] ), .IN2(
        n6822), .S(n9501), .Q(n6039) );
  MUX21X1 U11470 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][0] ), .IN2(
        n6888), .S(n9392), .Q(n5151) );
  NAND2X0 U11471 ( .IN1(n9209), .IN2(n9235), .QN(n9197) );
  MUX21X1 U11472 ( .IN1(n9237), .IN2(p1_o[6]), .S(n9197), .Q(n4553) );
  NAND2X0 U11473 ( .IN1(n9212), .IN2(n9198), .QN(n9240) );
  NOR2X0 U11474 ( .IN1(n9238), .IN2(n9259), .QN(n9199) );
  MUX21X1 U11475 ( .IN1(p1_o[5]), .IN2(n9240), .S(n9199), .Q(n4554) );
  NAND2X0 U11476 ( .IN1(n9200), .IN2(n9212), .QN(n9243) );
  NOR2X0 U11477 ( .IN1(n9201), .IN2(n12012), .QN(n9605) );
  NOR2X0 U11478 ( .IN1(n9605), .IN2(n9259), .QN(n9202) );
  MUX21X1 U11479 ( .IN1(p1_o[4]), .IN2(n9243), .S(n9202), .Q(n4555) );
  NAND2X0 U11480 ( .IN1(n12012), .IN2(n10052), .QN(n9203) );
  NAND2X0 U11481 ( .IN1(n9212), .IN2(n9203), .QN(n9245) );
  NOR2X0 U11482 ( .IN1(n12012), .IN2(n9204), .QN(n9602) );
  INVX0 U11483 ( .INP(n9602), .ZN(n9601) );
  NAND2X0 U11484 ( .IN1(n9209), .IN2(n9601), .QN(n9205) );
  MUX21X1 U11485 ( .IN1(n9245), .IN2(p1_o[3]), .S(n9205), .Q(n4556) );
  NAND2X0 U11486 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n9969), .QN(n9246) );
  NAND2X0 U11487 ( .IN1(n9209), .IN2(n9246), .QN(n9206) );
  MUX21X1 U11488 ( .IN1(n9248), .IN2(p1_o[2]), .S(n9206), .Q(n4557) );
  NAND2X0 U11489 ( .IN1(n9212), .IN2(n9207), .QN(n9251) );
  NAND2X0 U11490 ( .IN1(n9209), .IN2(n9249), .QN(n9208) );
  MUX21X1 U11491 ( .IN1(n9251), .IN2(p1_o[1]), .S(n9208), .Q(n4558) );
  NAND2X0 U11492 ( .IN1(\oc8051_sfr1/wr_bit_r ), .IN2(n9876), .QN(n9252) );
  MUX21X1 U11493 ( .IN1(n9255), .IN2(p1_o[0]), .S(n9210), .Q(n4559) );
  NAND2X0 U11494 ( .IN1(n12012), .IN2(n10107), .QN(n9211) );
  NAND2X0 U11495 ( .IN1(n9212), .IN2(n9211), .QN(n9262) );
  NOR2X0 U11496 ( .IN1(n9213), .IN2(n12012), .QN(n9260) );
  NOR2X0 U11497 ( .IN1(n9260), .IN2(n9217), .QN(n9214) );
  MUX21X1 U11498 ( .IN1(p0_o[7]), .IN2(n9262), .S(n9214), .Q(n4544) );
  NAND2X0 U11499 ( .IN1(n9222), .IN2(n9235), .QN(n9215) );
  MUX21X1 U11500 ( .IN1(n9237), .IN2(p0_o[6]), .S(n9215), .Q(n4545) );
  NOR2X0 U11501 ( .IN1(n9238), .IN2(n9217), .QN(n9216) );
  MUX21X1 U11502 ( .IN1(p0_o[5]), .IN2(n9240), .S(n9216), .Q(n4546) );
  NOR2X0 U11503 ( .IN1(n9605), .IN2(n9217), .QN(n9218) );
  MUX21X1 U11504 ( .IN1(p0_o[4]), .IN2(n9243), .S(n9218), .Q(n4547) );
  NAND2X0 U11505 ( .IN1(n9222), .IN2(n9601), .QN(n9219) );
  MUX21X1 U11506 ( .IN1(n9245), .IN2(p0_o[3]), .S(n9219), .Q(n4548) );
  NAND2X0 U11507 ( .IN1(n9222), .IN2(n9246), .QN(n9220) );
  MUX21X1 U11508 ( .IN1(n9248), .IN2(p0_o[2]), .S(n9220), .Q(n4549) );
  NAND2X0 U11509 ( .IN1(n9222), .IN2(n9249), .QN(n9221) );
  MUX21X1 U11510 ( .IN1(n9251), .IN2(p0_o[1]), .S(n9221), .Q(n4550) );
  NAND2X0 U11511 ( .IN1(n9222), .IN2(n9252), .QN(n9223) );
  MUX21X1 U11512 ( .IN1(n9255), .IN2(p0_o[0]), .S(n9223), .Q(n4551) );
  NOR2X0 U11513 ( .IN1(n9260), .IN2(n9227), .QN(n9224) );
  MUX21X1 U11514 ( .IN1(p2_o[7]), .IN2(n9262), .S(n9224), .Q(n4528) );
  NAND2X0 U11515 ( .IN1(n9232), .IN2(n9235), .QN(n9225) );
  MUX21X1 U11516 ( .IN1(n9237), .IN2(p2_o[6]), .S(n9225), .Q(n4529) );
  NOR2X0 U11517 ( .IN1(n9238), .IN2(n9227), .QN(n9226) );
  MUX21X1 U11518 ( .IN1(p2_o[5]), .IN2(n9240), .S(n9226), .Q(n4530) );
  NOR2X0 U11519 ( .IN1(n9605), .IN2(n9227), .QN(n9228) );
  MUX21X1 U11520 ( .IN1(p2_o[4]), .IN2(n9243), .S(n9228), .Q(n4531) );
  MUX21X1 U11521 ( .IN1(n9245), .IN2(p2_o[3]), .S(n9229), .Q(n4532) );
  NAND2X0 U11522 ( .IN1(n9232), .IN2(n9246), .QN(n9230) );
  MUX21X1 U11523 ( .IN1(n9248), .IN2(p2_o[2]), .S(n9230), .Q(n4533) );
  NAND2X0 U11524 ( .IN1(n9232), .IN2(n9249), .QN(n9231) );
  MUX21X1 U11525 ( .IN1(n9251), .IN2(p2_o[1]), .S(n9231), .Q(n4534) );
  NAND2X0 U11526 ( .IN1(n9232), .IN2(n9252), .QN(n9233) );
  MUX21X1 U11527 ( .IN1(n9255), .IN2(p2_o[0]), .S(n9233), .Q(n4535) );
  NOR2X0 U11528 ( .IN1(n9260), .IN2(n9241), .QN(n9234) );
  MUX21X1 U11529 ( .IN1(p3_o[7]), .IN2(n9262), .S(n9234), .Q(n4536) );
  NAND2X0 U11530 ( .IN1(n9253), .IN2(n9235), .QN(n9236) );
  MUX21X1 U11531 ( .IN1(n9237), .IN2(p3_o[6]), .S(n9236), .Q(n4537) );
  NOR2X0 U11532 ( .IN1(n9238), .IN2(n9241), .QN(n9239) );
  MUX21X1 U11533 ( .IN1(p3_o[5]), .IN2(n9240), .S(n9239), .Q(n4538) );
  NOR2X0 U11534 ( .IN1(n9605), .IN2(n9241), .QN(n9242) );
  MUX21X1 U11535 ( .IN1(p3_o[4]), .IN2(n9243), .S(n9242), .Q(n4539) );
  NAND2X0 U11536 ( .IN1(n9253), .IN2(n9601), .QN(n9244) );
  MUX21X1 U11537 ( .IN1(n9245), .IN2(p3_o[3]), .S(n9244), .Q(n4540) );
  MUX21X1 U11538 ( .IN1(n9248), .IN2(p3_o[2]), .S(n9247), .Q(n4541) );
  NAND2X0 U11539 ( .IN1(n9253), .IN2(n9249), .QN(n9250) );
  MUX21X1 U11540 ( .IN1(n9251), .IN2(p3_o[1]), .S(n9250), .Q(n4542) );
  NAND2X0 U11541 ( .IN1(n9253), .IN2(n9252), .QN(n9254) );
  MUX21X1 U11542 ( .IN1(n9255), .IN2(p3_o[0]), .S(n9254), .Q(n4543) );
  NAND3X0 U11543 ( .IN1(n10093), .IN2(n9257), .IN3(n9256), .QN(
        \oc8051_decoder1/N2366 ) );
  NAND2X0 U11544 ( .IN1(n10093), .IN2(n9257), .QN(n9596) );
  OR2X1 U11545 ( .IN1(n9258), .IN2(n9596), .Q(\oc8051_decoder1/N2368 ) );
  MUX21X1 U11546 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][0] ), .IN2(n6897), .S(n9295), .Q(n4567) );
  MUX21X1 U11547 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][0] ), .IN2(n6822), .S(n9296), .Q(n4575) );
  MUX21X1 U11548 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][0] ), .IN2(n6892), .S(n9297), .Q(n4583) );
  MUX21X1 U11549 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][0] ), .IN2(n6895), .S(n9298), .Q(n4591) );
  MUX21X1 U11550 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][0] ), .IN2(n6893), .S(n9299), .Q(n4599) );
  MUX21X1 U11551 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][0] ), .IN2(n6820), .S(n9300), .Q(n4607) );
  MUX21X1 U11552 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][0] ), .IN2(n6821), .S(n9301), .Q(n4615) );
  MUX21X1 U11553 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][0] ), .IN2(n6888), .S(n9302), .Q(n4623) );
  MUX21X1 U11554 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][0] ), .IN2(n6891), .S(n9334), .Q(n4631) );
  MUX21X1 U11555 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][0] ), .IN2(n6820), .S(n9387), .Q(n4639) );
  MUX21X1 U11556 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][0] ), .IN2(
        n6891), .S(n9328), .Q(n4647) );
  MUX21X1 U11557 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][0] ), .IN2(
        n9263), .S(n9413), .Q(n4655) );
  MUX21X1 U11558 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][0] ), .IN2(
        n6890), .S(n9398), .Q(n4663) );
  MUX21X1 U11559 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][0] ), .IN2(
        n6892), .S(n9303), .Q(n4671) );
  MUX21X1 U11560 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][0] ), .IN2(
        n6895), .S(n9378), .Q(n4679) );
  MUX21X1 U11561 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][0] ), .IN2(
        n6888), .S(n9304), .Q(n4687) );
  MUX21X1 U11562 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][0] ), .IN2(
        n9263), .S(n9305), .Q(n4695) );
  MUX21X1 U11563 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][0] ), .IN2(
        n6821), .S(n9306), .Q(n4703) );
  MUX21X1 U11564 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][0] ), .IN2(
        n6822), .S(n9307), .Q(n4711) );
  NOR2X0 U11565 ( .IN1(n9260), .IN2(n9259), .QN(n9261) );
  MUX21X1 U11566 ( .IN1(p1_o[7]), .IN2(n9262), .S(n9261), .Q(n4552) );
  MUX21X1 U11567 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][0] ), .IN2(
        n6885), .S(n9308), .Q(n4719) );
  MUX21X1 U11568 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][0] ), .IN2(
        n6896), .S(n9309), .Q(n4727) );
  MUX21X1 U11569 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][0] ), .IN2(
        n6887), .S(n9310), .Q(n4735) );
  MUX21X1 U11570 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][0] ), .IN2(
        n6888), .S(n9311), .Q(n4743) );
  MUX21X1 U11571 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][0] ), .IN2(
        n6888), .S(n9312), .Q(n4751) );
  MUX21X1 U11572 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][0] ), .IN2(
        n6891), .S(n9333), .Q(n4759) );
  MUX21X1 U11573 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][0] ), .IN2(
        n6884), .S(n9388), .Q(n4767) );
  MUX21X1 U11574 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][0] ), .IN2(
        n6821), .S(n9327), .Q(n4775) );
  MUX21X1 U11575 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][0] ), .IN2(
        n6820), .S(n9423), .Q(n4783) );
  MUX21X1 U11576 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][0] ), .IN2(
        n6821), .S(n9397), .Q(n4791) );
  MUX21X1 U11577 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][0] ), .IN2(
        n6889), .S(n9313), .Q(n4799) );
  MUX21X1 U11578 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][0] ), .IN2(
        n6885), .S(n9376), .Q(n4807) );
  MUX21X1 U11579 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][0] ), .IN2(
        n6892), .S(n9314), .Q(n4815) );
  MUX21X1 U11580 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][0] ), .IN2(
        n6887), .S(n9315), .Q(n4823) );
  MUX21X1 U11581 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][0] ), .IN2(
        n6894), .S(n9316), .Q(n4831) );
  MUX21X1 U11582 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][0] ), .IN2(
        n6895), .S(n9317), .Q(n4839) );
  MUX21X1 U11583 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][0] ), .IN2(
        n6822), .S(n9318), .Q(n4847) );
  MUX21X1 U11584 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][0] ), .IN2(
        n6820), .S(n9319), .Q(n4855) );
  MUX21X1 U11585 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][0] ), .IN2(
        n6895), .S(n9320), .Q(n4863) );
  MUX21X1 U11586 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][0] ), .IN2(
        n6823), .S(n9321), .Q(n4871) );
  MUX21X1 U11587 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][0] ), .IN2(
        n6885), .S(n9322), .Q(n4879) );
  MUX21X1 U11588 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][0] ), .IN2(
        n6821), .S(n9332), .Q(n4887) );
  MUX21X1 U11589 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][0] ), .IN2(
        n6890), .S(n9389), .Q(n4895) );
  MUX21X1 U11590 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][0] ), .IN2(
        n6887), .S(n9326), .Q(n4903) );
  MUX21X1 U11591 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][0] ), .IN2(
        n6896), .S(n9440), .Q(n4911) );
  MUX21X1 U11592 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][0] ), .IN2(
        n6820), .S(n9396), .Q(n4919) );
  MUX21X1 U11593 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][0] ), .IN2(
        n6886), .S(n9264), .Q(n4927) );
  MUX21X1 U11594 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][0] ), .IN2(
        n9263), .S(n9375), .Q(n4935) );
  MUX21X1 U11595 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][0] ), .IN2(
        n6820), .S(n9265), .Q(n4943) );
  MUX21X1 U11596 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][0] ), .IN2(
        n6898), .S(n9266), .Q(n4951) );
  MUX21X1 U11597 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][0] ), .IN2(
        n6821), .S(n9267), .Q(n4959) );
  MUX21X1 U11598 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][0] ), .IN2(
        n6887), .S(n9268), .Q(n4967) );
  MUX21X1 U11599 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][0] ), .IN2(
        n6890), .S(n9269), .Q(n4975) );
  MUX21X1 U11600 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][0] ), .IN2(
        n6892), .S(n9270), .Q(n4983) );
  MUX21X1 U11601 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][0] ), .IN2(
        n6894), .S(n9271), .Q(n4991) );
  MUX21X1 U11602 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][0] ), .IN2(
        n6894), .S(n9272), .Q(n4999) );
  MUX21X1 U11603 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][0] ), .IN2(
        n6822), .S(n9273), .Q(n5007) );
  MUX21X1 U11604 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][0] ), .IN2(
        n6821), .S(n9331), .Q(n5015) );
  MUX21X1 U11605 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][0] ), .IN2(
        n6887), .S(n9390), .Q(n5023) );
  MUX21X1 U11606 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][0] ), .IN2(
        n6822), .S(n9325), .Q(n5031) );
  MUX21X1 U11607 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][0] ), .IN2(
        n6897), .S(n9457), .Q(n5039) );
  MUX21X1 U11608 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][0] ), .IN2(
        n6823), .S(n9394), .Q(n5047) );
  MUX21X1 U11609 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][0] ), .IN2(
        n6889), .S(n9274), .Q(n5055) );
  MUX21X1 U11610 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][0] ), .IN2(
        n6895), .S(n9515), .Q(n5063) );
  MUX21X1 U11611 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][0] ), .IN2(
        n6889), .S(n9275), .Q(n5071) );
  MUX21X1 U11612 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][0] ), .IN2(
        n6891), .S(n9276), .Q(n5079) );
  MUX21X1 U11613 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][0] ), .IN2(
        n6891), .S(n9277), .Q(n5087) );
  MUX21X1 U11614 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][0] ), .IN2(
        n9263), .S(n9278), .Q(n5095) );
  MUX21X1 U11615 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][0] ), .IN2(
        n6821), .S(n9279), .Q(n5103) );
  MUX21X1 U11616 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][0] ), .IN2(
        n6897), .S(n9280), .Q(n5111) );
  MUX21X1 U11617 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][0] ), .IN2(
        n6823), .S(n9281), .Q(n5119) );
  MUX21X1 U11618 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][0] ), .IN2(
        n6885), .S(n9282), .Q(n5127) );
  MUX21X1 U11619 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][0] ), .IN2(
        n6823), .S(n9283), .Q(n5135) );
  MUX21X1 U11620 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][0] ), .IN2(
        n6891), .S(n9330), .Q(n5143) );
  MUX21X1 U11621 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][0] ), .IN2(
        n6893), .S(n9524), .Q(n6047) );
  MUX21X1 U11622 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][0] ), .IN2(
        n6820), .S(n9497), .Q(n6055) );
  MUX21X1 U11623 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][6] ), .IN2(
        n6906), .S(n9440), .Q(n4909) );
  MUX21X1 U11624 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][6] ), .IN2(
        n6853), .S(n9396), .Q(n4917) );
  MUX21X1 U11625 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[45][6] ), .IN2(
        n6850), .S(n9264), .Q(n4925) );
  MUX21X1 U11626 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][6] ), .IN2(
        n6853), .S(n9375), .Q(n4933) );
  MUX21X1 U11627 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[47][6] ), .IN2(
        n6910), .S(n9265), .Q(n4941) );
  MUX21X1 U11628 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[48][6] ), .IN2(
        n6902), .S(n9266), .Q(n4949) );
  MUX21X1 U11629 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[49][6] ), .IN2(
        n6902), .S(n9267), .Q(n4957) );
  MUX21X1 U11630 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[50][6] ), .IN2(
        n6900), .S(n9268), .Q(n4965) );
  MUX21X1 U11631 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[51][6] ), .IN2(
        n6901), .S(n9269), .Q(n4973) );
  MUX21X1 U11632 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[52][6] ), .IN2(
        n6853), .S(n9270), .Q(n4981) );
  MUX21X1 U11633 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[53][6] ), .IN2(
        n6903), .S(n9271), .Q(n4989) );
  MUX21X1 U11634 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[54][6] ), .IN2(
        n6912), .S(n9272), .Q(n4997) );
  MUX21X1 U11635 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[55][6] ), .IN2(
        n6912), .S(n9273), .Q(n5005) );
  MUX21X1 U11636 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][6] ), .IN2(
        n6909), .S(n9331), .Q(n5013) );
  MUX21X1 U11637 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][6] ), .IN2(
        n6850), .S(n9390), .Q(n5021) );
  MUX21X1 U11638 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][6] ), .IN2(
        n6851), .S(n9325), .Q(n5029) );
  MUX21X1 U11639 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][6] ), .IN2(
        n6910), .S(n9457), .Q(n5037) );
  MUX21X1 U11640 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][6] ), .IN2(
        n6912), .S(n9394), .Q(n5045) );
  MUX21X1 U11641 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[61][6] ), .IN2(
        n6903), .S(n9274), .Q(n5053) );
  MUX21X1 U11642 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][6] ), .IN2(
        n6906), .S(n9515), .Q(n5061) );
  MUX21X1 U11643 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[63][6] ), .IN2(
        n6910), .S(n9275), .Q(n5069) );
  MUX21X1 U11644 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[64][6] ), .IN2(
        n6853), .S(n9276), .Q(n5077) );
  MUX21X1 U11645 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[65][6] ), .IN2(
        n6902), .S(n9277), .Q(n5085) );
  MUX21X1 U11646 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[66][6] ), .IN2(
        n6852), .S(n9278), .Q(n5093) );
  MUX21X1 U11647 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[67][6] ), .IN2(
        n6900), .S(n9279), .Q(n5101) );
  MUX21X1 U11648 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[68][6] ), .IN2(
        n6853), .S(n9280), .Q(n5109) );
  MUX21X1 U11649 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[69][6] ), .IN2(
        n6907), .S(n9281), .Q(n5117) );
  MUX21X1 U11650 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[70][6] ), .IN2(
        n6905), .S(n9282), .Q(n5125) );
  MUX21X1 U11651 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[71][6] ), .IN2(
        n6853), .S(n9283), .Q(n5133) );
  MUX21X1 U11652 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][6] ), .IN2(
        n6851), .S(n9330), .Q(n5141) );
  MUX21X1 U11653 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][6] ), .IN2(
        n6905), .S(n9392), .Q(n5149) );
  MUX21X1 U11654 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][6] ), .IN2(
        n6905), .S(n9324), .Q(n5157) );
  MUX21X1 U11655 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][6] ), .IN2(
        n6913), .S(n9463), .Q(n5165) );
  MUX21X1 U11656 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][6] ), .IN2(
        n6905), .S(n9393), .Q(n5173) );
  MUX21X1 U11657 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[77][6] ), .IN2(
        n6850), .S(n9284), .Q(n5181) );
  MUX21X1 U11658 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][6] ), .IN2(
        n6909), .S(n9377), .Q(n5189) );
  MUX21X1 U11659 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[79][6] ), .IN2(
        n6852), .S(n9285), .Q(n5197) );
  MUX21X1 U11660 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[80][6] ), .IN2(
        n6905), .S(n9286), .Q(n5205) );
  MUX21X1 U11661 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[81][6] ), .IN2(
        n6850), .S(n9287), .Q(n5213) );
  MUX21X1 U11662 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[82][6] ), .IN2(
        n6900), .S(n9288), .Q(n5221) );
  MUX21X1 U11663 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[83][6] ), .IN2(
        n6901), .S(n9289), .Q(n5229) );
  MUX21X1 U11664 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[84][6] ), .IN2(
        n6908), .S(n9290), .Q(n5237) );
  MUX21X1 U11665 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[85][6] ), .IN2(
        n6899), .S(n9291), .Q(n5245) );
  MUX21X1 U11666 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[86][6] ), .IN2(
        n6907), .S(n9292), .Q(n5253) );
  MUX21X1 U11667 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[87][6] ), .IN2(
        n6908), .S(n9293), .Q(n5261) );
  MUX21X1 U11668 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][6] ), .IN2(
        n6906), .S(n9329), .Q(n5269) );
  MUX21X1 U11669 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][6] ), .IN2(
        n6912), .S(n9395), .Q(n5277) );
  MUX21X1 U11670 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][6] ), .IN2(
        n6902), .S(n9323), .Q(n5285) );
  MUX21X1 U11671 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][6] ), .IN2(
        n6903), .S(n9525), .Q(n5293) );
  MUX21X1 U11672 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][6] ), .IN2(
        n6850), .S(n9391), .Q(n5301) );
  MUX21X1 U11673 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][6] ), .IN2(
        n6852), .S(n9499), .Q(n5309) );
  MUX21X1 U11674 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][6] ), .IN2(
        n6901), .S(n9505), .Q(n5317) );
  MUX21X1 U11675 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][6] ), .IN2(
        n6906), .S(n9496), .Q(n5325) );
  MUX21X1 U11676 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][6] ), .IN2(
        n6905), .S(n9490), .Q(n5333) );
  MUX21X1 U11677 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][6] ), .IN2(
        n6913), .S(n9484), .Q(n5341) );
  MUX21X1 U11678 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][6] ), .IN2(
        n6851), .S(n9477), .Q(n5349) );
  MUX21X1 U11679 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][6] ), .IN2(
        n6853), .S(n9326), .Q(n4901) );
  MUX21X1 U11680 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][6] ), .IN2(
        n6903), .S(n9470), .Q(n5357) );
  MUX21X1 U11681 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][6] ), .IN2(
        n6907), .S(n9469), .Q(n5365) );
  MUX21X1 U11682 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][6] ), .IN2(
        n6902), .S(n9473), .Q(n5373) );
  MUX21X1 U11683 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][6] ), .IN2(
        n6852), .S(n9485), .Q(n5381) );
  MUX21X1 U11684 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][6] ), .IN2(
        n6909), .S(n9489), .Q(n5389) );
  MUX21X1 U11685 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][6] ), .IN2(
        n6851), .S(n9493), .Q(n5397) );
  MUX21X1 U11686 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][6] ), .IN2(
        n6907), .S(n9509), .Q(n5405) );
  MUX21X1 U11687 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][6] ), .IN2(
        n9294), .S(n9522), .Q(n5413) );
  MUX21X1 U11688 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][6] ), .IN2(
        n6853), .S(n9526), .Q(n5421) );
  MUX21X1 U11689 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][6] ), .IN2(
        n6904), .S(n9465), .Q(n5429) );
  MUX21X1 U11690 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][6] ), .IN2(
        n6904), .S(n9462), .Q(n5437) );
  MUX21X1 U11691 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][6] ), .IN2(
        n6904), .S(n9459), .Q(n5445) );
  MUX21X1 U11692 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][6] ), .IN2(
        n6904), .S(n9451), .Q(n5453) );
  MUX21X1 U11693 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][6] ), .IN2(
        n6904), .S(n9447), .Q(n5461) );
  MUX21X1 U11694 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][6] ), .IN2(
        n6904), .S(n9442), .Q(n5469) );
  MUX21X1 U11695 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][6] ), .IN2(
        n6904), .S(n9437), .Q(n5477) );
  MUX21X1 U11696 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][6] ), .IN2(
        n6904), .S(n9434), .Q(n5485) );
  MUX21X1 U11697 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][6] ), .IN2(
        n6904), .S(n9429), .Q(n5493) );
  MUX21X1 U11698 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][6] ), .IN2(
        n6904), .S(n9426), .Q(n5501) );
  MUX21X1 U11699 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][6] ), .IN2(
        n6904), .S(n9424), .Q(n5509) );
  MUX21X1 U11700 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][6] ), .IN2(
        n6911), .S(n9421), .Q(n5517) );
  MUX21X1 U11701 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][6] ), .IN2(
        n6852), .S(n9420), .Q(n5525) );
  MUX21X1 U11702 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][6] ), .IN2(
        n6901), .S(n9419), .Q(n5533) );
  MUX21X1 U11703 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][6] ), .IN2(
        n6852), .S(n9418), .Q(n5541) );
  MUX21X1 U11704 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][6] ), .IN2(
        n6909), .S(n9502), .Q(n5549) );
  MUX21X1 U11705 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][6] ), .IN2(
        n6853), .S(n9416), .Q(n5557) );
  MUX21X1 U11706 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][6] ), .IN2(
        n6851), .S(n9414), .Q(n5565) );
  MUX21X1 U11707 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][6] ), .IN2(
        n6912), .S(n9408), .Q(n5573) );
  MUX21X1 U11708 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][6] ), .IN2(
        n6910), .S(n9406), .Q(n5581) );
  MUX21X1 U11709 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][6] ), .IN2(
        n6905), .S(n9403), .Q(n5589) );
  MUX21X1 U11710 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][6] ), .IN2(
        n6910), .S(n9402), .Q(n5597) );
  MUX21X1 U11711 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][6] ), .IN2(
        n6852), .S(n9449), .Q(n5605) );
  MUX21X1 U11712 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][6] ), .IN2(
        n6908), .S(n9404), .Q(n5613) );
  MUX21X1 U11713 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][6] ), .IN2(
        n9294), .S(n9405), .Q(n5621) );
  MUX21X1 U11714 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][6] ), .IN2(
        n6853), .S(n9407), .Q(n5629) );
  MUX21X1 U11715 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][6] ), .IN2(
        n6902), .S(n9409), .Q(n5637) );
  MUX21X1 U11716 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][6] ), .IN2(
        n6852), .S(n9411), .Q(n5645) );
  MUX21X1 U11717 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][6] ), .IN2(
        n6901), .S(n9412), .Q(n5653) );
  MUX21X1 U11718 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][6] ), .IN2(
        n6908), .S(n9415), .Q(n5661) );
  MUX21X1 U11719 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][6] ), .IN2(
        n6906), .S(n9417), .Q(n5669) );
  MUX21X1 U11720 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][6] ), .IN2(
        n6905), .S(n9514), .Q(n5677) );
  MUX21X1 U11721 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][6] ), .IN2(
        n6850), .S(n9422), .Q(n5685) );
  MUX21X1 U11722 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][6] ), .IN2(
        n6851), .S(n9427), .Q(n5693) );
  MUX21X1 U11723 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][6] ), .IN2(
        n9294), .S(n9428), .Q(n5701) );
  MUX21X1 U11724 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][6] ), .IN2(
        n9294), .S(n9430), .Q(n5709) );
  MUX21X1 U11725 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][6] ), .IN2(
        n6913), .S(n9431), .Q(n5717) );
  MUX21X1 U11726 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][6] ), .IN2(
        n6900), .S(n9432), .Q(n5725) );
  MUX21X1 U11727 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][6] ), .IN2(
        n6909), .S(n9433), .Q(n5733) );
  MUX21X1 U11728 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][6] ), .IN2(
        n6907), .S(n9435), .Q(n5741) );
  MUX21X1 U11729 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][6] ), .IN2(
        n6906), .S(n9436), .Q(n5749) );
  MUX21X1 U11730 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][6] ), .IN2(
        n6909), .S(n9439), .Q(n5757) );
  MUX21X1 U11731 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][6] ), .IN2(
        n6907), .S(n9441), .Q(n5765) );
  MUX21X1 U11732 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][6] ), .IN2(
        n6900), .S(n9444), .Q(n5773) );
  MUX21X1 U11733 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][6] ), .IN2(
        n6853), .S(n9445), .Q(n5781) );
  MUX21X1 U11734 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][6] ), .IN2(
        n6906), .S(n9491), .Q(n5789) );
  MUX21X1 U11735 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][3] ), .IN2(
        n6925), .S(n9391), .Q(n5298) );
  MUX21X1 U11736 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][0] ), .IN2(
        n6893), .S(n9495), .Q(n6063) );
  MUX21X1 U11737 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][0] ), .IN2(
        n6821), .S(n9492), .Q(n6071) );
  MUX21X1 U11738 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][0] ), .IN2(
        n6897), .S(n9488), .Q(n6079) );
  MUX21X1 U11739 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][0] ), .IN2(
        n6896), .S(n9487), .Q(n6087) );
  MUX21X1 U11740 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][0] ), .IN2(
        n6898), .S(n9486), .Q(n6095) );
  MUX21X1 U11741 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][0] ), .IN2(
        n6886), .S(n9482), .Q(n6103) );
  MUX21X1 U11742 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][0] ), .IN2(
        n6823), .S(n9481), .Q(n6111) );
  MUX21X1 U11743 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][0] ), .IN2(
        n6890), .S(n9476), .Q(n6119) );
  MUX21X1 U11744 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][0] ), .IN2(
        n6888), .S(n9471), .Q(n6127) );
  MUX21X1 U11745 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][0] ), .IN2(
        n6886), .S(n9468), .Q(n6135) );
  MUX21X1 U11746 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][0] ), .IN2(
        n6898), .S(n9472), .Q(n6143) );
  MUX21X1 U11747 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][0] ), .IN2(
        n6886), .S(n9475), .Q(n6151) );
  MUX21X1 U11748 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][0] ), .IN2(
        n6893), .S(n9479), .Q(n6159) );
  MUX21X1 U11749 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][0] ), .IN2(
        n6898), .S(n9480), .Q(n6167) );
  MUX21X1 U11750 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][0] ), .IN2(
        n6898), .S(n9523), .Q(n6175) );
  MUX21X1 U11751 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][0] ), .IN2(
        n6822), .S(n9494), .Q(n6183) );
  MUX21X1 U11752 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][0] ), .IN2(
        n6895), .S(n9520), .Q(n6191) );
  MUX21X1 U11753 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][0] ), .IN2(
        n6896), .S(n9386), .Q(n6199) );
  MUX21X1 U11754 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][0] ), .IN2(
        n6894), .S(n9374), .Q(n6207) );
  MUX21X1 U11755 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][0] ), .IN2(
        n6895), .S(n9382), .Q(n6215) );
  MUX21X1 U11756 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][0] ), .IN2(
        n6823), .S(n9373), .Q(n6223) );
  MUX21X1 U11757 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][0] ), .IN2(
        n6823), .S(n9372), .Q(n6231) );
  MUX21X1 U11758 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][0] ), .IN2(
        n6820), .S(n9371), .Q(n6239) );
  MUX21X1 U11759 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][0] ), .IN2(
        n6821), .S(n9370), .Q(n6247) );
  MUX21X1 U11760 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][0] ), .IN2(
        n6822), .S(n9369), .Q(n6255) );
  MUX21X1 U11761 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][0] ), .IN2(
        n6895), .S(n9368), .Q(n6263) );
  MUX21X1 U11762 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][0] ), .IN2(
        n6823), .S(n9367), .Q(n6271) );
  MUX21X1 U11763 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][0] ), .IN2(
        n6885), .S(n9366), .Q(n6279) );
  MUX21X1 U11764 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][0] ), .IN2(
        n6895), .S(n9365), .Q(n6287) );
  MUX21X1 U11765 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][0] ), .IN2(
        n6820), .S(n9364), .Q(n6295) );
  MUX21X1 U11766 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][0] ), .IN2(
        n6823), .S(n9443), .Q(n6303) );
  MUX21X1 U11767 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][0] ), .IN2(
        n6892), .S(n9401), .Q(n6311) );
  MUX21X1 U11768 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][0] ), .IN2(
        n6884), .S(n9363), .Q(n6319) );
  MUX21X1 U11769 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][0] ), .IN2(
        n6822), .S(n9381), .Q(n6327) );
  MUX21X1 U11770 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][0] ), .IN2(
        n6823), .S(n9361), .Q(n6335) );
  MUX21X1 U11771 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][0] ), .IN2(
        n6822), .S(n9383), .Q(n6343) );
  MUX21X1 U11772 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][0] ), .IN2(
        n6890), .S(n9360), .Q(n6351) );
  MUX21X1 U11773 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][0] ), .IN2(
        n6897), .S(n9359), .Q(n6359) );
  MUX21X1 U11774 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][0] ), .IN2(
        n6820), .S(n9358), .Q(n6367) );
  MUX21X1 U11775 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][0] ), .IN2(
        n6896), .S(n9357), .Q(n6375) );
  MUX21X1 U11776 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][0] ), .IN2(
        n6896), .S(n9356), .Q(n6383) );
  MUX21X1 U11777 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][0] ), .IN2(
        n6821), .S(n9355), .Q(n6391) );
  MUX21X1 U11778 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][0] ), .IN2(
        n6897), .S(n9354), .Q(n6399) );
  MUX21X1 U11779 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][0] ), .IN2(
        n6898), .S(n9353), .Q(n6407) );
  MUX21X1 U11780 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][0] ), .IN2(
        n6898), .S(n9352), .Q(n6415) );
  MUX21X1 U11781 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][0] ), .IN2(
        n6890), .S(n9351), .Q(n6423) );
  MUX21X1 U11782 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][0] ), .IN2(
        n6896), .S(n9425), .Q(n6431) );
  MUX21X1 U11783 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][0] ), .IN2(
        n6889), .S(n9400), .Q(n6439) );
  MUX21X1 U11784 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][0] ), .IN2(
        n6884), .S(n9350), .Q(n6447) );
  MUX21X1 U11785 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][0] ), .IN2(
        n6890), .S(n9380), .Q(n6455) );
  MUX21X1 U11786 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][0] ), .IN2(
        n6893), .S(n9349), .Q(n6463) );
  MUX21X1 U11787 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][0] ), .IN2(
        n6822), .S(n9384), .Q(n6471) );
  MUX21X1 U11788 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][0] ), .IN2(
        n6897), .S(n9348), .Q(n6479) );
  MUX21X1 U11789 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][0] ), .IN2(
        n6895), .S(n9347), .Q(n6487) );
  MUX21X1 U11790 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][0] ), .IN2(
        n6820), .S(n9346), .Q(n6495) );
  MUX21X1 U11791 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][0] ), .IN2(
        n6894), .S(n9345), .Q(n6503) );
  MUX21X1 U11792 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][0] ), .IN2(
        n6886), .S(n9344), .Q(n6511) );
  MUX21X1 U11793 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][0] ), .IN2(
        n9263), .S(n9343), .Q(n6519) );
  MUX21X1 U11794 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][0] ), .IN2(
        n6823), .S(n9342), .Q(n6527) );
  MUX21X1 U11795 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][0] ), .IN2(
        n6889), .S(n9341), .Q(n6535) );
  MUX21X1 U11796 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][0] ), .IN2(
        n6896), .S(n9340), .Q(n6543) );
  MUX21X1 U11797 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][0] ), .IN2(
        n6898), .S(n9339), .Q(n6551) );
  MUX21X1 U11798 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][0] ), .IN2(
        n6888), .S(n9410), .Q(n6559) );
  MUX21X1 U11799 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][0] ), .IN2(
        n6821), .S(n9399), .Q(n6567) );
  MUX21X1 U11800 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][0] ), .IN2(
        n6822), .S(n9338), .Q(n6575) );
  MUX21X1 U11801 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][0] ), .IN2(
        n6893), .S(n9379), .Q(n6583) );
  MUX21X1 U11802 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][0] ), .IN2(
        n6897), .S(n9337), .Q(n6591) );
  MUX21X1 U11803 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][0] ), .IN2(
        n6820), .S(n9385), .Q(n6599) );
  MUX21X1 U11804 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][0] ), .IN2(
        n6893), .S(n9336), .Q(n6607) );
  MUX21X1 U11805 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[0][6] ), .IN2(n6910), .S(n9295), .Q(n4565) );
  MUX21X1 U11806 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[1][6] ), .IN2(n6850), .S(n9296), .Q(n4573) );
  MUX21X1 U11807 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[2][6] ), .IN2(n6911), .S(n9297), .Q(n4581) );
  MUX21X1 U11808 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[3][6] ), .IN2(n6851), .S(n9298), .Q(n4589) );
  MUX21X1 U11809 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[4][6] ), .IN2(n6911), .S(n9299), .Q(n4597) );
  MUX21X1 U11810 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[5][6] ), .IN2(n6852), .S(n9300), .Q(n4605) );
  MUX21X1 U11811 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[6][6] ), .IN2(n6853), .S(n9301), .Q(n4613) );
  MUX21X1 U11812 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[7][6] ), .IN2(n6911), .S(n9302), .Q(n4621) );
  MUX21X1 U11813 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][6] ), .IN2(n6911), .S(n9334), .Q(n4629) );
  MUX21X1 U11814 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][6] ), .IN2(n6904), .S(n9387), .Q(n4637) );
  MUX21X1 U11815 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][6] ), .IN2(
        n6850), .S(n9328), .Q(n4645) );
  MUX21X1 U11816 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][6] ), .IN2(
        n6850), .S(n9413), .Q(n4653) );
  MUX21X1 U11817 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][6] ), .IN2(
        n6906), .S(n9398), .Q(n4661) );
  MUX21X1 U11818 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[13][6] ), .IN2(
        n6852), .S(n9303), .Q(n4669) );
  MUX21X1 U11819 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][6] ), .IN2(
        n6853), .S(n9378), .Q(n4677) );
  MUX21X1 U11820 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[15][6] ), .IN2(
        n6851), .S(n9304), .Q(n4685) );
  MUX21X1 U11821 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[16][6] ), .IN2(
        n6851), .S(n9305), .Q(n4693) );
  MUX21X1 U11822 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[17][6] ), .IN2(
        n6910), .S(n9306), .Q(n4701) );
  MUX21X1 U11823 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[18][6] ), .IN2(
        n6852), .S(n9307), .Q(n4709) );
  MUX21X1 U11824 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[19][6] ), .IN2(
        n6903), .S(n9308), .Q(n4717) );
  MUX21X1 U11825 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[20][6] ), .IN2(
        n6902), .S(n9309), .Q(n4725) );
  MUX21X1 U11826 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[21][6] ), .IN2(
        n6911), .S(n9310), .Q(n4733) );
  MUX21X1 U11827 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[22][6] ), .IN2(
        n6909), .S(n9311), .Q(n4741) );
  MUX21X1 U11828 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[23][6] ), .IN2(
        n6852), .S(n9312), .Q(n4749) );
  MUX21X1 U11829 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][6] ), .IN2(
        n6851), .S(n9333), .Q(n4757) );
  MUX21X1 U11830 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][6] ), .IN2(
        n6909), .S(n9388), .Q(n4765) );
  MUX21X1 U11831 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][6] ), .IN2(
        n6907), .S(n9327), .Q(n4773) );
  MUX21X1 U11832 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][6] ), .IN2(
        n6905), .S(n9423), .Q(n4781) );
  MUX21X1 U11833 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][6] ), .IN2(
        n6908), .S(n9397), .Q(n4789) );
  MUX21X1 U11834 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[29][6] ), .IN2(
        n6911), .S(n9313), .Q(n4797) );
  MUX21X1 U11835 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][6] ), .IN2(
        n6853), .S(n9376), .Q(n4805) );
  MUX21X1 U11836 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[31][6] ), .IN2(
        n6906), .S(n9314), .Q(n4813) );
  MUX21X1 U11837 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[32][6] ), .IN2(
        n6850), .S(n9315), .Q(n4821) );
  MUX21X1 U11838 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[33][6] ), .IN2(
        n6911), .S(n9316), .Q(n4829) );
  MUX21X1 U11839 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[34][6] ), .IN2(
        n6850), .S(n9317), .Q(n4837) );
  MUX21X1 U11840 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[35][6] ), .IN2(
        n6909), .S(n9318), .Q(n4845) );
  MUX21X1 U11841 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[36][6] ), .IN2(
        n6851), .S(n9319), .Q(n4853) );
  MUX21X1 U11842 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[37][6] ), .IN2(
        n6899), .S(n9320), .Q(n4861) );
  MUX21X1 U11843 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[38][6] ), .IN2(
        n6913), .S(n9321), .Q(n4869) );
  MUX21X1 U11844 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[39][6] ), .IN2(
        n6852), .S(n9322), .Q(n4877) );
  MUX21X1 U11845 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][6] ), .IN2(
        n6913), .S(n9332), .Q(n4885) );
  MUX21X1 U11846 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][6] ), .IN2(
        n6902), .S(n9389), .Q(n4893) );
  MUX21X1 U11847 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][2] ), .IN2(
        n6939), .S(n9415), .Q(n5657) );
  MUX21X1 U11848 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][4] ), .IN2(
        n9474), .S(n9494), .Q(n6179) );
  MUX21X1 U11849 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][2] ), .IN2(
        n6934), .S(n9494), .Q(n6177) );
  MUX21X1 U11850 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][7] ), .IN2(
        n6858), .S(n9497), .Q(n6054) );
  MUX21X1 U11851 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][4] ), .IN2(
        n9474), .S(n9415), .Q(n5659) );
  MUX21X1 U11852 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][5] ), .IN2(
        n6948), .S(n9497), .Q(n6052) );
  MUX21X1 U11853 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][4] ), .IN2(
        n9438), .S(n9497), .Q(n6051) );
  MUX21X1 U11854 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][2] ), .IN2(
        n6942), .S(n9497), .Q(n6049) );
  MUX21X1 U11855 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][7] ), .IN2(
        n6868), .S(n9512), .Q(n5926) );
  MUX21X1 U11856 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][5] ), .IN2(
        n6832), .S(n9512), .Q(n5924) );
  MUX21X1 U11857 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][4] ), .IN2(
        n9474), .S(n9512), .Q(n5923) );
  MUX21X1 U11858 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][5] ), .IN2(
        n6833), .S(n9415), .Q(n5660) );
  MUX21X1 U11859 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][2] ), .IN2(
        n6936), .S(n9512), .Q(n5921) );
  MUX21X1 U11860 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][7] ), .IN2(
        n6835), .S(n9446), .Q(n5798) );
  MUX21X1 U11861 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][5] ), .IN2(
        n6957), .S(n9446), .Q(n5796) );
  MUX21X1 U11862 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][4] ), .IN2(
        n9474), .S(n9446), .Q(n5795) );
  MUX21X1 U11863 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][2] ), .IN2(
        n6941), .S(n9446), .Q(n5793) );
  MUX21X1 U11864 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][7] ), .IN2(
        n6836), .S(n9417), .Q(n5670) );
  MUX21X1 U11865 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][5] ), .IN2(
        n6830), .S(n9417), .Q(n5668) );
  MUX21X1 U11866 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][4] ), .IN2(
        n9474), .S(n9417), .Q(n5667) );
  MUX21X1 U11867 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][2] ), .IN2(
        n6934), .S(n9417), .Q(n5665) );
  MUX21X1 U11868 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][7] ), .IN2(
        n6861), .S(n9418), .Q(n5542) );
  MUX21X1 U11869 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][5] ), .IN2(
        n6831), .S(n9418), .Q(n5540) );
  MUX21X1 U11870 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][4] ), .IN2(
        n9438), .S(n9418), .Q(n5539) );
  MUX21X1 U11871 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][2] ), .IN2(
        n6933), .S(n9418), .Q(n5537) );
  MUX21X1 U11872 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][7] ), .IN2(
        n6868), .S(n9522), .Q(n5414) );
  MUX21X1 U11873 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][5] ), .IN2(
        n6955), .S(n9522), .Q(n5412) );
  MUX21X1 U11874 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][4] ), .IN2(
        n9438), .S(n9522), .Q(n5411) );
  MUX21X1 U11875 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][2] ), .IN2(
        n6933), .S(n9522), .Q(n5409) );
  MUX21X1 U11876 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][7] ), .IN2(
        n6859), .S(n9323), .Q(n5286) );
  MUX21X1 U11877 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][5] ), .IN2(
        n6945), .S(n9323), .Q(n5284) );
  MUX21X1 U11878 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][4] ), .IN2(
        n9438), .S(n9323), .Q(n5283) );
  MUX21X1 U11879 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[90][2] ), .IN2(
        n6939), .S(n9323), .Q(n5281) );
  MUX21X1 U11880 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][7] ), .IN2(
        n6837), .S(n9324), .Q(n5158) );
  MUX21X1 U11881 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][5] ), .IN2(
        n6954), .S(n9324), .Q(n5156) );
  MUX21X1 U11882 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][4] ), .IN2(
        n9438), .S(n9324), .Q(n5155) );
  MUX21X1 U11883 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[74][2] ), .IN2(
        n6847), .S(n9324), .Q(n5153) );
  MUX21X1 U11884 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][7] ), .IN2(
        n6861), .S(n9325), .Q(n5030) );
  MUX21X1 U11885 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][5] ), .IN2(
        n6831), .S(n9325), .Q(n5028) );
  MUX21X1 U11886 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][4] ), .IN2(
        n6802), .S(n9325), .Q(n5027) );
  MUX21X1 U11887 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[58][2] ), .IN2(
        n6933), .S(n9325), .Q(n5025) );
  MUX21X1 U11888 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][7] ), .IN2(
        n6868), .S(n9326), .Q(n4902) );
  MUX21X1 U11889 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][5] ), .IN2(
        n6954), .S(n9326), .Q(n4900) );
  MUX21X1 U11890 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][4] ), .IN2(
        n9474), .S(n9326), .Q(n4899) );
  MUX21X1 U11891 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[42][2] ), .IN2(
        n6939), .S(n9326), .Q(n4897) );
  MUX21X1 U11892 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][7] ), .IN2(
        n6857), .S(n9327), .Q(n4774) );
  MUX21X1 U11893 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][5] ), .IN2(
        n6955), .S(n9327), .Q(n4772) );
  MUX21X1 U11894 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][4] ), .IN2(
        n6801), .S(n9327), .Q(n4771) );
  MUX21X1 U11895 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[26][2] ), .IN2(
        n6939), .S(n9327), .Q(n4769) );
  MUX21X1 U11896 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][7] ), .IN2(
        n6860), .S(n9328), .Q(n4646) );
  MUX21X1 U11897 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][5] ), .IN2(
        n6833), .S(n9328), .Q(n4644) );
  MUX21X1 U11898 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][4] ), .IN2(
        n9474), .S(n9328), .Q(n4643) );
  MUX21X1 U11899 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[10][2] ), .IN2(
        n6939), .S(n9328), .Q(n4641) );
  MUX21X1 U11900 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][7] ), .IN2(
        n6836), .S(n9339), .Q(n6550) );
  MUX21X1 U11901 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][5] ), .IN2(
        n6830), .S(n9339), .Q(n6548) );
  MUX21X1 U11902 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][4] ), .IN2(
        n9474), .S(n9339), .Q(n6547) );
  MUX21X1 U11903 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][2] ), .IN2(
        n6929), .S(n9339), .Q(n6545) );
  MUX21X1 U11904 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][7] ), .IN2(
        n6837), .S(n9351), .Q(n6422) );
  MUX21X1 U11905 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][5] ), .IN2(
        n6950), .S(n9351), .Q(n6420) );
  MUX21X1 U11906 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][4] ), .IN2(
        n9438), .S(n9351), .Q(n6419) );
  MUX21X1 U11907 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][2] ), .IN2(
        n6934), .S(n9351), .Q(n6417) );
  MUX21X1 U11908 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][7] ), .IN2(
        n6859), .S(n9364), .Q(n6294) );
  MUX21X1 U11909 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][5] ), .IN2(
        n6957), .S(n9364), .Q(n6292) );
  MUX21X1 U11910 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][4] ), .IN2(
        n9438), .S(n9364), .Q(n6291) );
  MUX21X1 U11911 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][2] ), .IN2(
        n6847), .S(n9364), .Q(n6289) );
  MUX21X1 U11912 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][7] ), .IN2(
        n6861), .S(n9480), .Q(n6166) );
  MUX21X1 U11913 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][5] ), .IN2(
        n6833), .S(n9480), .Q(n6164) );
  MUX21X1 U11914 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][4] ), .IN2(
        n9474), .S(n9480), .Q(n6163) );
  MUX21X1 U11915 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][2] ), .IN2(
        n6935), .S(n9480), .Q(n6161) );
  MUX21X1 U11916 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][7] ), .IN2(
        n6861), .S(n9501), .Q(n6038) );
  MUX21X1 U11917 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][5] ), .IN2(
        n6958), .S(n9501), .Q(n6036) );
  MUX21X1 U11918 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][4] ), .IN2(
        n9438), .S(n9501), .Q(n6035) );
  MUX21X1 U11919 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][2] ), .IN2(
        n6943), .S(n9501), .Q(n6033) );
  MUX21X1 U11920 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][7] ), .IN2(
        n6861), .S(n9467), .Q(n5910) );
  MUX21X1 U11921 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][5] ), .IN2(
        n6954), .S(n9467), .Q(n5908) );
  MUX21X1 U11922 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][4] ), .IN2(
        n9474), .S(n9467), .Q(n5907) );
  MUX21X1 U11923 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][2] ), .IN2(
        n6931), .S(n9467), .Q(n5905) );
  MUX21X1 U11924 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][7] ), .IN2(
        n6835), .S(n9445), .Q(n5782) );
  MUX21X1 U11925 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][5] ), .IN2(
        n9504), .S(n9445), .Q(n5780) );
  MUX21X1 U11926 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][4] ), .IN2(
        n9474), .S(n9445), .Q(n5779) );
  MUX21X1 U11927 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][2] ), .IN2(
        n6845), .S(n9445), .Q(n5777) );
  MUX21X1 U11928 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][7] ), .IN2(
        n6866), .S(n9412), .Q(n5654) );
  MUX21X1 U11929 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][5] ), .IN2(
        n6947), .S(n9412), .Q(n5652) );
  MUX21X1 U11930 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][4] ), .IN2(
        n9474), .S(n9412), .Q(n5651) );
  MUX21X1 U11931 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][2] ), .IN2(
        n6848), .S(n9412), .Q(n5649) );
  MUX21X1 U11932 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][7] ), .IN2(
        n6864), .S(n9420), .Q(n5526) );
  MUX21X1 U11933 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][5] ), .IN2(
        n6833), .S(n9494), .Q(n6180) );
  MUX21X1 U11934 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][5] ), .IN2(
        n6956), .S(n9420), .Q(n5524) );
  MUX21X1 U11935 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][4] ), .IN2(
        n9474), .S(n9420), .Q(n5523) );
  MUX21X1 U11936 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][2] ), .IN2(
        n6934), .S(n9420), .Q(n5521) );
  MUX21X1 U11937 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][7] ), .IN2(
        n6838), .S(n9493), .Q(n5398) );
  MUX21X1 U11938 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][5] ), .IN2(
        n6954), .S(n9493), .Q(n5396) );
  MUX21X1 U11939 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][4] ), .IN2(
        n9438), .S(n9493), .Q(n5395) );
  MUX21X1 U11940 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][2] ), .IN2(
        n6939), .S(n9493), .Q(n5393) );
  MUX21X1 U11941 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][7] ), .IN2(
        n6857), .S(n9329), .Q(n5270) );
  MUX21X1 U11942 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][5] ), .IN2(
        n6952), .S(n9329), .Q(n5268) );
  MUX21X1 U11943 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][4] ), .IN2(
        n9474), .S(n9329), .Q(n5267) );
  MUX21X1 U11944 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[88][2] ), .IN2(
        n9478), .S(n9329), .Q(n5265) );
  MUX21X1 U11945 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][7] ), .IN2(
        n6836), .S(n9330), .Q(n5142) );
  MUX21X1 U11946 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][5] ), .IN2(
        n6949), .S(n9330), .Q(n5140) );
  MUX21X1 U11947 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][4] ), .IN2(
        n9474), .S(n9330), .Q(n5139) );
  MUX21X1 U11948 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[72][2] ), .IN2(
        n6848), .S(n9330), .Q(n5137) );
  MUX21X1 U11949 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][7] ), .IN2(
        n6835), .S(n9331), .Q(n5014) );
  MUX21X1 U11950 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][5] ), .IN2(
        n6958), .S(n9331), .Q(n5012) );
  MUX21X1 U11951 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][4] ), .IN2(
        n9438), .S(n9331), .Q(n5011) );
  MUX21X1 U11952 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[56][2] ), .IN2(
        n9478), .S(n9331), .Q(n5009) );
  MUX21X1 U11953 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][7] ), .IN2(
        n6862), .S(n9332), .Q(n4886) );
  MUX21X1 U11954 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][5] ), .IN2(
        n6832), .S(n9332), .Q(n4884) );
  MUX21X1 U11955 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][4] ), .IN2(
        n9474), .S(n9332), .Q(n4883) );
  MUX21X1 U11956 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[40][2] ), .IN2(
        n6941), .S(n9332), .Q(n4881) );
  MUX21X1 U11957 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][7] ), .IN2(
        n6867), .S(n9333), .Q(n4758) );
  MUX21X1 U11958 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][5] ), .IN2(
        n6830), .S(n9333), .Q(n4756) );
  MUX21X1 U11959 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][4] ), .IN2(
        n6803), .S(n9333), .Q(n4755) );
  MUX21X1 U11960 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[24][2] ), .IN2(
        n6848), .S(n9333), .Q(n4753) );
  MUX21X1 U11961 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][7] ), .IN2(n6863), .S(n9334), .Q(n4630) );
  MUX21X1 U11962 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][5] ), .IN2(n6944), .S(n9334), .Q(n4628) );
  MUX21X1 U11963 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][4] ), .IN2(n9474), .S(n9334), .Q(n4627) );
  MUX21X1 U11964 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[8][2] ), .IN2(n6845), .S(n9334), .Q(n4625) );
  MUX21X1 U11965 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[255][3] ), .IN2(
        n6920), .S(n9336), .Q(n6602) );
  MUX21X1 U11966 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][3] ), .IN2(
        n6914), .S(n9385), .Q(n6594) );
  MUX21X1 U11967 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[253][3] ), .IN2(
        n6842), .S(n9337), .Q(n6586) );
  MUX21X1 U11968 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][3] ), .IN2(
        n6917), .S(n9379), .Q(n6578) );
  MUX21X1 U11969 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[251][3] ), .IN2(
        n6922), .S(n9338), .Q(n6570) );
  MUX21X1 U11970 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][3] ), .IN2(
        n6840), .S(n9399), .Q(n6562) );
  MUX21X1 U11971 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][3] ), .IN2(
        n6843), .S(n9410), .Q(n6554) );
  MUX21X1 U11972 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[248][3] ), .IN2(
        n6841), .S(n9339), .Q(n6546) );
  MUX21X1 U11973 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[247][3] ), .IN2(
        n6926), .S(n9340), .Q(n6538) );
  MUX21X1 U11974 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[246][3] ), .IN2(
        n6915), .S(n9341), .Q(n6530) );
  MUX21X1 U11975 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[245][3] ), .IN2(
        n6840), .S(n9342), .Q(n6522) );
  MUX21X1 U11976 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[244][3] ), .IN2(
        n6920), .S(n9343), .Q(n6514) );
  MUX21X1 U11977 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[243][3] ), .IN2(
        n6916), .S(n9344), .Q(n6506) );
  MUX21X1 U11978 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[242][3] ), .IN2(
        n6915), .S(n9345), .Q(n6498) );
  MUX21X1 U11979 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[241][3] ), .IN2(
        n6914), .S(n9346), .Q(n6490) );
  MUX21X1 U11980 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[240][3] ), .IN2(
        n6928), .S(n9347), .Q(n6482) );
  MUX21X1 U11981 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[239][3] ), .IN2(
        n6915), .S(n9348), .Q(n6474) );
  MUX21X1 U11982 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][3] ), .IN2(
        n6914), .S(n9384), .Q(n6466) );
  MUX21X1 U11983 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[237][3] ), .IN2(
        n6928), .S(n9349), .Q(n6458) );
  MUX21X1 U11984 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][3] ), .IN2(
        n6917), .S(n9380), .Q(n6450) );
  MUX21X1 U11985 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[235][3] ), .IN2(
        n9362), .S(n9350), .Q(n6442) );
  MUX21X1 U11986 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][3] ), .IN2(
        n6918), .S(n9400), .Q(n6434) );
  MUX21X1 U11987 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][3] ), .IN2(
        n6916), .S(n9425), .Q(n6426) );
  MUX21X1 U11988 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[232][3] ), .IN2(
        n6918), .S(n9351), .Q(n6418) );
  MUX21X1 U11989 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[231][3] ), .IN2(
        n6919), .S(n9352), .Q(n6410) );
  MUX21X1 U11990 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[230][3] ), .IN2(
        n6919), .S(n9353), .Q(n6402) );
  MUX21X1 U11991 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[229][3] ), .IN2(
        n6919), .S(n9354), .Q(n6394) );
  MUX21X1 U11992 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[228][3] ), .IN2(
        n6919), .S(n9355), .Q(n6386) );
  MUX21X1 U11993 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[227][3] ), .IN2(
        n6919), .S(n9356), .Q(n6378) );
  MUX21X1 U11994 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[226][3] ), .IN2(
        n6919), .S(n9357), .Q(n6370) );
  MUX21X1 U11995 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[225][3] ), .IN2(
        n6919), .S(n9358), .Q(n6362) );
  MUX21X1 U11996 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[224][3] ), .IN2(
        n6919), .S(n9359), .Q(n6354) );
  MUX21X1 U11997 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[223][3] ), .IN2(
        n6919), .S(n9360), .Q(n6346) );
  MUX21X1 U11998 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][3] ), .IN2(
        n6919), .S(n9383), .Q(n6338) );
  MUX21X1 U11999 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[221][3] ), .IN2(
        n6919), .S(n9361), .Q(n6330) );
  MUX21X1 U12000 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][3] ), .IN2(
        n6926), .S(n9381), .Q(n6322) );
  MUX21X1 U12001 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[219][3] ), .IN2(
        n6843), .S(n9363), .Q(n6314) );
  MUX21X1 U12002 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][3] ), .IN2(
        n6842), .S(n9401), .Q(n6306) );
  MUX21X1 U12003 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][3] ), .IN2(
        n6914), .S(n9443), .Q(n6298) );
  MUX21X1 U12004 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[216][3] ), .IN2(
        n6921), .S(n9364), .Q(n6290) );
  MUX21X1 U12005 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[215][3] ), .IN2(
        n6843), .S(n9365), .Q(n6282) );
  MUX21X1 U12006 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[214][3] ), .IN2(
        n9362), .S(n9366), .Q(n6274) );
  MUX21X1 U12007 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[213][3] ), .IN2(
        n6928), .S(n9367), .Q(n6266) );
  MUX21X1 U12008 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[212][3] ), .IN2(
        n6922), .S(n9368), .Q(n6258) );
  MUX21X1 U12009 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[211][3] ), .IN2(
        n6840), .S(n9369), .Q(n6250) );
  MUX21X1 U12010 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[210][3] ), .IN2(
        n6924), .S(n9370), .Q(n6242) );
  MUX21X1 U12011 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[209][3] ), .IN2(
        n6928), .S(n9371), .Q(n6234) );
  MUX21X1 U12012 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[208][3] ), .IN2(
        n6843), .S(n9372), .Q(n6226) );
  MUX21X1 U12013 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[207][3] ), .IN2(
        n6843), .S(n9373), .Q(n6218) );
  MUX21X1 U12014 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][3] ), .IN2(
        n9362), .S(n9382), .Q(n6210) );
  MUX21X1 U12015 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][7] ), .IN2(
        n6836), .S(n9415), .Q(n5662) );
  MUX21X1 U12016 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][2] ), .IN2(
        n6848), .S(n9491), .Q(n5785) );
  MUX21X1 U12017 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[205][3] ), .IN2(
        n6927), .S(n9374), .Q(n6202) );
  MUX21X1 U12018 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][3] ), .IN2(
        n6924), .S(n9386), .Q(n6194) );
  MUX21X1 U12019 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][4] ), .IN2(
        n9474), .S(n9491), .Q(n5787) );
  MUX21X1 U12020 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][7] ), .IN2(
        n6868), .S(n9375), .Q(n4934) );
  MUX21X1 U12021 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][5] ), .IN2(
        n6954), .S(n9375), .Q(n4932) );
  MUX21X1 U12022 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][4] ), .IN2(
        n6800), .S(n9375), .Q(n4931) );
  MUX21X1 U12023 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[46][2] ), .IN2(
        n6845), .S(n9375), .Q(n4929) );
  MUX21X1 U12024 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][5] ), .IN2(
        n6952), .S(n9515), .Q(n5060) );
  MUX21X1 U12025 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][7] ), .IN2(
        n6863), .S(n9376), .Q(n4806) );
  MUX21X1 U12026 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][7] ), .IN2(
        n8673), .S(n9515), .Q(n5062) );
  MUX21X1 U12027 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][5] ), .IN2(
        n9504), .S(n9376), .Q(n4804) );
  MUX21X1 U12028 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][2] ), .IN2(
        n6845), .S(n9377), .Q(n5185) );
  MUX21X1 U12029 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][4] ), .IN2(
        n6802), .S(n9376), .Q(n4803) );
  MUX21X1 U12030 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][4] ), .IN2(
        n9438), .S(n9377), .Q(n5187) );
  MUX21X1 U12031 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[30][2] ), .IN2(
        n6846), .S(n9376), .Q(n4801) );
  MUX21X1 U12032 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][7] ), .IN2(
        n6867), .S(n9378), .Q(n4678) );
  MUX21X1 U12033 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][5] ), .IN2(
        n6831), .S(n9377), .Q(n5188) );
  MUX21X1 U12034 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[78][7] ), .IN2(
        n6855), .S(n9377), .Q(n5190) );
  MUX21X1 U12035 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][2] ), .IN2(
        n6929), .S(n9505), .Q(n5313) );
  MUX21X1 U12036 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][5] ), .IN2(
        n6833), .S(n9378), .Q(n4676) );
  MUX21X1 U12037 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][4] ), .IN2(
        n9474), .S(n9505), .Q(n5315) );
  MUX21X1 U12038 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][5] ), .IN2(
        n6832), .S(n9505), .Q(n5316) );
  MUX21X1 U12039 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][4] ), .IN2(
        n9474), .S(n9378), .Q(n4675) );
  MUX21X1 U12040 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][7] ), .IN2(
        n6861), .S(n9505), .Q(n5318) );
  MUX21X1 U12041 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[14][2] ), .IN2(
        n6934), .S(n9378), .Q(n4673) );
  MUX21X1 U12042 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][2] ), .IN2(
        n6846), .S(n9459), .Q(n5441) );
  MUX21X1 U12043 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][7] ), .IN2(
        n6856), .S(n9379), .Q(n6582) );
  MUX21X1 U12044 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][4] ), .IN2(
        n6801), .S(n9459), .Q(n5443) );
  MUX21X1 U12045 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][5] ), .IN2(
        n6947), .S(n9379), .Q(n6580) );
  MUX21X1 U12046 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][5] ), .IN2(
        n6950), .S(n9459), .Q(n5444) );
  MUX21X1 U12047 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][4] ), .IN2(
        n6800), .S(n9379), .Q(n6579) );
  MUX21X1 U12048 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][7] ), .IN2(
        n6854), .S(n9459), .Q(n5446) );
  MUX21X1 U12049 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[252][2] ), .IN2(
        n6846), .S(n9379), .Q(n6577) );
  MUX21X1 U12050 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][2] ), .IN2(
        n6937), .S(n9408), .Q(n5569) );
  MUX21X1 U12051 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][4] ), .IN2(
        n9474), .S(n9408), .Q(n5571) );
  MUX21X1 U12052 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][5] ), .IN2(
        n6833), .S(n9408), .Q(n5572) );
  MUX21X1 U12053 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][7] ), .IN2(
        n6862), .S(n9380), .Q(n6454) );
  MUX21X1 U12054 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][7] ), .IN2(
        n6863), .S(n9408), .Q(n5574) );
  MUX21X1 U12055 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][5] ), .IN2(
        n6957), .S(n9380), .Q(n6452) );
  MUX21X1 U12056 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][2] ), .IN2(
        n6934), .S(n9428), .Q(n5697) );
  MUX21X1 U12057 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][4] ), .IN2(
        n9438), .S(n9380), .Q(n6451) );
  MUX21X1 U12058 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][4] ), .IN2(
        n9474), .S(n9428), .Q(n5699) );
  MUX21X1 U12059 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][5] ), .IN2(
        n6833), .S(n9428), .Q(n5700) );
  MUX21X1 U12060 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][7] ), .IN2(
        n6837), .S(n9428), .Q(n5702) );
  MUX21X1 U12061 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[236][2] ), .IN2(
        n6936), .S(n9380), .Q(n6449) );
  MUX21X1 U12062 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][2] ), .IN2(
        n6846), .S(n9452), .Q(n5825) );
  MUX21X1 U12063 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][4] ), .IN2(
        n9474), .S(n9452), .Q(n5827) );
  MUX21X1 U12064 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][5] ), .IN2(
        n6947), .S(n9452), .Q(n5828) );
  MUX21X1 U12065 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][7] ), .IN2(
        n6859), .S(n9452), .Q(n5830) );
  MUX21X1 U12066 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][2] ), .IN2(
        n6848), .S(n9517), .Q(n5953) );
  MUX21X1 U12067 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][4] ), .IN2(
        n9474), .S(n9517), .Q(n5955) );
  MUX21X1 U12068 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][7] ), .IN2(
        n6855), .S(n9381), .Q(n6326) );
  MUX21X1 U12069 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][5] ), .IN2(
        n6951), .S(n9517), .Q(n5956) );
  MUX21X1 U12070 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][7] ), .IN2(
        n6862), .S(n9517), .Q(n5958) );
  MUX21X1 U12071 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][2] ), .IN2(
        n6943), .S(n9487), .Q(n6081) );
  MUX21X1 U12072 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][4] ), .IN2(
        n9438), .S(n9487), .Q(n6083) );
  MUX21X1 U12073 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][5] ), .IN2(
        n6951), .S(n9381), .Q(n6324) );
  MUX21X1 U12074 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][5] ), .IN2(
        n6958), .S(n9487), .Q(n6084) );
  MUX21X1 U12075 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][4] ), .IN2(
        n9438), .S(n9381), .Q(n6323) );
  MUX21X1 U12076 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][7] ), .IN2(
        n6837), .S(n9487), .Q(n6086) );
  MUX21X1 U12077 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][2] ), .IN2(
        n6848), .S(n9382), .Q(n6209) );
  MUX21X1 U12078 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[220][2] ), .IN2(
        n6936), .S(n9381), .Q(n6321) );
  MUX21X1 U12079 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][4] ), .IN2(
        n9474), .S(n9382), .Q(n6211) );
  MUX21X1 U12080 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][5] ), .IN2(
        n6946), .S(n9382), .Q(n6212) );
  MUX21X1 U12081 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[206][7] ), .IN2(
        n6864), .S(n9382), .Q(n6214) );
  MUX21X1 U12082 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][2] ), .IN2(
        n6848), .S(n9383), .Q(n6337) );
  MUX21X1 U12083 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][4] ), .IN2(
        n9438), .S(n9383), .Q(n6339) );
  MUX21X1 U12084 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][5] ), .IN2(
        n6949), .S(n9383), .Q(n6340) );
  MUX21X1 U12085 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[222][7] ), .IN2(
        n6835), .S(n9383), .Q(n6342) );
  MUX21X1 U12086 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][2] ), .IN2(
        n6933), .S(n9384), .Q(n6465) );
  MUX21X1 U12087 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][4] ), .IN2(
        n9438), .S(n9384), .Q(n6467) );
  MUX21X1 U12088 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][7] ), .IN2(
        n6865), .S(n9386), .Q(n6198) );
  MUX21X1 U12089 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][5] ), .IN2(
        n6831), .S(n9384), .Q(n6468) );
  MUX21X1 U12090 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[238][7] ), .IN2(
        n6855), .S(n9384), .Q(n6470) );
  MUX21X1 U12091 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][2] ), .IN2(
        n6937), .S(n9385), .Q(n6593) );
  MUX21X1 U12092 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][5] ), .IN2(
        n6831), .S(n9386), .Q(n6196) );
  MUX21X1 U12093 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][4] ), .IN2(
        n9438), .S(n9385), .Q(n6595) );
  MUX21X1 U12094 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][5] ), .IN2(
        n6953), .S(n9385), .Q(n6596) );
  MUX21X1 U12095 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][4] ), .IN2(
        n9438), .S(n9386), .Q(n6195) );
  MUX21X1 U12096 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[254][7] ), .IN2(
        n6866), .S(n9385), .Q(n6598) );
  MUX21X1 U12097 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[204][2] ), .IN2(
        n6846), .S(n9386), .Q(n6193) );
  MUX21X1 U12098 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][2] ), .IN2(n6847), .S(n9387), .Q(n4633) );
  MUX21X1 U12099 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][4] ), .IN2(n9438), .S(n9387), .Q(n4635) );
  MUX21X1 U12100 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][7] ), .IN2(
        n6835), .S(n9492), .Q(n6070) );
  MUX21X1 U12101 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][5] ), .IN2(n6833), .S(n9387), .Q(n4636) );
  MUX21X1 U12102 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[9][7] ), .IN2(n6866), .S(n9387), .Q(n4638) );
  MUX21X1 U12103 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][2] ), .IN2(
        n6848), .S(n9388), .Q(n4761) );
  MUX21X1 U12104 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][5] ), .IN2(
        n6958), .S(n9492), .Q(n6068) );
  MUX21X1 U12105 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][4] ), .IN2(
        n6802), .S(n9388), .Q(n4763) );
  MUX21X1 U12106 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][2] ), .IN2(
        n6932), .S(n9515), .Q(n5057) );
  MUX21X1 U12107 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][4] ), .IN2(
        n9474), .S(n9492), .Q(n6067) );
  MUX21X1 U12108 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][2] ), .IN2(
        n6943), .S(n9492), .Q(n6065) );
  MUX21X1 U12109 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][5] ), .IN2(
        n6947), .S(n9388), .Q(n4764) );
  MUX21X1 U12110 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][7] ), .IN2(
        n6838), .S(n9518), .Q(n5942) );
  MUX21X1 U12111 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[25][7] ), .IN2(
        n6838), .S(n9388), .Q(n4766) );
  MUX21X1 U12112 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][5] ), .IN2(
        n6947), .S(n9518), .Q(n5940) );
  MUX21X1 U12113 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][4] ), .IN2(
        n9438), .S(n9518), .Q(n5939) );
  MUX21X1 U12114 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][2] ), .IN2(
        n6931), .S(n9389), .Q(n4889) );
  MUX21X1 U12115 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][2] ), .IN2(
        n6848), .S(n9518), .Q(n5937) );
  MUX21X1 U12116 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][4] ), .IN2(
        n9438), .S(n9389), .Q(n4891) );
  MUX21X1 U12117 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][5] ), .IN2(
        n9504), .S(n9389), .Q(n4892) );
  MUX21X1 U12118 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][7] ), .IN2(
        n6859), .S(n9498), .Q(n5814) );
  MUX21X1 U12119 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[41][7] ), .IN2(
        n6856), .S(n9389), .Q(n4894) );
  MUX21X1 U12120 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][5] ), .IN2(
        n6946), .S(n9498), .Q(n5812) );
  MUX21X1 U12121 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][4] ), .IN2(
        n9474), .S(n9498), .Q(n5811) );
  MUX21X1 U12122 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][2] ), .IN2(
        n6939), .S(n9390), .Q(n5017) );
  MUX21X1 U12123 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][2] ), .IN2(
        n6846), .S(n9498), .Q(n5809) );
  MUX21X1 U12124 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][7] ), .IN2(
        n6867), .S(n9422), .Q(n5686) );
  MUX21X1 U12125 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][4] ), .IN2(
        n9474), .S(n9390), .Q(n5019) );
  MUX21X1 U12126 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][5] ), .IN2(
        n6945), .S(n9422), .Q(n5684) );
  MUX21X1 U12127 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][5] ), .IN2(
        n6832), .S(n9390), .Q(n5020) );
  MUX21X1 U12128 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][4] ), .IN2(
        n9474), .S(n9422), .Q(n5683) );
  MUX21X1 U12129 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][2] ), .IN2(
        n6937), .S(n9422), .Q(n5681) );
  MUX21X1 U12130 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][7] ), .IN2(
        n6837), .S(n9416), .Q(n5558) );
  MUX21X1 U12131 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][5] ), .IN2(
        n6956), .S(n9416), .Q(n5556) );
  MUX21X1 U12132 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[57][7] ), .IN2(
        n6861), .S(n9390), .Q(n5022) );
  MUX21X1 U12133 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][4] ), .IN2(
        n9474), .S(n9416), .Q(n5555) );
  MUX21X1 U12134 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][2] ), .IN2(
        n6932), .S(n9416), .Q(n5553) );
  MUX21X1 U12135 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][2] ), .IN2(
        n6932), .S(n9392), .Q(n5145) );
  MUX21X1 U12136 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][7] ), .IN2(
        n6868), .S(n9465), .Q(n5430) );
  MUX21X1 U12137 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][5] ), .IN2(
        n6832), .S(n9465), .Q(n5428) );
  MUX21X1 U12138 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][4] ), .IN2(
        n6803), .S(n9465), .Q(n5427) );
  MUX21X1 U12139 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][4] ), .IN2(
        n6802), .S(n9392), .Q(n5147) );
  MUX21X1 U12140 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][2] ), .IN2(
        n9478), .S(n9465), .Q(n5425) );
  MUX21X1 U12141 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][7] ), .IN2(
        n6864), .S(n9391), .Q(n5302) );
  MUX21X1 U12142 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][5] ), .IN2(
        n6955), .S(n9392), .Q(n5148) );
  MUX21X1 U12143 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][5] ), .IN2(
        n6832), .S(n9391), .Q(n5300) );
  MUX21X1 U12144 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][4] ), .IN2(
        n9438), .S(n9391), .Q(n5299) );
  MUX21X1 U12145 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[92][2] ), .IN2(
        n6939), .S(n9391), .Q(n5297) );
  MUX21X1 U12146 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[73][7] ), .IN2(
        n6837), .S(n9392), .Q(n5150) );
  MUX21X1 U12147 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][7] ), .IN2(
        n6835), .S(n9393), .Q(n5174) );
  MUX21X1 U12148 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][5] ), .IN2(
        n6946), .S(n9393), .Q(n5172) );
  MUX21X1 U12149 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][4] ), .IN2(
        n9474), .S(n9393), .Q(n5171) );
  MUX21X1 U12150 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[76][2] ), .IN2(
        n6934), .S(n9393), .Q(n5169) );
  MUX21X1 U12151 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][7] ), .IN2(
        n6838), .S(n9394), .Q(n5046) );
  MUX21X1 U12152 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][2] ), .IN2(
        n6930), .S(n9395), .Q(n5273) );
  MUX21X1 U12153 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][5] ), .IN2(
        n6830), .S(n9394), .Q(n5044) );
  MUX21X1 U12154 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][4] ), .IN2(
        n9474), .S(n9394), .Q(n5043) );
  MUX21X1 U12155 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][4] ), .IN2(
        n9438), .S(n9395), .Q(n5275) );
  MUX21X1 U12156 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[60][2] ), .IN2(
        n6930), .S(n9394), .Q(n5041) );
  MUX21X1 U12157 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][5] ), .IN2(
        n6952), .S(n9395), .Q(n5276) );
  MUX21X1 U12158 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][7] ), .IN2(
        n6836), .S(n9396), .Q(n4918) );
  MUX21X1 U12159 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[89][7] ), .IN2(
        n6862), .S(n9395), .Q(n5278) );
  MUX21X1 U12160 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][5] ), .IN2(
        n6952), .S(n9396), .Q(n4916) );
  MUX21X1 U12161 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][4] ), .IN2(
        n9474), .S(n9396), .Q(n4915) );
  MUX21X1 U12162 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[44][2] ), .IN2(
        n6939), .S(n9396), .Q(n4913) );
  MUX21X1 U12163 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][7] ), .IN2(
        n6858), .S(n9397), .Q(n4790) );
  MUX21X1 U12164 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][5] ), .IN2(
        n6832), .S(n9397), .Q(n4788) );
  MUX21X1 U12165 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][4] ), .IN2(
        n6801), .S(n9397), .Q(n4787) );
  MUX21X1 U12166 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[28][2] ), .IN2(
        n6940), .S(n9397), .Q(n4785) );
  MUX21X1 U12167 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][7] ), .IN2(
        n6854), .S(n9398), .Q(n4662) );
  MUX21X1 U12168 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][5] ), .IN2(
        n6948), .S(n9398), .Q(n4660) );
  MUX21X1 U12169 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][4] ), .IN2(
        n9438), .S(n9398), .Q(n4659) );
  MUX21X1 U12170 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[12][2] ), .IN2(
        n6930), .S(n9398), .Q(n4657) );
  MUX21X1 U12171 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][7] ), .IN2(
        n6862), .S(n9399), .Q(n6566) );
  MUX21X1 U12172 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][5] ), .IN2(
        n6951), .S(n9399), .Q(n6564) );
  MUX21X1 U12173 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][4] ), .IN2(
        n6800), .S(n9399), .Q(n6563) );
  MUX21X1 U12174 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[250][2] ), .IN2(
        n6845), .S(n9399), .Q(n6561) );
  MUX21X1 U12175 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][2] ), .IN2(
        n6940), .S(n9509), .Q(n5401) );
  MUX21X1 U12176 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][7] ), .IN2(
        n6836), .S(n9400), .Q(n6438) );
  MUX21X1 U12177 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][4] ), .IN2(
        n9438), .S(n9509), .Q(n5403) );
  MUX21X1 U12178 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][5] ), .IN2(
        n6950), .S(n9400), .Q(n6436) );
  MUX21X1 U12179 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][5] ), .IN2(
        n6832), .S(n9509), .Q(n5404) );
  MUX21X1 U12180 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][4] ), .IN2(
        n9438), .S(n9400), .Q(n6435) );
  MUX21X1 U12181 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[234][2] ), .IN2(
        n9478), .S(n9400), .Q(n6433) );
  MUX21X1 U12182 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][7] ), .IN2(
        n6837), .S(n9509), .Q(n5406) );
  MUX21X1 U12183 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][7] ), .IN2(
        n6835), .S(n9401), .Q(n6310) );
  MUX21X1 U12184 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][2] ), .IN2(
        n6846), .S(n9419), .Q(n5529) );
  MUX21X1 U12185 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][5] ), .IN2(
        n6953), .S(n9401), .Q(n6308) );
  MUX21X1 U12186 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][4] ), .IN2(
        n9438), .S(n9419), .Q(n5531) );
  MUX21X1 U12187 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][4] ), .IN2(
        n9438), .S(n9401), .Q(n6307) );
  MUX21X1 U12188 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[218][2] ), .IN2(
        n6933), .S(n9401), .Q(n6305) );
  MUX21X1 U12189 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][5] ), .IN2(
        n6958), .S(n9419), .Q(n5532) );
  MUX21X1 U12190 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][7] ), .IN2(
        n6865), .S(n9494), .Q(n6182) );
  MUX21X1 U12191 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][7] ), .IN2(
        n6838), .S(n9419), .Q(n5534) );
  MUX21X1 U12192 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][2] ), .IN2(
        n6845), .S(n9413), .Q(n4649) );
  MUX21X1 U12193 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[129][3] ), .IN2(
        n6918), .S(n9402), .Q(n5594) );
  MUX21X1 U12194 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][4] ), .IN2(
        n6803), .S(n9413), .Q(n4651) );
  MUX21X1 U12195 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][7] ), .IN2(
        n8673), .S(n9410), .Q(n6558) );
  MUX21X1 U12196 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[128][3] ), .IN2(
        n6841), .S(n9403), .Q(n5586) );
  MUX21X1 U12197 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[131][3] ), .IN2(
        n6917), .S(n9404), .Q(n5610) );
  MUX21X1 U12198 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[132][3] ), .IN2(
        n6926), .S(n9405), .Q(n5618) );
  MUX21X1 U12199 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[127][3] ), .IN2(
        n6923), .S(n9406), .Q(n5578) );
  MUX21X1 U12200 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][5] ), .IN2(
        n6958), .S(n9410), .Q(n6556) );
  MUX21X1 U12201 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][5] ), .IN2(
        n6950), .S(n9413), .Q(n4652) );
  MUX21X1 U12202 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][4] ), .IN2(
        n9438), .S(n9410), .Q(n6555) );
  MUX21X1 U12203 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[133][3] ), .IN2(
        n6841), .S(n9407), .Q(n5626) );
  MUX21X1 U12204 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[126][3] ), .IN2(
        n6921), .S(n9408), .Q(n5570) );
  MUX21X1 U12205 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[134][3] ), .IN2(
        n6924), .S(n9409), .Q(n5634) );
  MUX21X1 U12206 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[249][2] ), .IN2(
        n6848), .S(n9410), .Q(n6553) );
  MUX21X1 U12207 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[135][3] ), .IN2(
        n6923), .S(n9411), .Q(n5642) );
  MUX21X1 U12208 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[136][3] ), .IN2(
        n6841), .S(n9412), .Q(n5650) );
  MUX21X1 U12209 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[11][7] ), .IN2(
        n6836), .S(n9413), .Q(n4654) );
  MUX21X1 U12210 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[125][3] ), .IN2(
        n6923), .S(n9414), .Q(n5562) );
  MUX21X1 U12211 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][7] ), .IN2(
        n6859), .S(n9425), .Q(n6430) );
  MUX21X1 U12212 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[137][3] ), .IN2(
        n6843), .S(n9415), .Q(n5658) );
  MUX21X1 U12213 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[124][3] ), .IN2(
        n6842), .S(n9416), .Q(n5554) );
  MUX21X1 U12214 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][2] ), .IN2(
        n6937), .S(n9423), .Q(n4777) );
  MUX21X1 U12215 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][3] ), .IN2(
        n6928), .S(n9502), .Q(n5546) );
  MUX21X1 U12216 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][5] ), .IN2(
        n6957), .S(n9425), .Q(n6428) );
  MUX21X1 U12217 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[138][3] ), .IN2(
        n6841), .S(n9417), .Q(n5666) );
  MUX21X1 U12218 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[122][3] ), .IN2(
        n6925), .S(n9418), .Q(n5538) );
  MUX21X1 U12219 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][4] ), .IN2(
        n9474), .S(n9423), .Q(n4779) );
  MUX21X1 U12220 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[121][3] ), .IN2(
        n6842), .S(n9419), .Q(n5530) );
  MUX21X1 U12221 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][5] ), .IN2(
        n6957), .S(n9423), .Q(n4780) );
  MUX21X1 U12222 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][4] ), .IN2(
        n9438), .S(n9425), .Q(n6427) );
  MUX21X1 U12223 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[120][3] ), .IN2(
        n6842), .S(n9420), .Q(n5522) );
  MUX21X1 U12224 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][3] ), .IN2(
        n6841), .S(n9514), .Q(n5674) );
  MUX21X1 U12225 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[119][3] ), .IN2(
        n6843), .S(n9421), .Q(n5514) );
  MUX21X1 U12226 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[140][3] ), .IN2(
        n6840), .S(n9422), .Q(n5682) );
  MUX21X1 U12227 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[27][7] ), .IN2(
        n6857), .S(n9423), .Q(n4782) );
  MUX21X1 U12228 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[118][3] ), .IN2(
        n6841), .S(n9424), .Q(n5506) );
  MUX21X1 U12229 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[233][2] ), .IN2(
        n6848), .S(n9425), .Q(n6425) );
  MUX21X1 U12230 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[117][3] ), .IN2(
        n6842), .S(n9426), .Q(n5498) );
  MUX21X1 U12231 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[141][3] ), .IN2(
        n6922), .S(n9427), .Q(n5690) );
  MUX21X1 U12232 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][7] ), .IN2(
        n6837), .S(n9443), .Q(n6302) );
  MUX21X1 U12233 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[142][3] ), .IN2(
        n6914), .S(n9428), .Q(n5698) );
  MUX21X1 U12234 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][2] ), .IN2(
        n6940), .S(n9440), .Q(n4905) );
  MUX21X1 U12235 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[116][3] ), .IN2(
        n6918), .S(n9429), .Q(n5490) );
  MUX21X1 U12236 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[143][3] ), .IN2(
        n6840), .S(n9430), .Q(n5706) );
  MUX21X1 U12237 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[144][3] ), .IN2(
        n6922), .S(n9431), .Q(n5714) );
  MUX21X1 U12238 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][4] ), .IN2(
        n9474), .S(n9440), .Q(n4907) );
  MUX21X1 U12239 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][5] ), .IN2(
        n6832), .S(n9443), .Q(n6300) );
  MUX21X1 U12240 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[145][3] ), .IN2(
        n6922), .S(n9432), .Q(n5722) );
  MUX21X1 U12241 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[146][3] ), .IN2(
        n6921), .S(n9433), .Q(n5730) );
  MUX21X1 U12242 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][5] ), .IN2(
        n6830), .S(n9440), .Q(n4908) );
  MUX21X1 U12243 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[115][3] ), .IN2(
        n6923), .S(n9434), .Q(n5482) );
  MUX21X1 U12244 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[147][3] ), .IN2(
        n6843), .S(n9435), .Q(n5738) );
  MUX21X1 U12245 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[148][3] ), .IN2(
        n6840), .S(n9436), .Q(n5746) );
  MUX21X1 U12246 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[114][3] ), .IN2(
        n6923), .S(n9437), .Q(n5474) );
  MUX21X1 U12247 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][4] ), .IN2(
        n9438), .S(n9443), .Q(n6299) );
  MUX21X1 U12248 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[149][3] ), .IN2(
        n6841), .S(n9439), .Q(n5754) );
  MUX21X1 U12249 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[43][7] ), .IN2(
        n6866), .S(n9440), .Q(n4910) );
  MUX21X1 U12250 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[150][3] ), .IN2(
        n6843), .S(n9441), .Q(n5762) );
  MUX21X1 U12251 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[113][3] ), .IN2(
        n6843), .S(n9442), .Q(n5466) );
  MUX21X1 U12252 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][2] ), .IN2(
        n6933), .S(n9457), .Q(n5033) );
  MUX21X1 U12253 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[217][2] ), .IN2(
        n6935), .S(n9443), .Q(n6297) );
  MUX21X1 U12254 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[151][3] ), .IN2(
        n6843), .S(n9444), .Q(n5770) );
  MUX21X1 U12255 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[152][3] ), .IN2(
        n6926), .S(n9445), .Q(n5778) );
  MUX21X1 U12256 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][3] ), .IN2(
        n6842), .S(n9491), .Q(n5786) );
  MUX21X1 U12257 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[154][3] ), .IN2(
        n6924), .S(n9446), .Q(n5794) );
  MUX21X1 U12258 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[112][3] ), .IN2(
        n9362), .S(n9447), .Q(n5458) );
  MUX21X1 U12259 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[155][3] ), .IN2(
        n6843), .S(n9448), .Q(n5802) );
  MUX21X1 U12260 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[130][3] ), .IN2(
        n6920), .S(n9449), .Q(n5602) );
  MUX21X1 U12261 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][4] ), .IN2(
        n6800), .S(n9457), .Q(n5035) );
  MUX21X1 U12262 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[157][3] ), .IN2(
        n6842), .S(n9450), .Q(n5818) );
  MUX21X1 U12263 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[111][3] ), .IN2(
        n6922), .S(n9451), .Q(n5450) );
  MUX21X1 U12264 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[158][3] ), .IN2(
        n6914), .S(n9452), .Q(n5826) );
  MUX21X1 U12265 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][5] ), .IN2(
        n6833), .S(n9457), .Q(n5036) );
  MUX21X1 U12266 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[159][3] ), .IN2(
        n6840), .S(n9453), .Q(n5834) );
  MUX21X1 U12267 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][7] ), .IN2(
        n6858), .S(n9523), .Q(n6174) );
  MUX21X1 U12268 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[160][3] ), .IN2(
        n6840), .S(n9454), .Q(n5842) );
  MUX21X1 U12269 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[161][3] ), .IN2(
        n6840), .S(n9455), .Q(n5850) );
  MUX21X1 U12270 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[162][3] ), .IN2(
        n6841), .S(n9456), .Q(n5858) );
  MUX21X1 U12271 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[59][7] ), .IN2(
        n6838), .S(n9457), .Q(n5038) );
  MUX21X1 U12272 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[163][3] ), .IN2(
        n6922), .S(n9458), .Q(n5866) );
  MUX21X1 U12273 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][2] ), .IN2(
        n6847), .S(n9463), .Q(n5161) );
  MUX21X1 U12274 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[110][3] ), .IN2(
        n6925), .S(n9459), .Q(n5442) );
  MUX21X1 U12275 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[164][3] ), .IN2(
        n6841), .S(n9460), .Q(n5874) );
  MUX21X1 U12276 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][4] ), .IN2(
        n6802), .S(n9463), .Q(n5163) );
  MUX21X1 U12277 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][5] ), .IN2(
        n6953), .S(n9523), .Q(n6172) );
  MUX21X1 U12278 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][5] ), .IN2(
        n6956), .S(n9463), .Q(n5164) );
  MUX21X1 U12279 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[165][3] ), .IN2(
        n6915), .S(n9461), .Q(n5882) );
  MUX21X1 U12280 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[109][3] ), .IN2(
        n6921), .S(n9462), .Q(n5434) );
  MUX21X1 U12281 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[75][7] ), .IN2(
        n6868), .S(n9463), .Q(n5166) );
  MUX21X1 U12282 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][4] ), .IN2(
        n9474), .S(n9523), .Q(n6171) );
  MUX21X1 U12283 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[166][3] ), .IN2(
        n6840), .S(n9464), .Q(n5890) );
  MUX21X1 U12284 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[108][3] ), .IN2(
        n6840), .S(n9465), .Q(n5426) );
  MUX21X1 U12285 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[167][3] ), .IN2(
        n6843), .S(n9466), .Q(n5898) );
  MUX21X1 U12286 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][2] ), .IN2(
        n6845), .S(n9525), .Q(n5289) );
  MUX21X1 U12287 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[168][3] ), .IN2(
        n6928), .S(n9467), .Q(n5906) );
  MUX21X1 U12288 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][3] ), .IN2(
        n6840), .S(n9483), .Q(n5914) );
  MUX21X1 U12289 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][5] ), .IN2(
        n6830), .S(n9483), .Q(n5916) );
  MUX21X1 U12290 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[196][3] ), .IN2(
        n6918), .S(n9468), .Q(n6130) );
  MUX21X1 U12291 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[100][3] ), .IN2(
        n6925), .S(n9469), .Q(n5362) );
  MUX21X1 U12292 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[99][3] ), .IN2(
        n6917), .S(n9470), .Q(n5354) );
  MUX21X1 U12293 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[195][3] ), .IN2(
        n6841), .S(n9471), .Q(n6122) );
  MUX21X1 U12294 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[197][3] ), .IN2(
        n6916), .S(n9472), .Q(n6138) );
  MUX21X1 U12295 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[101][3] ), .IN2(
        n6920), .S(n9473), .Q(n5370) );
  MUX21X1 U12296 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][7] ), .IN2(
        n6836), .S(n9483), .Q(n5918) );
  MUX21X1 U12297 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][2] ), .IN2(
        n6848), .S(n9502), .Q(n5545) );
  MUX21X1 U12298 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][4] ), .IN2(
        n9474), .S(n9483), .Q(n5915) );
  MUX21X1 U12299 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[198][3] ), .IN2(
        n6920), .S(n9475), .Q(n6146) );
  MUX21X1 U12300 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][7] ), .IN2(
        n6857), .S(n9526), .Q(n5422) );
  MUX21X1 U12301 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[194][3] ), .IN2(
        n6842), .S(n9476), .Q(n6114) );
  MUX21X1 U12302 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[98][3] ), .IN2(
        n6920), .S(n9477), .Q(n5346) );
  MUX21X1 U12303 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][2] ), .IN2(
        n6943), .S(n9524), .Q(n6041) );
  MUX21X1 U12304 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[199][3] ), .IN2(
        n6915), .S(n9479), .Q(n6154) );
  MUX21X1 U12305 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[200][3] ), .IN2(
        n6842), .S(n9480), .Q(n6162) );
  MUX21X1 U12306 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[193][3] ), .IN2(
        n6842), .S(n9481), .Q(n6106) );
  MUX21X1 U12307 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[192][3] ), .IN2(
        n6915), .S(n9482), .Q(n6098) );
  MUX21X1 U12308 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[169][2] ), .IN2(
        n6941), .S(n9483), .Q(n5913) );
  MUX21X1 U12309 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[97][3] ), .IN2(
        n6842), .S(n9484), .Q(n5338) );
  MUX21X1 U12310 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[102][3] ), .IN2(
        n6925), .S(n9485), .Q(n5378) );
  MUX21X1 U12311 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][3] ), .IN2(
        n6927), .S(n9523), .Q(n6170) );
  MUX21X1 U12312 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][5] ), .IN2(
        n6831), .S(n9526), .Q(n5420) );
  MUX21X1 U12313 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[191][3] ), .IN2(
        n6921), .S(n9486), .Q(n6090) );
  MUX21X1 U12314 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][7] ), .IN2(
        n6860), .S(n9491), .Q(n5790) );
  MUX21X1 U12315 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[190][3] ), .IN2(
        n6842), .S(n9487), .Q(n6082) );
  MUX21X1 U12316 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[189][3] ), .IN2(
        n6921), .S(n9488), .Q(n6074) );
  MUX21X1 U12317 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][4] ), .IN2(
        n9474), .S(n9502), .Q(n5547) );
  MUX21X1 U12318 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[103][3] ), .IN2(
        n6925), .S(n9489), .Q(n5386) );
  MUX21X1 U12319 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[96][3] ), .IN2(
        n6915), .S(n9490), .Q(n5330) );
  MUX21X1 U12320 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][4] ), .IN2(
        n9438), .S(n9524), .Q(n6043) );
  MUX21X1 U12321 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][5] ), .IN2(
        n6947), .S(n9502), .Q(n5548) );
  MUX21X1 U12322 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[153][5] ), .IN2(
        n6947), .S(n9491), .Q(n5788) );
  MUX21X1 U12323 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[188][3] ), .IN2(
        n6843), .S(n9492), .Q(n6066) );
  MUX21X1 U12324 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[104][3] ), .IN2(
        n6920), .S(n9493), .Q(n5394) );
  MUX21X1 U12325 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[202][3] ), .IN2(
        n6841), .S(n9494), .Q(n6178) );
  MUX21X1 U12326 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[187][3] ), .IN2(
        n6920), .S(n9495), .Q(n6058) );
  MUX21X1 U12327 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[95][3] ), .IN2(
        n6926), .S(n9496), .Q(n5322) );
  MUX21X1 U12328 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[186][3] ), .IN2(
        n6925), .S(n9497), .Q(n6050) );
  MUX21X1 U12329 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][3] ), .IN2(
        n6917), .S(n9524), .Q(n6042) );
  MUX21X1 U12330 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[156][3] ), .IN2(
        n6917), .S(n9498), .Q(n5810) );
  MUX21X1 U12331 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[93][3] ), .IN2(
        n6841), .S(n9499), .Q(n5306) );
  MUX21X1 U12332 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[179][3] ), .IN2(
        n6914), .S(n9500), .Q(n5994) );
  MUX21X1 U12333 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[184][3] ), .IN2(
        n6924), .S(n9501), .Q(n6034) );
  MUX21X1 U12334 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[123][7] ), .IN2(
        n8673), .S(n9502), .Q(n5550) );
  MUX21X1 U12335 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[183][3] ), .IN2(
        n6928), .S(n9503), .Q(n6026) );
  MUX21X1 U12336 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][5] ), .IN2(
        n6958), .S(n9524), .Q(n6044) );
  MUX21X1 U12337 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][2] ), .IN2(
        n6848), .S(n9526), .Q(n5417) );
  MUX21X1 U12338 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[94][3] ), .IN2(
        n6842), .S(n9505), .Q(n5314) );
  MUX21X1 U12339 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[182][3] ), .IN2(
        n6927), .S(n9506), .Q(n6018) );
  MUX21X1 U12340 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][5] ), .IN2(
        n6954), .S(n9525), .Q(n5292) );
  MUX21X1 U12341 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][4] ), .IN2(
        n9438), .S(n9526), .Q(n5419) );
  MUX21X1 U12342 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[181][3] ), .IN2(
        n6927), .S(n9507), .Q(n6010) );
  MUX21X1 U12343 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[180][3] ), .IN2(
        n6927), .S(n9508), .Q(n6002) );
  MUX21X1 U12344 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[105][3] ), .IN2(
        n6924), .S(n9509), .Q(n5402) );
  MUX21X1 U12345 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[173][3] ), .IN2(
        n6927), .S(n9510), .Q(n5946) );
  MUX21X1 U12346 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[171][3] ), .IN2(
        n6921), .S(n9511), .Q(n5930) );
  MUX21X1 U12347 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[170][3] ), .IN2(
        n6915), .S(n9512), .Q(n5922) );
  MUX21X1 U12348 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[178][3] ), .IN2(
        n6927), .S(n9513), .Q(n5986) );
  MUX21X1 U12349 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[139][2] ), .IN2(
        n6942), .S(n9514), .Q(n5673) );
  MUX21X1 U12350 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[62][4] ), .IN2(
        n6801), .S(n9515), .Q(n5059) );
  MUX21X1 U12351 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[177][3] ), .IN2(
        n6927), .S(n9516), .Q(n5978) );
  MUX21X1 U12352 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[174][3] ), .IN2(
        n6927), .S(n9517), .Q(n5954) );
  MUX21X1 U12353 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[172][3] ), .IN2(
        n6927), .S(n9518), .Q(n5938) );
  MUX21X1 U12354 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[176][3] ), .IN2(
        n6927), .S(n9519), .Q(n5970) );
  MUX21X1 U12355 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[203][3] ), .IN2(
        n6841), .S(n9520), .Q(n6186) );
  MUX21X1 U12356 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[175][3] ), .IN2(
        n6927), .S(n9521), .Q(n5962) );
  MUX21X1 U12357 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[106][3] ), .IN2(
        n6840), .S(n9522), .Q(n5410) );
  MUX21X1 U12358 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[201][2] ), .IN2(
        n6934), .S(n9523), .Q(n6169) );
  MUX21X1 U12359 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][7] ), .IN2(
        n6836), .S(n9525), .Q(n5294) );
  MUX21X1 U12360 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[185][7] ), .IN2(
        n6855), .S(n9524), .Q(n6046) );
  MUX21X1 U12361 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[91][4] ), .IN2(
        n9438), .S(n9525), .Q(n5291) );
  MUX21X1 U12362 ( .IN1(\oc8051_ram_top1/oc8051_idata/buff[107][3] ), .IN2(
        n6840), .S(n9526), .Q(n5418) );
  AND2X1 U12363 ( .IN1(\oc8051_memory_interface1/pc_buf [4]), .IN2(n9527), .Q(
        n9532) );
  NAND4X0 U12364 ( .IN1(n9532), .IN2(\oc8051_memory_interface1/pc_buf [6]), 
        .IN3(\oc8051_memory_interface1/pc_buf [5]), .IN4(
        \oc8051_memory_interface1/pc_buf [7]), .QN(n9536) );
  NOR3X0 U12365 ( .IN1(n11963), .IN2(n9536), .IN3(n11977), .QN(n9537) );
  NAND3X0 U12366 ( .IN1(n9537), .IN2(\oc8051_memory_interface1/pc_buf [10]), 
        .IN3(\oc8051_memory_interface1/pc_buf [11]), .QN(n9540) );
  NOR2X0 U12367 ( .IN1(n9540), .IN2(n11976), .QN(n9541) );
  NOR2X0 U12368 ( .IN1(n9542), .IN2(n11980), .QN(n9528) );
  MUX21X1 U12369 ( .IN1(\oc8051_memory_interface1/pc_buf [15]), .IN2(n11991), 
        .S(n9528), .Q(n9775) );
  MUX21X1 U12370 ( .IN1(n9775), .IN2(\oc8051_memory_interface1/iadr_t [15]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[15]) );
  MUX21X1 U12371 ( .IN1(\oc8051_memory_interface1/pc_out [1]), .IN2(
        \oc8051_memory_interface1/iadr_t [1]), .S(
        \oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[1]) );
  MUX21X1 U12372 ( .IN1(\oc8051_memory_interface1/pc_out [0]), .IN2(
        \oc8051_memory_interface1/iadr_t [0]), .S(
        \oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[0]) );
  INVX0 U12373 ( .INP(n9529), .ZN(n9530) );
  MUX21X1 U12374 ( .IN1(n9530), .IN2(\oc8051_memory_interface1/iadr_t [3]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[3]) );
  MUX21X1 U12375 ( .IN1(n9531), .IN2(\oc8051_memory_interface1/iadr_t [4]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[4]) );
  OA21X1 U12376 ( .IN1(n9532), .IN2(\oc8051_memory_interface1/pc_buf [5]), 
        .IN3(n9534), .Q(n9629) );
  MUX21X1 U12377 ( .IN1(n9629), .IN2(\oc8051_memory_interface1/iadr_t [5]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[5]) );
  MUX21X1 U12378 ( .IN1(n9533), .IN2(\oc8051_memory_interface1/iadr_t [6]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[6]) );
  NOR2X0 U12379 ( .IN1(n11984), .IN2(n9534), .QN(n9535) );
  OA21X1 U12380 ( .IN1(n9535), .IN2(\oc8051_memory_interface1/pc_buf [7]), 
        .IN3(n9536), .Q(n9639) );
  MUX21X1 U12381 ( .IN1(n9639), .IN2(\oc8051_memory_interface1/iadr_t [7]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[7]) );
  MUX21X1 U12382 ( .IN1(n11963), .IN2(\oc8051_memory_interface1/pc_buf [8]), 
        .S(n9536), .Q(n9669) );
  MUX21X1 U12383 ( .IN1(n9669), .IN2(\oc8051_memory_interface1/iadr_t [8]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[8]) );
  NOR2X0 U12384 ( .IN1(n11963), .IN2(n9536), .QN(n9538) );
  MUX21X1 U12385 ( .IN1(\oc8051_memory_interface1/pc_buf [9]), .IN2(n11977), 
        .S(n9538), .Q(n9682) );
  MUX21X1 U12386 ( .IN1(n9682), .IN2(\oc8051_memory_interface1/iadr_t [9]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[9]) );
  MUX21X1 U12387 ( .IN1(\oc8051_memory_interface1/pc_buf [10]), .IN2(n11978), 
        .S(n9537), .Q(n9697) );
  MUX21X1 U12388 ( .IN1(n9697), .IN2(\oc8051_memory_interface1/iadr_t [10]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[10]) );
  NAND3X0 U12389 ( .IN1(n9538), .IN2(\oc8051_memory_interface1/pc_buf [9]), 
        .IN3(\oc8051_memory_interface1/pc_buf [10]), .QN(n9539) );
  MUX21X1 U12390 ( .IN1(n11979), .IN2(\oc8051_memory_interface1/pc_buf [11]), 
        .S(n9539), .Q(n9712) );
  MUX21X1 U12391 ( .IN1(n9712), .IN2(\oc8051_memory_interface1/iadr_t [11]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[11]) );
  MUX21X1 U12392 ( .IN1(n11976), .IN2(\oc8051_memory_interface1/pc_buf [12]), 
        .S(n9540), .Q(n9724) );
  MUX21X1 U12393 ( .IN1(n9724), .IN2(\oc8051_memory_interface1/iadr_t [12]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[12]) );
  OA21X1 U12394 ( .IN1(n9541), .IN2(\oc8051_memory_interface1/pc_buf [13]), 
        .IN3(n9542), .Q(n9739) );
  MUX21X1 U12395 ( .IN1(n9739), .IN2(\oc8051_memory_interface1/iadr_t [13]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[13]) );
  MUX21X1 U12396 ( .IN1(n11980), .IN2(\oc8051_memory_interface1/pc_buf [14]), 
        .S(n9542), .Q(n9754) );
  MUX21X1 U12397 ( .IN1(n9754), .IN2(\oc8051_memory_interface1/iadr_t [14]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[14]) );
  MUX21X1 U12398 ( .IN1(n9543), .IN2(\oc8051_memory_interface1/iadr_t [2]), 
        .S(\oc8051_memory_interface1/istb_t ), .Q(wbi_adr_o[2]) );
  NBUFFX2 U12399 ( .INP(n12079), .Z(n12074) );
  NBUFFX2 U12400 ( .INP(n12079), .Z(n12075) );
  NBUFFX2 U12401 ( .INP(n12079), .Z(n12076) );
  NBUFFX2 U12402 ( .INP(n12079), .Z(n12077) );
  NBUFFX2 U12403 ( .INP(n12079), .Z(n12078) );
  AO22X1 U12405 ( .IN1(n9547), .IN2(n9546), .IN3(n9545), .IN4(n9544), .Q(n9548) );
  NOR3X0 U12406 ( .IN1(n9550), .IN2(n9549), .IN3(n9548), .QN(n9554) );
  AO221X1 U12407 ( .IN1(n9553), .IN2(n9552), .IN3(n9553), .IN4(n9551), .IN5(
        n10092), .Q(n9617) );
  OA21X1 U12408 ( .IN1(n9554), .IN2(n10092), .IN3(n9617), .Q(n9556) );
  NAND2X0 U12409 ( .IN1(src_sel1[0]), .IN2(wait_data), .QN(n9555) );
  NAND4X0 U12410 ( .IN1(n9557), .IN2(n9556), .IN3(n9555), .IN4(n9616), .QN(
        n6765) );
  INVX0 U12411 ( .INP(n9576), .ZN(n9568) );
  NAND2X0 U12412 ( .IN1(n9564), .IN2(n9562), .QN(n9558) );
  NAND3X0 U12413 ( .IN1(n9568), .IN2(n9559), .IN3(n9558), .QN(n9560) );
  OA21X1 U12414 ( .IN1(n9561), .IN2(n9563), .IN3(n9560), .Q(n9588) );
  AND3X1 U12415 ( .IN1(n9564), .IN2(n9563), .IN3(n9562), .Q(n9567) );
  INVX0 U12416 ( .INP(n11918), .ZN(n9564) );
  NAND4X0 U12417 ( .IN1(n9577), .IN2(n9564), .IN3(n11923), .IN4(n11851), .QN(
        n9565) );
  OA22X1 U12418 ( .IN1(n9567), .IN2(n9566), .IN3(n11926), .IN4(n9565), .Q(
        n9587) );
  INVX0 U12419 ( .INP(n11856), .ZN(n9584) );
  AO21X1 U12420 ( .IN1(n9570), .IN2(n9569), .IN3(n9568), .Q(n11855) );
  NAND2X0 U12421 ( .IN1(n9570), .IN2(n11923), .QN(n11852) );
  MUX21X1 U12422 ( .IN1(n8508), .IN2(n9578), .S(n9571), .Q(n9572) );
  OA221X1 U12423 ( .IN1(n11926), .IN2(n9573), .IN3(n11926), .IN4(n11852), 
        .IN5(n9572), .Q(n9574) );
  NOR2X0 U12424 ( .IN1(n11917), .IN2(n9574), .QN(n9582) );
  NAND4X0 U12425 ( .IN1(n9578), .IN2(n9577), .IN3(n9576), .IN4(n9575), .QN(
        n9580) );
  NAND2X0 U12426 ( .IN1(n9580), .IN2(n9579), .QN(n9581) );
  NOR2X0 U12427 ( .IN1(n9582), .IN2(n9581), .QN(n9583) );
  AO221X1 U12428 ( .IN1(n11918), .IN2(n9584), .IN3(n11918), .IN4(n11855), 
        .IN5(n9583), .Q(n9585) );
  AND4X1 U12429 ( .IN1(n9588), .IN2(n9587), .IN3(n9586), .IN4(n9585), .Q(n9780) );
  NAND2X0 U12430 ( .IN1(\oc8051_memory_interface1/op_pos [0]), .IN2(n9589), 
        .QN(n9779) );
  NOR3X0 U12431 ( .IN1(\oc8051_memory_interface1/op_pos [1]), .IN2(n9780), 
        .IN3(n9779), .QN(n9594) );
  INVX0 U12432 ( .INP(n9590), .ZN(n9785) );
  NAND3X0 U12433 ( .IN1(n9785), .IN2(n9591), .IN3(n10093), .QN(n9592) );
  NAND2X0 U12434 ( .IN1(n9592), .IN2(n11988), .QN(n9593) );
  AO221X1 U12435 ( .IN1(\oc8051_memory_interface1/op_pos [2]), .IN2(n9594), 
        .IN3(\oc8051_memory_interface1/op_pos [2]), .IN4(n10092), .IN5(n9593), 
        .Q(n4449) );
  NAND3X0 U12436 ( .IN1(n9665), .IN2(n9595), .IN3(n9672), .QN(n9765) );
  INVX0 U12437 ( .INP(n9765), .ZN(n9746) );
  NOR2X0 U12438 ( .IN1(n9746), .IN2(n9776), .QN(
        \oc8051_memory_interface1/N1028 ) );
  NOR2X0 U12439 ( .IN1(n12039), .IN2(\oc8051_memory_interface1/int_ack_t ), 
        .QN(\oc8051_memory_interface1/N860 ) );
  NOR2X0 U12440 ( .IN1(n12040), .IN2(t2_i), .QN(\oc8051_sfr1/oc8051_tc21/N232 ) );
  NOR2X0 U12441 ( .IN1(n12041), .IN2(t2ex_i), .QN(
        \oc8051_sfr1/oc8051_tc21/N225 ) );
  OA21X1 U12442 ( .IN1(\oc8051_sfr1/prescaler [0]), .IN2(
        \oc8051_sfr1/prescaler [1]), .IN3(n9598), .Q(\oc8051_sfr1/N185 ) );
  AO21X1 U12443 ( .IN1(n9597), .IN2(n11919), .IN3(n9596), .Q(
        \oc8051_decoder1/N2367 ) );
  INVX0 U12444 ( .INP(n9598), .ZN(n9599) );
  NAND2X0 U12445 ( .IN1(n9599), .IN2(\oc8051_sfr1/prescaler [3]), .QN(n9600)
         );
  NOR2X0 U12446 ( .IN1(\oc8051_sfr1/prescaler [2]), .IN2(n9600), .QN(n6798) );
  AO222X1 U12447 ( .IN1(\oc8051_sfr1/psw [3]), .IN2(n9606), .IN3(
        \oc8051_sfr1/psw [3]), .IN4(n9602), .IN5(n9601), .IN6(n9610), .Q(n9603) );
  AO21X1 U12448 ( .IN1(n9604), .IN2(n10052), .IN3(n9603), .Q(n6782) );
  NOR2X0 U12449 ( .IN1(n9606), .IN2(n9605), .QN(n9609) );
  INVX0 U12450 ( .INP(n9609), .ZN(n9608) );
  AO221X1 U12451 ( .IN1(n9610), .IN2(n9609), .IN3(n9608), .IN4(
        \oc8051_sfr1/psw [4]), .IN5(n9607), .Q(n6781) );
  AO21X1 U12452 ( .IN1(\oc8051_memory_interface1/imem_wait ), .IN2(
        \oc8051_memory_interface1/istb_t ), .IN3(n9611), .Q(n6780) );
  AO21X1 U12453 ( .IN1(\oc8051_memory_interface1/imem_wait ), .IN2(n9798), 
        .IN3(n9611), .Q(n6779) );
  OA21X1 U12454 ( .IN1(n9613), .IN2(\oc8051_alu1/oc8051_div1/cycle [0]), .IN3(
        n9612), .Q(n6776) );
  NAND2X0 U12455 ( .IN1(src_sel1[2]), .IN2(wait_data), .QN(n9614) );
  NAND4X0 U12456 ( .IN1(n9617), .IN2(n9616), .IN3(n9615), .IN4(n9614), .QN(
        n6763) );
  AO22X1 U12457 ( .IN1(n9667), .IN2(n9618), .IN3(n9644), .IN4(n11676), .Q(
        n9622) );
  NOR2X0 U12458 ( .IN1(pc[0]), .IN2(n9618), .QN(n9620) );
  NOR3X0 U12459 ( .IN1(n9620), .IN2(n9624), .IN3(n9619), .QN(n9621) );
  AO221X1 U12460 ( .IN1(n9646), .IN2(n9622), .IN3(n9627), .IN4(
        \oc8051_memory_interface1/pc_out [0]), .IN5(n9621), .Q(n6758) );
  AO22X1 U12461 ( .IN1(n9667), .IN2(n9623), .IN3(n9644), .IN4(n11698), .Q(
        n9628) );
  FADDX1 U12462 ( .A(pc[1]), .B(n9624), .CI(n9623), .CO(n8594), .S(n9625) );
  AND2X1 U12463 ( .IN1(n9643), .IN2(n9625), .Q(n9626) );
  AO221X1 U12464 ( .IN1(n9646), .IN2(n9628), .IN3(n9627), .IN4(
        \oc8051_memory_interface1/pc_out [1]), .IN5(n9626), .Q(n6757) );
  NAND2X0 U12465 ( .IN1(n9638), .IN2(\oc8051_memory_interface1/pc_buf [5]), 
        .QN(n9637) );
  FADDX1 U12466 ( .A(pc[5]), .B(n9632), .CI(n9630), .CO(n9640), .S(n9631) );
  NAND2X0 U12467 ( .IN1(n9643), .IN2(n9631), .QN(n9635) );
  AO22X1 U12468 ( .IN1(n9667), .IN2(n9632), .IN3(n9644), .IN4(n11783), .Q(
        n9633) );
  NAND2X0 U12469 ( .IN1(n9646), .IN2(n9633), .QN(n9634) );
  NAND4X0 U12470 ( .IN1(n9637), .IN2(n9636), .IN3(n9635), .IN4(n9634), .QN(
        n6753) );
  NAND2X0 U12471 ( .IN1(n9638), .IN2(\oc8051_memory_interface1/pc_buf [7]), 
        .QN(n9650) );
  NAND2X0 U12472 ( .IN1(n9639), .IN2(n9776), .QN(n9649) );
  MUX21X1 U12473 ( .IN1(n11931), .IN2(n11920), .S(n9672), .Q(n9654) );
  FADDX1 U12474 ( .A(pc[6]), .B(n9641), .CI(n9640), .CO(n9653), .S(n8610) );
  NAND2X0 U12475 ( .IN1(n9643), .IN2(n9642), .QN(n9648) );
  AO22X1 U12476 ( .IN1(n9667), .IN2(n9654), .IN3(n9644), .IN4(n11850), .Q(
        n9645) );
  NAND4X0 U12477 ( .IN1(n9650), .IN2(n9649), .IN3(n9648), .IN4(n9647), .QN(
        n6751) );
  NAND2X0 U12478 ( .IN1(n9651), .IN2(n9654), .QN(n9767) );
  INVX0 U12479 ( .INP(n9651), .ZN(n9652) );
  NOR2X0 U12480 ( .IN1(n9652), .IN2(n9654), .QN(n9743) );
  INVX0 U12481 ( .INP(n9743), .ZN(n9762) );
  FADDX1 U12482 ( .A(pc[7]), .B(n9654), .CI(n9653), .CO(n9655), .S(n9642) );
  INVX0 U12483 ( .INP(n9676), .ZN(n9703) );
  NOR2X0 U12484 ( .IN1(pc[8]), .IN2(n9655), .QN(n9675) );
  NOR2X0 U12485 ( .IN1(n9703), .IN2(n9675), .QN(n9656) );
  MUX21X1 U12486 ( .IN1(n9767), .IN2(n9762), .S(n9656), .Q(n9664) );
  INVX0 U12487 ( .INP(n11676), .ZN(n9659) );
  NAND2X0 U12488 ( .IN1(n9657), .IN2(n9660), .QN(n9758) );
  OA22X1 U12489 ( .IN1(n9659), .IN2(n9765), .IN3(n9658), .IN4(n9758), .Q(n9663) );
  NAND3X0 U12490 ( .IN1(n9666), .IN2(n9667), .IN3(n11921), .QN(n9662) );
  NAND2X0 U12491 ( .IN1(n9660), .IN2(n9672), .QN(n9756) );
  INVX0 U12492 ( .INP(n9756), .ZN(n9747) );
  NAND2X0 U12493 ( .IN1(n9747), .IN2(n11922), .QN(n9661) );
  NAND4X0 U12494 ( .IN1(n9664), .IN2(n9663), .IN3(n9662), .IN4(n9661), .QN(
        n9670) );
  NAND3X0 U12495 ( .IN1(n9666), .IN2(n9665), .IN3(n9778), .QN(n9773) );
  INVX0 U12496 ( .INP(n9773), .ZN(n9737) );
  INVX0 U12497 ( .INP(n9667), .ZN(n9671) );
  NAND2X0 U12498 ( .IN1(n9737), .IN2(n9671), .QN(n9695) );
  NOR2X0 U12499 ( .IN1(n11963), .IN2(n9695), .QN(n9668) );
  AO221X1 U12500 ( .IN1(n9778), .IN2(n9670), .IN3(n9776), .IN4(n9669), .IN5(
        n9668), .Q(n6750) );
  NOR2X0 U12501 ( .IN1(n9672), .IN2(n9671), .QN(n9689) );
  AOI22X1 U12502 ( .IN1(n9747), .IN2(n11924), .IN3(n9689), .IN4(n11923), .QN(
        n9680) );
  INVX0 U12503 ( .INP(n11698), .ZN(n9674) );
  OA22X1 U12504 ( .IN1(n9674), .IN2(n9765), .IN3(n9673), .IN4(n9758), .Q(n9679) );
  NAND2X0 U12505 ( .IN1(n9675), .IN2(n11998), .QN(n9690) );
  AO221X1 U12506 ( .IN1(n9690), .IN2(n9675), .IN3(n9690), .IN4(n11998), .IN5(
        n9767), .Q(n9678) );
  AO221X1 U12507 ( .IN1(pc[9]), .IN2(n9703), .IN3(n11998), .IN4(n9676), .IN5(
        n9762), .Q(n9677) );
  NAND4X0 U12508 ( .IN1(n9680), .IN2(n9679), .IN3(n9678), .IN4(n9677), .QN(
        n9683) );
  NOR2X0 U12509 ( .IN1(n9695), .IN2(n11977), .QN(n9681) );
  AO221X1 U12510 ( .IN1(n9778), .IN2(n9683), .IN3(n9776), .IN4(n9682), .IN5(
        n9681), .Q(n6749) );
  INVX0 U12511 ( .INP(n11925), .ZN(n9684) );
  OA22X1 U12512 ( .IN1(n9685), .IN2(n9758), .IN3(n9684), .IN4(n9756), .Q(n9694) );
  INVX0 U12513 ( .INP(n11719), .ZN(n9688) );
  NAND2X0 U12514 ( .IN1(pc[9]), .IN2(n9703), .QN(n9686) );
  MUX21X1 U12515 ( .IN1(pc[10]), .IN2(n11995), .S(n9686), .Q(n9687) );
  OA22X1 U12516 ( .IN1(n9688), .IN2(n9765), .IN3(n9687), .IN4(n9762), .Q(n9693) );
  INVX0 U12517 ( .INP(n9690), .ZN(n9701) );
  AO221X1 U12518 ( .IN1(pc[10]), .IN2(n9701), .IN3(n11995), .IN4(n9690), .IN5(
        n9767), .Q(n9691) );
  NAND4X0 U12519 ( .IN1(n9694), .IN2(n9693), .IN3(n9692), .IN4(n9691), .QN(
        n9698) );
  NOR2X0 U12520 ( .IN1(n9695), .IN2(n11978), .QN(n9696) );
  AO221X1 U12521 ( .IN1(n9778), .IN2(n9698), .IN3(n9776), .IN4(n9697), .IN5(
        n9696), .Q(n6748) );
  INVX0 U12522 ( .INP(n11927), .ZN(n9699) );
  OA22X1 U12523 ( .IN1(n9700), .IN2(n9758), .IN3(n9699), .IN4(n9756), .Q(n9710) );
  NAND2X0 U12524 ( .IN1(n11995), .IN2(n9701), .QN(n9702) );
  INVX0 U12525 ( .INP(n9702), .ZN(n9719) );
  AO221X1 U12526 ( .IN1(pc[11]), .IN2(n9719), .IN3(n11989), .IN4(n9702), .IN5(
        n9767), .Q(n9709) );
  NAND3X0 U12527 ( .IN1(pc[10]), .IN2(pc[9]), .IN3(n9703), .QN(n9704) );
  NOR2X0 U12528 ( .IN1(n11989), .IN2(n9704), .QN(n9716) );
  NOR2X0 U12529 ( .IN1(n9716), .IN2(n9762), .QN(n9706) );
  NAND2X0 U12530 ( .IN1(n11989), .IN2(n9704), .QN(n9705) );
  NAND2X0 U12531 ( .IN1(n9706), .IN2(n9705), .QN(n9708) );
  NAND2X0 U12532 ( .IN1(n9746), .IN2(n11741), .QN(n9707) );
  NAND4X0 U12533 ( .IN1(n9710), .IN2(n9709), .IN3(n9708), .IN4(n9707), .QN(
        n9713) );
  NOR2X0 U12534 ( .IN1(n9773), .IN2(n11979), .QN(n9711) );
  AO221X1 U12535 ( .IN1(n9778), .IN2(n9713), .IN3(n9776), .IN4(n9712), .IN5(
        n9711), .Q(n6747) );
  INVX0 U12536 ( .INP(n11928), .ZN(n9714) );
  OA22X1 U12537 ( .IN1(n9715), .IN2(n9758), .IN3(n9714), .IN4(n9756), .Q(n9722) );
  INVX0 U12538 ( .INP(n11762), .ZN(n9718) );
  NOR2X0 U12539 ( .IN1(pc[12]), .IN2(n9716), .QN(n9717) );
  NAND2X0 U12540 ( .IN1(pc[12]), .IN2(n9716), .QN(n9741) );
  OA22X1 U12541 ( .IN1(n9718), .IN2(n9765), .IN3(n9717), .IN4(n9732), .Q(n9721) );
  NAND2X0 U12542 ( .IN1(n11989), .IN2(n9719), .QN(n9730) );
  INVX0 U12543 ( .INP(n9730), .ZN(n9728) );
  AO221X1 U12544 ( .IN1(pc[12]), .IN2(n9728), .IN3(n12018), .IN4(n9730), .IN5(
        n9767), .Q(n9720) );
  NAND3X0 U12545 ( .IN1(n9722), .IN2(n9721), .IN3(n9720), .QN(n9725) );
  NOR2X0 U12546 ( .IN1(n9773), .IN2(n11976), .QN(n9723) );
  AO221X1 U12547 ( .IN1(n9778), .IN2(n9725), .IN3(n9776), .IN4(n9724), .IN5(
        n9723), .Q(n6746) );
  INVX0 U12548 ( .INP(n11929), .ZN(n9726) );
  OA22X1 U12549 ( .IN1(n9727), .IN2(n9758), .IN3(n9726), .IN4(n9756), .Q(n9736) );
  NAND3X0 U12550 ( .IN1(n9728), .IN2(n12018), .IN3(n11968), .QN(n9760) );
  NAND2X0 U12551 ( .IN1(n9743), .IN2(n11968), .QN(n9729) );
  OA22X1 U12552 ( .IN1(n9767), .IN2(n9760), .IN3(n9741), .IN4(n9729), .Q(n9735) );
  NOR2X0 U12553 ( .IN1(pc[12]), .IN2(n9730), .QN(n9731) );
  AO221X1 U12554 ( .IN1(n9732), .IN2(n9731), .IN3(n9732), .IN4(n9767), .IN5(
        n11968), .Q(n9734) );
  NAND4X0 U12555 ( .IN1(n9736), .IN2(n9735), .IN3(n9734), .IN4(n9733), .QN(
        n9740) );
  AND2X1 U12556 ( .IN1(n9737), .IN2(\oc8051_memory_interface1/pc_buf [13]), 
        .Q(n9738) );
  AO221X1 U12557 ( .IN1(n9778), .IN2(n9740), .IN3(n9776), .IN4(n9739), .IN5(
        n9738), .Q(n6745) );
  NOR2X0 U12558 ( .IN1(n11968), .IN2(n9741), .QN(n9742) );
  NOR2X0 U12559 ( .IN1(pc[14]), .IN2(n9742), .QN(n9744) );
  NAND2X0 U12560 ( .IN1(pc[14]), .IN2(n9742), .QN(n9761) );
  NAND2X0 U12561 ( .IN1(n9743), .IN2(n9761), .QN(n9769) );
  OA22X1 U12562 ( .IN1(n9745), .IN2(n9758), .IN3(n9744), .IN4(n9769), .Q(n9752) );
  NAND2X0 U12563 ( .IN1(n9746), .IN2(n11804), .QN(n9751) );
  NAND2X0 U12564 ( .IN1(n9747), .IN2(n11930), .QN(n9750) );
  INVX0 U12565 ( .INP(n9760), .ZN(n9748) );
  AO221X1 U12566 ( .IN1(pc[14]), .IN2(n9748), .IN3(n12059), .IN4(n9760), .IN5(
        n9767), .Q(n9749) );
  NAND4X0 U12567 ( .IN1(n9752), .IN2(n9751), .IN3(n9750), .IN4(n9749), .QN(
        n9755) );
  NOR2X0 U12568 ( .IN1(n9773), .IN2(n11980), .QN(n9753) );
  AO221X1 U12569 ( .IN1(n9778), .IN2(n9755), .IN3(n9776), .IN4(n9754), .IN5(
        n9753), .Q(n6744) );
  INVX0 U12570 ( .INP(n11931), .ZN(n9757) );
  OA22X1 U12571 ( .IN1(n9759), .IN2(n9758), .IN3(n9757), .IN4(n9756), .Q(n9772) );
  INVX0 U12572 ( .INP(n11850), .ZN(n9766) );
  NOR2X0 U12573 ( .IN1(pc[14]), .IN2(n9760), .QN(n9768) );
  INVX0 U12574 ( .INP(n9768), .ZN(n9763) );
  OA22X1 U12575 ( .IN1(n9767), .IN2(n9763), .IN3(n9762), .IN4(n9761), .Q(n9764) );
  OA22X1 U12576 ( .IN1(n9766), .IN2(n9765), .IN3(pc[15]), .IN4(n9764), .Q(
        n9771) );
  AO221X1 U12577 ( .IN1(n9769), .IN2(n9768), .IN3(n9769), .IN4(n9767), .IN5(
        n12035), .Q(n9770) );
  NAND3X0 U12578 ( .IN1(n9772), .IN2(n9771), .IN3(n9770), .QN(n9777) );
  NOR2X0 U12579 ( .IN1(n9773), .IN2(n11991), .QN(n9774) );
  AO221X1 U12580 ( .IN1(n9778), .IN2(n9777), .IN3(n9776), .IN4(n9775), .IN5(
        n9774), .Q(n6743) );
  NAND2X0 U12581 ( .IN1(\oc8051_memory_interface1/op_pos [2]), .IN2(n9785), 
        .QN(n9784) );
  FADDX1 U12582 ( .A(n11959), .B(n9780), .CI(n9779), .CO(n9590), .S(n9781) );
  INVX0 U12583 ( .INP(n9781), .ZN(n10091) );
  MUX21X1 U12584 ( .IN1(\oc8051_memory_interface1/op_pos [2]), .IN2(n11967), 
        .S(n9785), .Q(n9782) );
  OR2X1 U12585 ( .IN1(n9786), .IN2(n9782), .Q(n9844) );
  NAND2X0 U12586 ( .IN1(\oc8051_memory_interface1/pc_buf [2]), .IN2(n9844), 
        .QN(n9783) );
  NAND3X0 U12587 ( .IN1(n9784), .IN2(n9783), .IN3(n9843), .QN(n9837) );
  INVX0 U12588 ( .INP(n9837), .ZN(n9787) );
  NAND4X0 U12589 ( .IN1(\oc8051_memory_interface1/pc_buf [2]), .IN2(
        \oc8051_memory_interface1/op_pos [2]), .IN3(n9786), .IN4(n9785), .QN(
        n9838) );
  OA21X1 U12590 ( .IN1(\oc8051_memory_interface1/pc_buf [3]), .IN2(n9787), 
        .IN3(n9838), .Q(n9833) );
  AO222X1 U12591 ( .IN1(\oc8051_memory_interface1/pc_buf [4]), .IN2(n9833), 
        .IN3(\oc8051_memory_interface1/pc_buf [4]), .IN4(n11964), .IN5(n9833), 
        .IN6(n11964), .Q(n9829) );
  AO222X1 U12592 ( .IN1(\oc8051_memory_interface1/pc_buf [5]), .IN2(n11982), 
        .IN3(\oc8051_memory_interface1/pc_buf [5]), .IN4(n9829), .IN5(n11982), 
        .IN6(n9829), .Q(n9825) );
  AO222X1 U12593 ( .IN1(\oc8051_memory_interface1/pc_buf [6]), .IN2(n11987), 
        .IN3(\oc8051_memory_interface1/pc_buf [6]), .IN4(n9825), .IN5(n11987), 
        .IN6(n9825), .Q(n9788) );
  NOR2X0 U12594 ( .IN1(\oc8051_memory_interface1/pc_buf [7]), .IN2(n9788), 
        .QN(n9821) );
  NOR2X0 U12595 ( .IN1(\oc8051_memory_interface1/pc_buf [6]), .IN2(n9821), 
        .QN(n9789) );
  AND2X1 U12596 ( .IN1(n9788), .IN2(\oc8051_memory_interface1/pc_buf [7]), .Q(
        n9820) );
  NOR2X0 U12597 ( .IN1(n9789), .IN2(n9820), .QN(n9818) );
  NAND3X0 U12598 ( .IN1(\oc8051_memory_interface1/pc_buf [12]), .IN2(
        \oc8051_memory_interface1/pc_buf [13]), .IN3(n9804), .QN(n9800) );
  NOR2X0 U12599 ( .IN1(\oc8051_memory_interface1/pc_buf [13]), .IN2(n9804), 
        .QN(n9805) );
  MUX21X1 U12600 ( .IN1(n9800), .IN2(n9799), .S(n11980), .Q(n9790) );
  MUX21X1 U12601 ( .IN1(n11991), .IN2(\oc8051_memory_interface1/pc_buf [15]), 
        .S(n9790), .Q(n9791) );
  AO22X1 U12602 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [15]), .IN3(n9850), .IN4(n9791), .Q(
        n9792) );
  AO21X1 U12603 ( .IN1(pc[15]), .IN2(n9851), .IN3(n9792), .Q(n6742) );
  OA21X1 U12604 ( .IN1(n10103), .IN2(n9885), .IN3(n10101), .Q(n9793) );
  MUX21X1 U12605 ( .IN1(n10105), .IN2(\oc8051_sfr1/ip [5]), .S(n9793), .Q(
        n9794) );
  AO21X1 U12606 ( .IN1(n10108), .IN2(n10075), .IN3(n9794), .Q(n6732) );
  AO21X1 U12607 ( .IN1(int_src[5]), .IN2(n9868), .IN3(n9795), .Q(n6731) );
  NOR4X0 U12608 ( .IN1(int_src[5]), .IN2(int_src[0]), .IN3(int_src[3]), .IN4(
        int_src[4]), .QN(n9873) );
  AO21X1 U12609 ( .IN1(\oc8051_memory_interface1/int_vec_buff [5]), .IN2(n9873), .IN3(int_src[5]), .Q(n6730) );
  INVX0 U12610 ( .INP(n9873), .ZN(n9796) );
  AO221X1 U12611 ( .IN1(\oc8051_memory_interface1/int_ack_t ), .IN2(n9798), 
        .IN3(\oc8051_memory_interface1/int_ack_t ), .IN4(n9797), .IN5(n9796), 
        .Q(n6729) );
  MUX21X1 U12612 ( .IN1(\oc8051_memory_interface1/pc_buf [14]), .IN2(n11980), 
        .S(n9801), .Q(n9802) );
  AO22X1 U12613 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [14]), .IN3(n9850), .IN4(n9802), .Q(
        n9803) );
  AO21X1 U12614 ( .IN1(pc[14]), .IN2(n9851), .IN3(n9803), .Q(n6727) );
  AND2X1 U12615 ( .IN1(\oc8051_memory_interface1/pc_buf [13]), .IN2(n9804), 
        .Q(n9806) );
  NOR2X0 U12616 ( .IN1(n9806), .IN2(n9805), .QN(n9807) );
  MUX21X1 U12617 ( .IN1(n11976), .IN2(\oc8051_memory_interface1/pc_buf [12]), 
        .S(n9807), .Q(n9808) );
  AO22X1 U12618 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [13]), .IN3(n9850), .IN4(n9808), .Q(
        n9809) );
  AO21X1 U12619 ( .IN1(pc[13]), .IN2(n9851), .IN3(n9809), .Q(n6726) );
  FADDX1 U12620 ( .A(\oc8051_memory_interface1/pc_buf [11]), .B(n11976), .CI(
        n9810), .CO(n9804), .S(n9811) );
  AO222X1 U12621 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [12]), .IN3(pc[12]), .IN4(n9851), 
        .IN5(n9850), .IN6(n9811), .Q(n6725) );
  FADDX1 U12622 ( .A(\oc8051_memory_interface1/pc_buf [10]), .B(n11979), .CI(
        n9812), .CO(n9810), .S(n9813) );
  AO222X1 U12623 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [11]), .IN3(pc[11]), .IN4(n9851), 
        .IN5(n9850), .IN6(n9813), .Q(n6724) );
  FADDX1 U12624 ( .A(\oc8051_memory_interface1/pc_buf [9]), .B(n11978), .CI(
        n9814), .CO(n9812), .S(n9815) );
  AO222X1 U12625 ( .IN1(pc[10]), .IN2(n9851), .IN3(
        \oc8051_memory_interface1/pc_buf [10]), .IN4(
        \oc8051_memory_interface1/pc_wr_r2 ), .IN5(n9850), .IN6(n9815), .Q(
        n6723) );
  FADDX1 U12626 ( .A(\oc8051_memory_interface1/pc_buf [8]), .B(n11977), .CI(
        n9816), .CO(n9814), .S(n9817) );
  AO222X1 U12627 ( .IN1(pc[9]), .IN2(n9851), .IN3(
        \oc8051_memory_interface1/pc_buf [9]), .IN4(
        \oc8051_memory_interface1/pc_wr_r2 ), .IN5(n9850), .IN6(n9817), .Q(
        n6722) );
  FADDX1 U12628 ( .A(\oc8051_memory_interface1/pc_buf [7]), .B(n11963), .CI(
        n9818), .CO(n9816), .S(n9819) );
  AO222X1 U12629 ( .IN1(pc[8]), .IN2(n9851), .IN3(
        \oc8051_memory_interface1/pc_buf [8]), .IN4(
        \oc8051_memory_interface1/pc_wr_r2 ), .IN5(n9850), .IN6(n9819), .Q(
        n6721) );
  NOR2X0 U12630 ( .IN1(n9821), .IN2(n9820), .QN(n9822) );
  MUX21X1 U12631 ( .IN1(\oc8051_memory_interface1/pc_buf [6]), .IN2(n11984), 
        .S(n9822), .Q(n9824) );
  AO22X1 U12632 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [7]), .IN3(pc[7]), .IN4(n9851), .Q(
        n9823) );
  AO21X1 U12633 ( .IN1(n9850), .IN2(n9824), .IN3(n9823), .Q(n6720) );
  MUX21X1 U12634 ( .IN1(\oc8051_memory_interface1/pc_buf [6]), .IN2(n11984), 
        .S(n9825), .Q(n9826) );
  MUX21X1 U12635 ( .IN1(\oc8051_memory_interface1/pc_buf [5]), .IN2(n11987), 
        .S(n9826), .Q(n9828) );
  AO22X1 U12636 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [6]), .IN3(pc[6]), .IN4(n9851), .Q(
        n9827) );
  AO21X1 U12637 ( .IN1(n9850), .IN2(n9828), .IN3(n9827), .Q(n6719) );
  MUX21X1 U12638 ( .IN1(\oc8051_memory_interface1/pc_buf [5]), .IN2(n11987), 
        .S(n9829), .Q(n9830) );
  MUX21X1 U12639 ( .IN1(\oc8051_memory_interface1/pc_buf [4]), .IN2(n11982), 
        .S(n9830), .Q(n9832) );
  AO22X1 U12640 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [5]), .IN3(pc[5]), .IN4(n9851), .Q(
        n9831) );
  AO21X1 U12641 ( .IN1(n9850), .IN2(n9832), .IN3(n9831), .Q(n6718) );
  MUX21X1 U12642 ( .IN1(\oc8051_memory_interface1/pc_buf [4]), .IN2(n11982), 
        .S(n9833), .Q(n9834) );
  XNOR2X1 U12643 ( .IN1(n11964), .IN2(n9834), .Q(n9836) );
  AO22X1 U12644 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [4]), .IN3(pc[4]), .IN4(n9851), .Q(
        n9835) );
  AO21X1 U12645 ( .IN1(n9850), .IN2(n9836), .IN3(n9835), .Q(n6717) );
  NAND2X0 U12646 ( .IN1(n9838), .IN2(n9837), .QN(n9841) );
  OAI21X1 U12647 ( .IN1(n9839), .IN2(n9841), .IN3(n11988), .QN(n9842) );
  NOR2X0 U12648 ( .IN1(\oc8051_memory_interface1/pc_buf [3]), .IN2(n9839), 
        .QN(n9840) );
  AO222X1 U12649 ( .IN1(n9842), .IN2(\oc8051_memory_interface1/pc_buf [3]), 
        .IN3(n9841), .IN4(n9840), .IN5(n9851), .IN6(pc[3]), .Q(n6716) );
  NAND2X0 U12650 ( .IN1(n9844), .IN2(n9843), .QN(n9845) );
  MUX21X1 U12651 ( .IN1(n11985), .IN2(\oc8051_memory_interface1/pc_buf [2]), 
        .S(n9845), .Q(n9846) );
  AO22X1 U12652 ( .IN1(\oc8051_memory_interface1/pc_wr_r2 ), .IN2(
        \oc8051_memory_interface1/pc_buf [2]), .IN3(n9850), .IN4(n9846), .Q(
        n9847) );
  AO21X1 U12653 ( .IN1(pc[2]), .IN2(n9851), .IN3(n9847), .Q(n6715) );
  FADDX1 U12654 ( .A(\oc8051_memory_interface1/pc_out [1]), .B(n10091), .CI(
        n9848), .CO(n9786), .S(n9849) );
  AO222X1 U12655 ( .IN1(pc[1]), .IN2(n9851), .IN3(
        \oc8051_memory_interface1/pc_out [1]), .IN4(
        \oc8051_memory_interface1/pc_wr_r2 ), .IN5(n9850), .IN6(n9849), .Q(
        n6714) );
  OA21X1 U12656 ( .IN1(n9889), .IN2(n10102), .IN3(n9888), .Q(n9852) );
  MUX21X1 U12657 ( .IN1(n9891), .IN2(\oc8051_sfr1/ie [7]), .S(n9852), .Q(n9853) );
  AO21X1 U12658 ( .IN1(n9893), .IN2(n10107), .IN3(n9853), .Q(n6713) );
  NOR2X0 U12659 ( .IN1(n9854), .IN2(\oc8051_sfr1/oc8051_int1/tf1_buff ), .QN(
        n9861) );
  NOR2X0 U12660 ( .IN1(n9856), .IN2(n9855), .QN(n9913) );
  NOR2X0 U12661 ( .IN1(n9857), .IN2(n9913), .QN(n9863) );
  NOR3X0 U12662 ( .IN1(n9861), .IN2(\oc8051_sfr1/tcon [7]), .IN3(n9863), .QN(
        n9866) );
  INVX0 U12663 ( .INP(n9897), .ZN(n9922) );
  NOR2X0 U12664 ( .IN1(n9858), .IN2(n12054), .QN(n9902) );
  INVX0 U12665 ( .INP(n9900), .ZN(n9914) );
  NAND4X0 U12666 ( .IN1(n9902), .IN2(\oc8051_sfr1/oc8051_int1/int_proc ), 
        .IN3(n9914), .IN4(n9859), .QN(n9860) );
  NOR2X0 U12667 ( .IN1(n9861), .IN2(n9860), .QN(n9862) );
  OA222X1 U12668 ( .IN1(n9922), .IN2(n10102), .IN3(n9921), .IN4(n9864), .IN5(
        n9863), .IN6(n9862), .Q(n9865) );
  NOR2X0 U12669 ( .IN1(n9866), .IN2(n9865), .QN(n6711) );
  AO21X1 U12670 ( .IN1(n9868), .IN2(int_src[0]), .IN3(n9867), .Q(n6705) );
  AO21X1 U12671 ( .IN1(\oc8051_memory_interface1/int_vec_buff [0]), .IN2(n9873), .IN3(int_src[0]), .Q(n6704) );
  AO21X1 U12672 ( .IN1(\oc8051_memory_interface1/int_vec_buff [3]), .IN2(n9873), .IN3(int_src[3]), .Q(n6702) );
  NAND4X0 U12673 ( .IN1(n9872), .IN2(n9871), .IN3(n9870), .IN4(n9869), .QN(
        n6701) );
  AO21X1 U12674 ( .IN1(\oc8051_memory_interface1/int_vec_buff [4]), .IN2(n9873), .IN3(int_src[4]), .Q(n6700) );
  AND2X1 U12675 ( .IN1(mem_act[1]), .IN2(n11932), .Q(n10110) );
  AO222X1 U12676 ( .IN1(n11933), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[6]), .IN5(n10109), .IN6(dptr_lo[6]), .Q(n6634) );
  OA21X1 U12677 ( .IN1(n10103), .IN2(n9876), .IN3(n10101), .Q(n9874) );
  MUX21X1 U12678 ( .IN1(n10105), .IN2(\oc8051_sfr1/ip [0]), .S(n9874), .Q(
        n9875) );
  AO21X1 U12679 ( .IN1(n10108), .IN2(n10043), .IN3(n9875), .Q(n6633) );
  OA21X1 U12680 ( .IN1(n9889), .IN2(n9876), .IN3(n9888), .Q(n9877) );
  MUX21X1 U12681 ( .IN1(n9891), .IN2(\oc8051_sfr1/ie [0]), .S(n9877), .Q(n9878) );
  AO21X1 U12682 ( .IN1(n9893), .IN2(n10043), .IN3(n9878), .Q(n6628) );
  OA21X1 U12683 ( .IN1(n9889), .IN2(n9909), .IN3(n9888), .Q(n9879) );
  MUX21X1 U12684 ( .IN1(n9891), .IN2(\oc8051_sfr1/ie [1]), .S(n9879), .Q(n9880) );
  AO21X1 U12685 ( .IN1(n9893), .IN2(n10066), .IN3(n9880), .Q(n6627) );
  OA21X1 U12686 ( .IN1(n9889), .IN2(n10112), .IN3(n9888), .Q(n9881) );
  MUX21X1 U12687 ( .IN1(n9891), .IN2(\oc8051_sfr1/ie [3]), .S(n9881), .Q(n9882) );
  AO21X1 U12688 ( .IN1(n9893), .IN2(n10052), .IN3(n9882), .Q(n6625) );
  OA21X1 U12689 ( .IN1(n9889), .IN2(n9946), .IN3(n9888), .Q(n9883) );
  MUX21X1 U12690 ( .IN1(n9891), .IN2(\oc8051_sfr1/ie [4]), .S(n9883), .Q(n9884) );
  AO21X1 U12691 ( .IN1(n9893), .IN2(n10070), .IN3(n9884), .Q(n6624) );
  OA21X1 U12692 ( .IN1(n9889), .IN2(n9885), .IN3(n9888), .Q(n9886) );
  MUX21X1 U12693 ( .IN1(n9891), .IN2(\oc8051_sfr1/ie [5]), .S(n9886), .Q(n9887) );
  AO21X1 U12694 ( .IN1(n9893), .IN2(n10075), .IN3(n9887), .Q(n6623) );
  OA21X1 U12695 ( .IN1(n9889), .IN2(n10097), .IN3(n9888), .Q(n9890) );
  MUX21X1 U12696 ( .IN1(n9891), .IN2(\oc8051_sfr1/ie [6]), .S(n9890), .Q(n9892) );
  AO21X1 U12697 ( .IN1(n9893), .IN2(n10100), .IN3(n9892), .Q(n6622) );
  OA21X1 U12698 ( .IN1(n9895), .IN2(n9894), .IN3(n9921), .Q(n9899) );
  INVX0 U12699 ( .INP(n9899), .ZN(n9898) );
  NOR2X0 U12700 ( .IN1(n9998), .IN2(n9921), .QN(n9896) );
  AO221X1 U12701 ( .IN1(n9899), .IN2(\oc8051_sfr1/tcon [0]), .IN3(n9898), 
        .IN4(n9897), .IN5(n9896), .Q(n6621) );
  NOR2X0 U12702 ( .IN1(n9913), .IN2(n9899), .QN(n9906) );
  AO21X1 U12703 ( .IN1(n12070), .IN2(\oc8051_sfr1/tcon [0]), .IN3(int0_i), .Q(
        n9905) );
  NAND3X0 U12704 ( .IN1(n9902), .IN2(n9901), .IN3(n9900), .QN(n9903) );
  NAND3X0 U12705 ( .IN1(\oc8051_sfr1/tcon [0]), .IN2(n9905), .IN3(n9903), .QN(
        n9904) );
  NOR3X0 U12706 ( .IN1(n9906), .IN2(n9904), .IN3(\oc8051_sfr1/tcon [1]), .QN(
        n9911) );
  AND2X1 U12707 ( .IN1(n9905), .IN2(n9904), .Q(n9907) );
  OA222X1 U12708 ( .IN1(n9909), .IN2(n9922), .IN3(n9921), .IN4(n9908), .IN5(
        n9907), .IN6(n9906), .Q(n9910) );
  NOR2X0 U12709 ( .IN1(n9911), .IN2(n9910), .QN(n6617) );
  AOI21X1 U12710 ( .IN1(n12073), .IN2(\oc8051_sfr1/tcon [2]), .IN3(int1_i), 
        .QN(n9917) );
  NOR2X0 U12711 ( .IN1(n9913), .IN2(n9912), .QN(n9919) );
  NOR3X0 U12712 ( .IN1(n9917), .IN2(\oc8051_sfr1/tcon [3]), .IN3(n9919), .QN(
        n9924) );
  OA21X1 U12713 ( .IN1(n9915), .IN2(n9914), .IN3(\oc8051_sfr1/tcon [2]), .Q(
        n9916) );
  NOR2X0 U12714 ( .IN1(n9917), .IN2(n9916), .QN(n9918) );
  OA222X1 U12715 ( .IN1(n9922), .IN2(n10112), .IN3(n9921), .IN4(n9920), .IN5(
        n9919), .IN6(n9918), .Q(n9923) );
  NOR2X0 U12716 ( .IN1(n9924), .IN2(n9923), .QN(n6616) );
  OR2X1 U12717 ( .IN1(n9926), .IN2(n9925), .Q(n9929) );
  AO22X1 U12718 ( .IN1(\oc8051_sfr1/rcap2h [7]), .IN2(n9963), .IN3(n9933), 
        .IN4(n10107), .Q(n9927) );
  AO221X1 U12719 ( .IN1(\oc8051_sfr1/th2 [7]), .IN2(n9929), .IN3(n12062), 
        .IN4(n9928), .IN5(n9927), .Q(n4526) );
  NOR2X0 U12720 ( .IN1(n10112), .IN2(n9968), .QN(n9953) );
  OR2X1 U12721 ( .IN1(n9930), .IN2(n9968), .Q(n9931) );
  AND4X1 U12722 ( .IN1(\oc8051_sfr1/oc8051_tc21/neg_trans ), .IN2(
        \oc8051_sfr1/t2con [3]), .IN3(n9932), .IN4(n9931), .Q(n9970) );
  NOR2X0 U12723 ( .IN1(n9970), .IN2(n9953), .QN(n9952) );
  AO222X1 U12724 ( .IN1(n10107), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [7]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [7]), .Q(n4525) );
  NAND2X0 U12725 ( .IN1(n9933), .IN2(n10070), .QN(n9942) );
  NAND3X0 U12726 ( .IN1(n9935), .IN2(n9960), .IN3(n9934), .QN(n9941) );
  NAND2X0 U12727 ( .IN1(n9937), .IN2(n9936), .QN(n9938) );
  NAND2X0 U12728 ( .IN1(n9938), .IN2(\oc8051_sfr1/th2 [4]), .QN(n9940) );
  NAND2X0 U12729 ( .IN1(\oc8051_sfr1/rcap2h [4]), .IN2(n9963), .QN(n9939) );
  NAND4X0 U12730 ( .IN1(n9942), .IN2(n9941), .IN3(n9940), .IN4(n9939), .QN(
        n4517) );
  OA21X1 U12731 ( .IN1(n9947), .IN2(n10112), .IN3(n9945), .Q(n9943) );
  MUX21X1 U12732 ( .IN1(n9949), .IN2(\oc8051_sfr1/t2con [3]), .S(n9943), .Q(
        n9944) );
  AO21X1 U12733 ( .IN1(n9951), .IN2(n10052), .IN3(n9944), .Q(n4513) );
  OA21X1 U12734 ( .IN1(n9947), .IN2(n9946), .IN3(n9945), .Q(n9948) );
  MUX21X1 U12735 ( .IN1(n9949), .IN2(\oc8051_sfr1/t2con [4]), .S(n9948), .Q(
        n9950) );
  AO21X1 U12736 ( .IN1(n9951), .IN2(n10070), .IN3(n9950), .Q(n4512) );
  AO222X1 U12737 ( .IN1(n10043), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [0]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [0]), .Q(n4511) );
  AO222X1 U12738 ( .IN1(n10100), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [6]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [6]), .Q(n4510) );
  AO222X1 U12739 ( .IN1(n10075), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [5]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [5]), .Q(n4509) );
  AO222X1 U12740 ( .IN1(n10070), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [4]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [4]), .Q(n4508) );
  AO222X1 U12741 ( .IN1(n10052), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [3]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [3]), .Q(n4507) );
  AO222X1 U12742 ( .IN1(n10047), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [2]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [2]), .Q(n4506) );
  AO222X1 U12743 ( .IN1(n10066), .IN2(n9953), .IN3(\oc8051_sfr1/rcap2h [1]), 
        .IN4(n9952), .IN5(n9970), .IN6(\oc8051_sfr1/th2 [1]), .Q(n4505) );
  AND2X1 U12744 ( .IN1(n9963), .IN2(\oc8051_sfr1/rcap2l [0]), .Q(n9955) );
  OA22X1 U12745 ( .IN1(\oc8051_sfr1/tl2 [0]), .IN2(n9958), .IN3(n9955), .IN4(
        n9954), .Q(n9956) );
  AO21X1 U12746 ( .IN1(n9962), .IN2(n10043), .IN3(n9956), .Q(n4503) );
  AO221X1 U12747 ( .IN1(n9958), .IN2(n9961), .IN3(n9958), .IN4(n9957), .IN5(
        n12037), .Q(n9967) );
  NAND3X0 U12748 ( .IN1(n9961), .IN2(n9960), .IN3(n9959), .QN(n9966) );
  NAND2X0 U12749 ( .IN1(n9962), .IN2(n10100), .QN(n9965) );
  NAND4X0 U12750 ( .IN1(n9967), .IN2(n9966), .IN3(n9965), .IN4(n9964), .QN(
        n4497) );
  NOR2X0 U12751 ( .IN1(n9969), .IN2(n9968), .QN(n9972) );
  NOR2X0 U12752 ( .IN1(n9970), .IN2(n9972), .QN(n9971) );
  AO222X1 U12753 ( .IN1(n10043), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [0]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [0]), .Q(n4495) );
  AO222X1 U12754 ( .IN1(n10066), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [1]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [1]), .Q(n4494) );
  AO222X1 U12755 ( .IN1(n10047), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [2]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [2]), .Q(n4493) );
  AO222X1 U12756 ( .IN1(n10052), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [3]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [3]), .Q(n4492) );
  AO222X1 U12757 ( .IN1(n10070), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [4]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [4]), .Q(n4491) );
  AO222X1 U12758 ( .IN1(n10075), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [5]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [5]), .Q(n4490) );
  AO222X1 U12759 ( .IN1(n10100), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [6]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [6]), .Q(n4489) );
  AO222X1 U12760 ( .IN1(n10107), .IN2(n9972), .IN3(\oc8051_sfr1/rcap2l [7]), 
        .IN4(n9971), .IN5(n9970), .IN6(\oc8051_sfr1/tl2 [7]), .Q(n4488) );
  OA21X1 U12761 ( .IN1(n12026), .IN2(n11969), .IN3(n9973), .Q(n9994) );
  OA21X1 U12762 ( .IN1(\oc8051_sfr1/tmod [4]), .IN2(\oc8051_sfr1/tmod [5]), 
        .IN3(n9994), .Q(n10024) );
  OA221X1 U12763 ( .IN1(n9977), .IN2(\oc8051_sfr1/th1 [7]), .IN3(n9977), .IN4(
        n12026), .IN5(n10024), .Q(n9975) );
  NOR2X0 U12764 ( .IN1(n10023), .IN2(n10024), .QN(n10022) );
  AO222X1 U12765 ( .IN1(\oc8051_sfr1/tl1 [7]), .IN2(n9975), .IN3(
        \oc8051_sfr1/tl1 [7]), .IN4(n10022), .IN5(n9975), .IN6(n9974), .Q(
        n9976) );
  AO21X1 U12766 ( .IN1(n10023), .IN2(n10107), .IN3(n9976), .Q(n4487) );
  NOR2X0 U12767 ( .IN1(n11969), .IN2(n9977), .QN(n10019) );
  NOR2X0 U12768 ( .IN1(n9978), .IN2(n12052), .QN(n9980) );
  INVX0 U12769 ( .INP(n9994), .ZN(n9979) );
  AO222X1 U12770 ( .IN1(n9994), .IN2(n9981), .IN3(n9994), .IN4(n10019), .IN5(
        n9980), .IN6(n9979), .Q(n4486) );
  NAND2X0 U12771 ( .IN1(n10019), .IN2(\oc8051_sfr1/th1 [0]), .QN(n9982) );
  NOR2X0 U12772 ( .IN1(n10023), .IN2(n9994), .QN(n9993) );
  AO222X1 U12773 ( .IN1(n9983), .IN2(n9994), .IN3(n10043), .IN4(n10023), .IN5(
        \oc8051_sfr1/tl1 [0]), .IN6(n9993), .Q(n4485) );
  INVX0 U12774 ( .INP(n9984), .ZN(n9985) );
  AO222X1 U12775 ( .IN1(\oc8051_sfr1/tl1 [4]), .IN2(n9985), .IN3(n12057), 
        .IN4(n9984), .IN5(\oc8051_sfr1/th1 [4]), .IN6(n10019), .Q(n9986) );
  AO222X1 U12776 ( .IN1(n9986), .IN2(n9994), .IN3(n10070), .IN4(n10023), .IN5(
        \oc8051_sfr1/tl1 [4]), .IN6(n9993), .Q(n4484) );
  INVX0 U12777 ( .INP(n9988), .ZN(n9987) );
  AO222X1 U12778 ( .IN1(\oc8051_sfr1/tl1 [3]), .IN2(n9988), .IN3(n12003), 
        .IN4(n9987), .IN5(\oc8051_sfr1/th1 [3]), .IN6(n10019), .Q(n9989) );
  AO222X1 U12779 ( .IN1(n9989), .IN2(n9994), .IN3(n10052), .IN4(n10023), .IN5(
        \oc8051_sfr1/tl1 [3]), .IN6(n9993), .Q(n4483) );
  NOR2X0 U12780 ( .IN1(n9991), .IN2(\oc8051_sfr1/tl1 [2]), .QN(n9990) );
  AO221X1 U12781 ( .IN1(n10019), .IN2(\oc8051_sfr1/th1 [2]), .IN3(n9991), 
        .IN4(\oc8051_sfr1/tl1 [2]), .IN5(n9990), .Q(n9992) );
  AO222X1 U12782 ( .IN1(n9992), .IN2(n9994), .IN3(n10047), .IN4(n10023), .IN5(
        \oc8051_sfr1/tl1 [2]), .IN6(n9993), .Q(n4482) );
  AO222X1 U12783 ( .IN1(\oc8051_sfr1/tl1 [0]), .IN2(n12066), .IN3(n11975), 
        .IN4(\oc8051_sfr1/tl1 [1]), .IN5(\oc8051_sfr1/th1 [1]), .IN6(n10019), 
        .Q(n9995) );
  AO222X1 U12784 ( .IN1(n9995), .IN2(n9994), .IN3(n10066), .IN4(n10023), .IN5(
        \oc8051_sfr1/tl1 [1]), .IN6(n9993), .Q(n4481) );
  NAND3X0 U12785 ( .IN1(n9997), .IN2(\oc8051_sfr1/th1 [0]), .IN3(n10015), .QN(
        n9996) );
  OAI221X1 U12786 ( .IN1(n10015), .IN2(n9998), .IN3(\oc8051_sfr1/th1 [0]), 
        .IN4(n9997), .IN5(n9996), .QN(n4480) );
  NOR2X0 U12787 ( .IN1(n10011), .IN2(n10000), .QN(n9999) );
  AO222X1 U12788 ( .IN1(n10066), .IN2(n10011), .IN3(n12050), .IN4(n10000), 
        .IN5(\oc8051_sfr1/th1 [1]), .IN6(n9999), .Q(n4479) );
  NAND3X0 U12789 ( .IN1(n10002), .IN2(\oc8051_sfr1/th1 [2]), .IN3(n10015), 
        .QN(n10001) );
  OAI221X1 U12790 ( .IN1(n10015), .IN2(n10003), .IN3(\oc8051_sfr1/th1 [2]), 
        .IN4(n10002), .IN5(n10001), .QN(n4478) );
  NOR2X0 U12791 ( .IN1(n10011), .IN2(n10005), .QN(n10004) );
  AO222X1 U12792 ( .IN1(n10052), .IN2(n10011), .IN3(n12049), .IN4(n10005), 
        .IN5(\oc8051_sfr1/th1 [3]), .IN6(n10004), .Q(n4477) );
  NAND3X0 U12793 ( .IN1(n10007), .IN2(\oc8051_sfr1/th1 [4]), .IN3(n10015), 
        .QN(n10006) );
  OAI221X1 U12794 ( .IN1(n10015), .IN2(n10008), .IN3(\oc8051_sfr1/th1 [4]), 
        .IN4(n10007), .IN5(n10006), .QN(n4476) );
  NOR2X0 U12795 ( .IN1(n10011), .IN2(n10010), .QN(n10009) );
  AO222X1 U12796 ( .IN1(n10075), .IN2(n10011), .IN3(n12051), .IN4(n10010), 
        .IN5(\oc8051_sfr1/th1 [5]), .IN6(n10009), .Q(n4475) );
  NAND3X0 U12797 ( .IN1(n10013), .IN2(\oc8051_sfr1/th1 [6]), .IN3(n10015), 
        .QN(n10012) );
  OAI221X1 U12798 ( .IN1(n10015), .IN2(n10014), .IN3(\oc8051_sfr1/th1 [6]), 
        .IN4(n10013), .IN5(n10012), .QN(n4474) );
  AO222X1 U12799 ( .IN1(\oc8051_sfr1/tl1 [5]), .IN2(n10017), .IN3(n12004), 
        .IN4(n10016), .IN5(\oc8051_sfr1/th1 [5]), .IN6(n10019), .Q(n10018) );
  AO222X1 U12800 ( .IN1(n10018), .IN2(n10024), .IN3(n10075), .IN4(n10023), 
        .IN5(\oc8051_sfr1/tl1 [5]), .IN6(n10022), .Q(n4472) );
  AO222X1 U12801 ( .IN1(\oc8051_sfr1/tl1 [6]), .IN2(n10021), .IN3(n12005), 
        .IN4(n10020), .IN5(\oc8051_sfr1/th1 [6]), .IN6(n10019), .Q(n10025) );
  AO222X1 U12802 ( .IN1(n10025), .IN2(n10024), .IN3(n10100), .IN4(n10023), 
        .IN5(\oc8051_sfr1/tl1 [6]), .IN6(n10022), .Q(n4471) );
  INVX0 U12803 ( .INP(n10027), .ZN(n10026) );
  AO222X1 U12804 ( .IN1(\oc8051_sfr1/tl0 [7]), .IN2(n10027), .IN3(n12006), 
        .IN4(n10026), .IN5(\oc8051_sfr1/th0 [7]), .IN6(n10058), .Q(n10030) );
  NOR2X0 U12805 ( .IN1(n10029), .IN2(n10028), .QN(n10063) );
  NOR2X0 U12806 ( .IN1(n10062), .IN2(n10063), .QN(n10061) );
  AO222X1 U12807 ( .IN1(n10030), .IN2(n10063), .IN3(n10107), .IN4(n10062), 
        .IN5(\oc8051_sfr1/tl0 [7]), .IN6(n10061), .Q(n4470) );
  INVX0 U12808 ( .INP(n10033), .ZN(n10034) );
  AND2X1 U12809 ( .IN1(\oc8051_sfr1/th0 [4]), .IN2(n10069), .Q(n10074) );
  AND2X1 U12810 ( .IN1(\oc8051_sfr1/th0 [5]), .IN2(n10074), .Q(n10079) );
  AND2X1 U12811 ( .IN1(\oc8051_sfr1/th0 [6]), .IN2(n10079), .Q(n10084) );
  AND2X1 U12812 ( .IN1(\oc8051_sfr1/th0 [7]), .IN2(n10084), .Q(n10036) );
  INVX0 U12813 ( .INP(n10031), .ZN(n10032) );
  OA221X1 U12814 ( .IN1(n10034), .IN2(\oc8051_sfr1/oc8051_tc1/tf1_0 ), .IN3(
        n10033), .IN4(n10036), .IN5(n10032), .Q(n4469) );
  AO22X1 U12815 ( .IN1(\oc8051_sfr1/tmod [1]), .IN2(n10037), .IN3(n10036), 
        .IN4(n10035), .Q(n10039) );
  OA221X1 U12816 ( .IN1(n10041), .IN2(\oc8051_sfr1/tf0 ), .IN3(n10040), .IN4(
        n10039), .IN5(n10038), .Q(n4468) );
  OAI21X1 U12817 ( .IN1(n12023), .IN2(n10042), .IN3(\oc8051_sfr1/tl0 [0]), 
        .QN(n10044) );
  AO222X1 U12818 ( .IN1(n10044), .IN2(n10053), .IN3(n10043), .IN4(n10062), 
        .IN5(\oc8051_sfr1/tl0 [0]), .IN6(n10051), .Q(n4467) );
  INVX0 U12819 ( .INP(n10046), .ZN(n10045) );
  AO222X1 U12820 ( .IN1(\oc8051_sfr1/tl0 [2]), .IN2(n10046), .IN3(n12056), 
        .IN4(n10045), .IN5(\oc8051_sfr1/th0 [2]), .IN6(n10058), .Q(n10048) );
  AO222X1 U12821 ( .IN1(n10048), .IN2(n10053), .IN3(n10047), .IN4(n10062), 
        .IN5(\oc8051_sfr1/tl0 [2]), .IN6(n10051), .Q(n4465) );
  INVX0 U12822 ( .INP(n10050), .ZN(n10049) );
  AO222X1 U12823 ( .IN1(\oc8051_sfr1/tl0 [3]), .IN2(n10050), .IN3(n12008), 
        .IN4(n10049), .IN5(\oc8051_sfr1/th0 [3]), .IN6(n10058), .Q(n10054) );
  AO222X1 U12824 ( .IN1(n10054), .IN2(n10053), .IN3(n10052), .IN4(n10062), 
        .IN5(\oc8051_sfr1/tl0 [3]), .IN6(n10051), .Q(n4464) );
  AO222X1 U12825 ( .IN1(\oc8051_sfr1/tl0 [5]), .IN2(n10056), .IN3(n12007), 
        .IN4(n10055), .IN5(\oc8051_sfr1/th0 [5]), .IN6(n10058), .Q(n10057) );
  AO222X1 U12826 ( .IN1(n10057), .IN2(n10063), .IN3(n10075), .IN4(n10062), 
        .IN5(\oc8051_sfr1/tl0 [5]), .IN6(n10061), .Q(n4462) );
  INVX0 U12827 ( .INP(n10059), .ZN(n10060) );
  AO222X1 U12828 ( .IN1(\oc8051_sfr1/tl0 [6]), .IN2(n10060), .IN3(n12058), 
        .IN4(n10059), .IN5(\oc8051_sfr1/th0 [6]), .IN6(n10058), .Q(n10064) );
  AO222X1 U12829 ( .IN1(n10064), .IN2(n10063), .IN3(n10100), .IN4(n10062), 
        .IN5(\oc8051_sfr1/tl0 [6]), .IN6(n10061), .Q(n4461) );
  OA221X1 U12830 ( .IN1(\oc8051_sfr1/th0 [1]), .IN2(\oc8051_sfr1/th0 [0]), 
        .IN3(\oc8051_sfr1/th0 [1]), .IN4(n10083), .IN5(n10065), .Q(n10067) );
  AO22X1 U12831 ( .IN1(n10067), .IN2(n10086), .IN3(n10085), .IN4(n10066), .Q(
        n10068) );
  AO21X1 U12832 ( .IN1(\oc8051_sfr1/th0 [1]), .IN2(n10089), .IN3(n10068), .Q(
        n4459) );
  NAND2X0 U12833 ( .IN1(n10074), .IN2(n10078), .QN(n10073) );
  OA221X1 U12834 ( .IN1(\oc8051_sfr1/th0 [4]), .IN2(n10069), .IN3(
        \oc8051_sfr1/th0 [4]), .IN4(n10083), .IN5(n10073), .Q(n10071) );
  AO22X1 U12835 ( .IN1(n10071), .IN2(n10086), .IN3(n10085), .IN4(n10070), .Q(
        n10072) );
  AO21X1 U12836 ( .IN1(\oc8051_sfr1/th0 [4]), .IN2(n10089), .IN3(n10072), .Q(
        n4456) );
  OA222X1 U12837 ( .IN1(\oc8051_sfr1/th0 [5]), .IN2(n10074), .IN3(
        \oc8051_sfr1/th0 [5]), .IN4(n10083), .IN5(n10073), .IN6(n12061), .Q(
        n10076) );
  AO22X1 U12838 ( .IN1(n10076), .IN2(n10086), .IN3(n10085), .IN4(n10075), .Q(
        n10077) );
  AO21X1 U12839 ( .IN1(\oc8051_sfr1/th0 [5]), .IN2(n10089), .IN3(n10077), .Q(
        n4455) );
  NAND2X0 U12840 ( .IN1(n10084), .IN2(n10078), .QN(n10082) );
  OA221X1 U12841 ( .IN1(\oc8051_sfr1/th0 [6]), .IN2(n10079), .IN3(
        \oc8051_sfr1/th0 [6]), .IN4(n10083), .IN5(n10082), .Q(n10080) );
  AO22X1 U12842 ( .IN1(n10080), .IN2(n10086), .IN3(n10085), .IN4(n10100), .Q(
        n10081) );
  AO21X1 U12843 ( .IN1(\oc8051_sfr1/th0 [6]), .IN2(n10089), .IN3(n10081), .Q(
        n4454) );
  OA222X1 U12844 ( .IN1(\oc8051_sfr1/th0 [7]), .IN2(n10084), .IN3(
        \oc8051_sfr1/th0 [7]), .IN4(n10083), .IN5(n10082), .IN6(n12060), .Q(
        n10087) );
  AO22X1 U12845 ( .IN1(n10087), .IN2(n10086), .IN3(n10085), .IN4(n10107), .Q(
        n10088) );
  AO21X1 U12846 ( .IN1(\oc8051_sfr1/th0 [7]), .IN2(n10089), .IN3(n10088), .Q(
        n4453) );
  AOI221X1 U12847 ( .IN1(n10092), .IN2(n11990), .IN3(n10093), .IN4(n10090), 
        .IN5(\oc8051_memory_interface1/pc_wr_r2 ), .QN(n4451) );
  OA221X1 U12848 ( .IN1(n10093), .IN2(\oc8051_memory_interface1/op_pos [1]), 
        .IN3(n10092), .IN4(n10091), .IN5(n11988), .Q(n4450) );
  AO221X1 U12849 ( .IN1(\oc8051_sfr1/oc8051_int1/int_lev[1][0] ), .IN2(n10096), 
        .IN3(\oc8051_sfr1/oc8051_int1/int_lev[1][0] ), .IN4(n10095), .IN5(
        n10094), .Q(n4382) );
  AO222X1 U12850 ( .IN1(n11934), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[0]), .IN5(n10109), .IN6(dptr_lo[0]), .Q(n4369) );
  AO222X1 U12851 ( .IN1(n11935), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[1]), .IN5(n10109), .IN6(dptr_lo[1]), .Q(n4366) );
  AO222X1 U12852 ( .IN1(n11936), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[2]), .IN5(n10109), .IN6(dptr_lo[2]), .Q(n4363) );
  AO222X1 U12853 ( .IN1(n11937), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[3]), .IN5(n10109), .IN6(dptr_lo[3]), .Q(n4360) );
  AO222X1 U12854 ( .IN1(n11938), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[4]), .IN5(n10109), .IN6(dptr_lo[4]), .Q(n4357) );
  AO222X1 U12855 ( .IN1(n11939), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[5]), .IN5(n10109), .IN6(dptr_lo[5]), .Q(n4354) );
  OA21X1 U12856 ( .IN1(n10103), .IN2(n10097), .IN3(n10101), .Q(n10098) );
  MUX21X1 U12857 ( .IN1(n10105), .IN2(\oc8051_sfr1/ip [6]), .S(n10098), .Q(
        n10099) );
  AO21X1 U12858 ( .IN1(n10108), .IN2(n10100), .IN3(n10099), .Q(n4353) );
  OA21X1 U12859 ( .IN1(n10103), .IN2(n10102), .IN3(n10101), .Q(n10104) );
  MUX21X1 U12860 ( .IN1(n10105), .IN2(\oc8051_sfr1/ip [7]), .S(n10104), .Q(
        n10106) );
  AO21X1 U12861 ( .IN1(n10108), .IN2(n10107), .IN3(n10106), .Q(n4352) );
  AO222X1 U12862 ( .IN1(n11940), .IN2(n10110), .IN3(wbd_ack_i), .IN4(
        wbd_adr_o[7]), .IN5(n10109), .IN6(dptr_lo[7]), .Q(n4349) );
  INVX0 U12863 ( .INP(n10111), .ZN(n10123) );
  NOR3X0 U12864 ( .IN1(n10123), .IN2(n10112), .IN3(n10113), .QN(n10125) );
  NOR2X0 U12865 ( .IN1(n10113), .IN2(n10112), .QN(n10114) );
  NOR2X0 U12866 ( .IN1(n10123), .IN2(n10114), .QN(n10122) );
  AO222X1 U12867 ( .IN1(n11676), .IN2(n10125), .IN3(n10115), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[0]), .Q(n4348) );
  AO222X1 U12868 ( .IN1(n11698), .IN2(n10125), .IN3(n10116), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[1]), .Q(n4346) );
  AO222X1 U12869 ( .IN1(n11719), .IN2(n10125), .IN3(n10117), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[2]), .Q(n4344) );
  AO222X1 U12870 ( .IN1(n11741), .IN2(n10125), .IN3(n10118), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[3]), .Q(n4342) );
  AO222X1 U12871 ( .IN1(n11762), .IN2(n10125), .IN3(n10119), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[4]), .Q(n4340) );
  AO222X1 U12872 ( .IN1(n11783), .IN2(n10125), .IN3(n10120), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[5]), .Q(n4338) );
  AO222X1 U12873 ( .IN1(n11804), .IN2(n10125), .IN3(n10121), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[6]), .Q(n4336) );
  AO222X1 U12874 ( .IN1(n11850), .IN2(n10125), .IN3(n10124), .IN4(n10123), 
        .IN5(n10122), .IN6(dptr_hi[7]), .Q(n4334) );
  NOR2X0 U12875 ( .IN1(n10126), .IN2(n11943), .QN(n11632) );
  NOR2X0 U12876 ( .IN1(n11657), .IN2(n11941), .QN(n10130) );
  NOR2X0 U12877 ( .IN1(n10130), .IN2(n10175), .QN(n10159) );
  NAND2X0 U12878 ( .IN1(n11669), .IN2(n10159), .QN(n10134) );
  NOR2X0 U12879 ( .IN1(n10194), .IN2(n10134), .QN(n11526) );
  NAND2X0 U12880 ( .IN1(n11942), .IN2(n10127), .QN(n10180) );
  AND3X1 U12881 ( .IN1(n10129), .IN2(n10141), .IN3(n10128), .Q(n10145) );
  AND2X1 U12882 ( .IN1(n10131), .IN2(n10130), .Q(n10153) );
  NAND2X0 U12883 ( .IN1(n10145), .IN2(n10153), .QN(n10135) );
  NOR2X0 U12884 ( .IN1(n10180), .IN2(n10135), .QN(n11523) );
  AO22X1 U12885 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][0] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][0] ), .Q(n10139) );
  NAND2X0 U12886 ( .IN1(n10132), .IN2(n10133), .QN(n10192) );
  NOR2X0 U12887 ( .IN1(n10192), .IN2(n10135), .QN(n11528) );
  OR2X1 U12888 ( .IN1(n11942), .IN2(n10133), .Q(n10187) );
  NOR2X0 U12889 ( .IN1(n10187), .IN2(n10135), .QN(n11525) );
  AO22X1 U12890 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[21][0] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[85][0] ), .Q(n10138) );
  NOR2X0 U12891 ( .IN1(n10187), .IN2(n10134), .QN(n11529) );
  NOR2X0 U12892 ( .IN1(n10192), .IN2(n10134), .QN(n11527) );
  AO22X1 U12893 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[81][0] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[17][0] ), .Q(n10137) );
  NOR2X0 U12894 ( .IN1(n10180), .IN2(n10134), .QN(n11524) );
  NOR2X0 U12895 ( .IN1(n10194), .IN2(n10135), .QN(n11530) );
  AO22X1 U12896 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][0] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[149][0] ), .Q(n10136) );
  NOR4X0 U12897 ( .IN1(n10139), .IN2(n10138), .IN3(n10137), .IN4(n10136), .QN(
        n10210) );
  INVX0 U12898 ( .INP(n10175), .ZN(n10140) );
  NOR2X0 U12899 ( .IN1(n10178), .IN2(n10140), .QN(n10147) );
  NOR2X0 U12900 ( .IN1(n10141), .IN2(n10177), .QN(n10160) );
  NOR2X0 U12901 ( .IN1(n10192), .IN2(n10190), .QN(n11612) );
  INVX0 U12902 ( .INP(n10177), .ZN(n10142) );
  NOR2X0 U12903 ( .IN1(n10142), .IN2(n10176), .QN(n10152) );
  AND2X1 U12904 ( .IN1(n10178), .IN2(n10175), .Q(n10146) );
  NAND2X0 U12905 ( .IN1(n10152), .IN2(n10146), .QN(n10191) );
  NOR2X0 U12906 ( .IN1(n10194), .IN2(n10191), .QN(n11543) );
  AO22X1 U12907 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][0] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][0] ), .Q(n10144) );
  NAND2X0 U12908 ( .IN1(n10145), .IN2(n10146), .QN(n10188) );
  NOR2X0 U12909 ( .IN1(n10188), .IN2(n10187), .QN(n11596) );
  NAND2X0 U12910 ( .IN1(n10147), .IN2(n10152), .QN(n10193) );
  NOR2X0 U12911 ( .IN1(n10193), .IN2(n10187), .QN(n11593) );
  AO22X1 U12912 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][0] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[109][0] ), .Q(n10143) );
  NOR2X0 U12913 ( .IN1(n10144), .IN2(n10143), .QN(n10209) );
  NAND2X0 U12914 ( .IN1(n10147), .IN2(n10145), .QN(n10179) );
  NOR2X0 U12915 ( .IN1(n10187), .IN2(n10179), .QN(n11548) );
  NOR2X0 U12916 ( .IN1(n10187), .IN2(n10191), .QN(n11606) );
  AO22X1 U12917 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[69][0] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[105][0] ), .Q(n10151) );
  NAND2X0 U12918 ( .IN1(n10160), .IN2(n10146), .QN(n10181) );
  NOR2X0 U12919 ( .IN1(n10192), .IN2(n10181), .QN(n11595) );
  NOR2X0 U12920 ( .IN1(n10180), .IN2(n10191), .QN(n11607) );
  AO22X1 U12921 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[9][0] ), .IN3(n11607), .IN4(\oc8051_ram_top1/oc8051_idata/buff[233][0] ), .Q(n10150)
         );
  AND2X1 U12922 ( .IN1(n10176), .IN2(n10177), .Q(n10154) );
  NAND2X0 U12923 ( .IN1(n10147), .IN2(n10154), .QN(n10186) );
  NOR2X0 U12924 ( .IN1(n10180), .IN2(n10186), .QN(n11546) );
  NOR2X0 U12925 ( .IN1(n10190), .IN2(n10187), .QN(n11545) );
  AO22X1 U12926 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[229][0] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[77][0] ), .Q(n10149) );
  NOR2X0 U12927 ( .IN1(n10194), .IN2(n10181), .QN(n11597) );
  NOR2X0 U12928 ( .IN1(n10180), .IN2(n10181), .QN(n11553) );
  AO22X1 U12929 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[137][0] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][0] ), .Q(n10148) );
  NOR4X0 U12930 ( .IN1(n10151), .IN2(n10150), .IN3(n10149), .IN4(n10148), .QN(
        n10208) );
  NOR2X0 U12931 ( .IN1(n10192), .IN2(n10179), .QN(n11611) );
  NOR2X0 U12932 ( .IN1(n10190), .IN2(n10180), .QN(n11598) );
  AO22X1 U12933 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[5][0] ), .IN3(n11598), .IN4(\oc8051_ram_top1/oc8051_idata/buff[205][0] ), .Q(n10206)
         );
  NOR2X0 U12934 ( .IN1(n10194), .IN2(n10179), .QN(n11594) );
  NOR2X0 U12935 ( .IN1(n10187), .IN2(n10186), .QN(n11544) );
  AO22X1 U12936 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][0] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[101][0] ), .Q(n10205) );
  NAND2X0 U12937 ( .IN1(n10152), .IN2(n10153), .QN(n10167) );
  NOR2X0 U12938 ( .IN1(n10194), .IN2(n10167), .QN(n11574) );
  NAND2X0 U12939 ( .IN1(n10153), .IN2(n10154), .QN(n10169) );
  NOR2X0 U12940 ( .IN1(n10187), .IN2(n10169), .QN(n11585) );
  AO22X1 U12941 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[189][0] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[117][0] ), .Q(n10158) );
  NOR2X0 U12942 ( .IN1(n10187), .IN2(n10165), .QN(n11588) );
  NAND2X0 U12943 ( .IN1(n10160), .IN2(n10153), .QN(n10166) );
  NOR2X0 U12944 ( .IN1(n10192), .IN2(n10166), .QN(n11587) );
  AO22X1 U12945 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[121][0] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[29][0] ), .Q(n10157) );
  NAND2X0 U12946 ( .IN1(n10159), .IN2(n10154), .QN(n10168) );
  NOR2X0 U12947 ( .IN1(n10180), .IN2(n10168), .QN(n11564) );
  NOR2X0 U12948 ( .IN1(n10194), .IN2(n10169), .QN(n11586) );
  AO22X1 U12949 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[241][0] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[181][0] ), .Q(n10156) );
  NOR2X0 U12950 ( .IN1(n10180), .IN2(n10167), .QN(n11582) );
  NOR2X0 U12951 ( .IN1(n10187), .IN2(n10168), .QN(n11557) );
  AO22X1 U12952 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[253][0] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[113][0] ), .Q(n10155) );
  OR4X1 U12953 ( .IN1(n10158), .IN2(n10157), .IN3(n10156), .IN4(n10155), .Q(
        n10204) );
  NOR2X0 U12954 ( .IN1(n10194), .IN2(n10170), .QN(n11576) );
  NOR2X0 U12955 ( .IN1(n10180), .IN2(n10170), .QN(n11583) );
  AO22X1 U12956 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][0] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[217][0] ), .Q(n10164) );
  NOR2X0 U12957 ( .IN1(n10192), .IN2(n10165), .QN(n11572) );
  NOR2X0 U12958 ( .IN1(n10180), .IN2(n10165), .QN(n11581) );
  AO22X1 U12959 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[57][0] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[249][0] ), .Q(n10163) );
  NOR2X0 U12960 ( .IN1(n10194), .IN2(n10168), .QN(n11584) );
  NOR2X0 U12961 ( .IN1(n10187), .IN2(n10170), .QN(n11561) );
  AO22X1 U12962 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[177][0] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][0] ), .Q(n10162) );
  NOR2X0 U12963 ( .IN1(n10180), .IN2(n10169), .QN(n11560) );
  NOR2X0 U12964 ( .IN1(n10187), .IN2(n10166), .QN(n11575) );
  AO22X1 U12965 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[245][0] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[93][0] ), .Q(n10161) );
  NOR4X0 U12966 ( .IN1(n10164), .IN2(n10163), .IN3(n10162), .IN4(n10161), .QN(
        n10202) );
  NOR2X0 U12967 ( .IN1(n10194), .IN2(n10165), .QN(n11570) );
  NOR2X0 U12968 ( .IN1(n10194), .IN2(n10166), .QN(n11563) );
  AO22X1 U12969 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[185][0] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][0] ), .Q(n10174) );
  NOR2X0 U12970 ( .IN1(n10187), .IN2(n10167), .QN(n11558) );
  NOR2X0 U12971 ( .IN1(n10180), .IN2(n10166), .QN(n11569) );
  AO22X1 U12972 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[125][0] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][0] ), .Q(n10173) );
  NOR2X0 U12973 ( .IN1(n10192), .IN2(n10167), .QN(n11562) );
  NOR2X0 U12974 ( .IN1(n10192), .IN2(n10168), .QN(n11573) );
  AO22X1 U12975 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][0] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][0] ), .Q(n10172) );
  NOR2X0 U12976 ( .IN1(n10192), .IN2(n10169), .QN(n11571) );
  NOR2X0 U12977 ( .IN1(n10192), .IN2(n10170), .QN(n11559) );
  AO22X1 U12978 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[53][0] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[25][0] ), .Q(n10171) );
  NOR4X0 U12979 ( .IN1(n10174), .IN2(n10173), .IN3(n10172), .IN4(n10171), .QN(
        n10201) );
  NOR2X0 U12980 ( .IN1(n10180), .IN2(n10188), .QN(n11600) );
  NOR2X0 U12981 ( .IN1(n10194), .IN2(n10188), .QN(n11536) );
  AO22X1 U12982 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[193][0] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[129][0] ), .Q(n10185) );
  NOR2X0 U12983 ( .IN1(n10180), .IN2(n10193), .QN(n11608) );
  NOR2X0 U12984 ( .IN1(n10192), .IN2(n10186), .QN(n11609) );
  AO22X1 U12985 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[237][0] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[37][0] ), .Q(n10184) );
  NAND4X0 U12986 ( .IN1(n10178), .IN2(n10177), .IN3(n10176), .IN4(n10175), 
        .QN(n10189) );
  NOR2X0 U12987 ( .IN1(n10194), .IN2(n10189), .QN(n11555) );
  NOR2X0 U12988 ( .IN1(n10180), .IN2(n10189), .QN(n11541) );
  AO22X1 U12989 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[161][0] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[225][0] ), .Q(n10183) );
  NOR2X0 U12990 ( .IN1(n10180), .IN2(n10179), .QN(n11538) );
  NOR2X0 U12991 ( .IN1(n10187), .IN2(n10181), .QN(n11556) );
  AO22X1 U12992 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[197][0] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[73][0] ), .Q(n10182) );
  NOR4X0 U12993 ( .IN1(n10185), .IN2(n10184), .IN3(n10183), .IN4(n10182), .QN(
        n10200) );
  NOR2X0 U12994 ( .IN1(n10194), .IN2(n10186), .QN(n11554) );
  NOR2X0 U12995 ( .IN1(n10187), .IN2(n10189), .QN(n11547) );
  AO22X1 U12996 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[165][0] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[97][0] ), .Q(n10198) );
  NOR2X0 U12997 ( .IN1(n10192), .IN2(n10188), .QN(n11605) );
  NOR2X0 U12998 ( .IN1(n10192), .IN2(n10189), .QN(n11542) );
  AO22X1 U12999 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[1][0] ), .IN3(n11542), .IN4(\oc8051_ram_top1/oc8051_idata/buff[33][0] ), .Q(n10197)
         );
  NOR2X0 U13000 ( .IN1(n10194), .IN2(n10190), .QN(n11610) );
  NOR2X0 U13001 ( .IN1(n10192), .IN2(n10193), .QN(n11599) );
  AO22X1 U13002 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][0] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[45][0] ), .Q(n10196) );
  NOR2X0 U13003 ( .IN1(n10192), .IN2(n10191), .QN(n11535) );
  NOR2X0 U13004 ( .IN1(n10194), .IN2(n10193), .QN(n11537) );
  AO22X1 U13005 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[41][0] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][0] ), .Q(n10195) );
  NOR4X0 U13006 ( .IN1(n10198), .IN2(n10197), .IN3(n10196), .IN4(n10195), .QN(
        n10199) );
  NAND4X0 U13007 ( .IN1(n10202), .IN2(n10201), .IN3(n10200), .IN4(n10199), 
        .QN(n10203) );
  NOR4X0 U13008 ( .IN1(n10206), .IN2(n10205), .IN3(n10204), .IN4(n10203), .QN(
        n10207) );
  NAND4X0 U13009 ( .IN1(n10210), .IN2(n10209), .IN3(n10208), .IN4(n10207), 
        .QN(n10255) );
  NOR2X0 U13010 ( .IN1(n11943), .IN2(n10211), .QN(n11630) );
  AO22X1 U13011 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[144][0] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[20][0] ), .Q(n10215) );
  AO22X1 U13012 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[148][0] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[80][0] ), .Q(n10214) );
  AO22X1 U13013 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[84][0] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][0] ), .Q(n10213) );
  AO22X1 U13014 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][0] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[16][0] ), .Q(n10212) );
  NOR4X0 U13015 ( .IN1(n10215), .IN2(n10214), .IN3(n10213), .IN4(n10212), .QN(
        n10253) );
  AO22X1 U13016 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][0] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[132][0] ), .Q(n10217) );
  AO22X1 U13017 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[164][0] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][0] ), .Q(n10216) );
  NOR2X0 U13018 ( .IN1(n10217), .IN2(n10216), .QN(n10252) );
  AO22X1 U13019 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[32][0] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[160][0] ), .Q(n10221) );
  AO22X1 U13020 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[192][0] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[72][0] ), .Q(n10220) );
  AO22X1 U13021 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][0] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[232][0] ), .Q(n10219) );
  AO22X1 U13022 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[128][0] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[96][0] ), .Q(n10218) );
  NOR4X0 U13023 ( .IN1(n10221), .IN2(n10220), .IN3(n10219), .IN4(n10218), .QN(
        n10251) );
  AO22X1 U13024 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[4][0] ), .IN3(n11599), .IN4(\oc8051_ram_top1/oc8051_idata/buff[44][0] ), .Q(n10249)
         );
  AO22X1 U13025 ( .IN1(n11543), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[168][0] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][0] ), .Q(n10248) );
  AO22X1 U13026 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[252][0] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][0] ), .Q(n10225) );
  AO22X1 U13027 ( .IN1(n11563), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[156][0] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][0] ), .Q(n10224) );
  AO22X1 U13028 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[240][0] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][0] ), .Q(n10223) );
  AO22X1 U13029 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[184][0] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[180][0] ), .Q(n10222) );
  OR4X1 U13030 ( .IN1(n10225), .IN2(n10224), .IN3(n10223), .IN4(n10222), .Q(
        n10247) );
  AO22X1 U13031 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[124][0] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[52][0] ), .Q(n10229) );
  AO22X1 U13032 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[244][0] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[112][0] ), .Q(n10228) );
  AO22X1 U13033 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][0] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[176][0] ), .Q(n10227) );
  AO22X1 U13034 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[56][0] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[188][0] ), .Q(n10226) );
  NOR4X0 U13035 ( .IN1(n10229), .IN2(n10228), .IN3(n10227), .IN4(n10226), .QN(
        n10245) );
  AO22X1 U13036 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][0] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[116][0] ), .Q(n10233) );
  AO22X1 U13037 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[92][0] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[248][0] ), .Q(n10232) );
  AO22X1 U13038 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[216][0] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[88][0] ), .Q(n10231) );
  AO22X1 U13039 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[120][0] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[28][0] ), .Q(n10230) );
  NOR4X0 U13040 ( .IN1(n10233), .IN2(n10232), .IN3(n10231), .IN4(n10230), .QN(
        n10244) );
  AO22X1 U13041 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[228][0] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[68][0] ), .Q(n10237) );
  AO22X1 U13042 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[108][0] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[196][0] ), .Q(n10236) );
  AO22X1 U13043 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[136][0] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[76][0] ), .Q(n10235) );
  AO22X1 U13044 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][0] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[40][0] ), .Q(n10234) );
  NOR4X0 U13045 ( .IN1(n10237), .IN2(n10236), .IN3(n10235), .IN4(n10234), .QN(
        n10243) );
  AO22X1 U13046 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[100][0] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[36][0] ), .Q(n10241) );
  AO22X1 U13047 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[104][0] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[0][0] ), .Q(n10240) );
  AO22X1 U13048 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[8][0] ), .IN3(n11598), .IN4(\oc8051_ram_top1/oc8051_idata/buff[204][0] ), .Q(n10239)
         );
  AO22X1 U13049 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][0] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[200][0] ), .Q(n10238) );
  NOR4X0 U13050 ( .IN1(n10241), .IN2(n10240), .IN3(n10239), .IN4(n10238), .QN(
        n10242) );
  NAND4X0 U13051 ( .IN1(n10245), .IN2(n10244), .IN3(n10243), .IN4(n10242), 
        .QN(n10246) );
  NOR4X0 U13052 ( .IN1(n10249), .IN2(n10248), .IN3(n10247), .IN4(n10246), .QN(
        n10250) );
  NAND4X0 U13053 ( .IN1(n10253), .IN2(n10252), .IN3(n10251), .IN4(n10250), 
        .QN(n10254) );
  AO22X1 U13054 ( .IN1(n11632), .IN2(n10255), .IN3(n11630), .IN4(n10254), .Q(
        n10344) );
  AO22X1 U13055 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][0] ), .IN3(n11526), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[147][0] ), .Q(n10259) );
  AO22X1 U13056 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[151][0] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[23][0] ), .Q(n10258) );
  AO22X1 U13057 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[83][0] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[87][0] ), .Q(n10257) );
  AO22X1 U13058 ( .IN1(n11527), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[19][0] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][0] ), .Q(n10256) );
  NOR4X0 U13059 ( .IN1(n10259), .IN2(n10258), .IN3(n10257), .IN4(n10256), .QN(
        n10297) );
  AO22X1 U13060 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[11][0] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[7][0] ), .Q(n10261) );
  AO22X1 U13061 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][0] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[135][0] ), .Q(n10260) );
  NOR2X0 U13062 ( .IN1(n10261), .IN2(n10260), .QN(n10296) );
  AO22X1 U13063 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[207][0] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[199][0] ), .Q(n10265) );
  AO22X1 U13064 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[111][0] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[235][0] ), .Q(n10264) );
  AO22X1 U13065 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[103][0] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[47][0] ), .Q(n10263) );
  AO22X1 U13066 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[231][0] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[139][0] ), .Q(n10262) );
  NOR4X0 U13067 ( .IN1(n10265), .IN2(n10264), .IN3(n10263), .IN4(n10262), .QN(
        n10295) );
  AO22X1 U13068 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][0] ), .IN3(n11608), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[239][0] ), .Q(n10293) );
  AO22X1 U13069 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][0] ), .IN3(n11600), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[195][0] ), .Q(n10292) );
  AO22X1 U13070 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[155][0] ), .IN3(n11582), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[255][0] ), .Q(n10269) );
  AO22X1 U13071 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][0] ), .IN3(n11572), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[59][0] ), .Q(n10268) );
  AO22X1 U13072 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[247][0] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[127][0] ), .Q(n10267) );
  AO22X1 U13073 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][0] ), .IN3(n11588), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[123][0] ), .Q(n10266) );
  OR4X1 U13074 ( .IN1(n10269), .IN2(n10268), .IN3(n10267), .IN4(n10266), .Q(
        n10291) );
  AO22X1 U13075 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[31][0] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[91][0] ), .Q(n10273) );
  AO22X1 U13076 ( .IN1(n11559), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[27][0] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[119][0] ), .Q(n10272) );
  AO22X1 U13077 ( .IN1(n11569), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[223][0] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][0] ), .Q(n10271) );
  AO22X1 U13078 ( .IN1(n11563), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[159][0] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][0] ), .Q(n10270) );
  NOR4X0 U13079 ( .IN1(n10273), .IN2(n10272), .IN3(n10271), .IN4(n10270), .QN(
        n10289) );
  AO22X1 U13080 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[179][0] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[243][0] ), .Q(n10277) );
  AO22X1 U13081 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[95][0] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[55][0] ), .Q(n10276) );
  AO22X1 U13082 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[191][0] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[183][0] ), .Q(n10275) );
  AO22X1 U13083 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[251][0] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[219][0] ), .Q(n10274) );
  NOR4X0 U13084 ( .IN1(n10277), .IN2(n10276), .IN3(n10275), .IN4(n10274), .QN(
        n10288) );
  AO22X1 U13085 ( .IN1(n11609), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[39][0] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[171][0] ), .Q(n10281) );
  AO22X1 U13086 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[75][0] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[163][0] ), .Q(n10280) );
  AO22X1 U13087 ( .IN1(n11553), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[203][0] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[227][0] ), .Q(n10279) );
  AO22X1 U13088 ( .IN1(n11537), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[175][0] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][0] ), .Q(n10278) );
  NOR4X0 U13089 ( .IN1(n10281), .IN2(n10280), .IN3(n10279), .IN4(n10278), .QN(
        n10287) );
  AO22X1 U13090 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[131][0] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[43][0] ), .Q(n10285) );
  AO22X1 U13091 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[167][0] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[79][0] ), .Q(n10284) );
  AO22X1 U13092 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[3][0] ), .IN3(n11542), .IN4(\oc8051_ram_top1/oc8051_idata/buff[35][0] ), .Q(n10283)
         );
  AO22X1 U13093 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[71][0] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[107][0] ), .Q(n10282) );
  NOR4X0 U13094 ( .IN1(n10285), .IN2(n10284), .IN3(n10283), .IN4(n10282), .QN(
        n10286) );
  NAND4X0 U13095 ( .IN1(n10289), .IN2(n10288), .IN3(n10287), .IN4(n10286), 
        .QN(n10290) );
  NOR4X0 U13096 ( .IN1(n10293), .IN2(n10292), .IN3(n10291), .IN4(n10290), .QN(
        n10294) );
  NAND4X0 U13097 ( .IN1(n10297), .IN2(n10296), .IN3(n10295), .IN4(n10294), 
        .QN(n10341) );
  AO22X1 U13098 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[22][0] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][0] ), .Q(n10301) );
  AO22X1 U13099 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][0] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[150][0] ), .Q(n10300) );
  AO22X1 U13100 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][0] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[18][0] ), .Q(n10299) );
  AO22X1 U13101 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[82][0] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[86][0] ), .Q(n10298) );
  NOR4X0 U13102 ( .IN1(n10301), .IN2(n10300), .IN3(n10299), .IN4(n10298), .QN(
        n10339) );
  AO22X1 U13103 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[230][0] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[138][0] ), .Q(n10303) );
  AO22X1 U13104 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[142][0] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[134][0] ), .Q(n10302) );
  NOR2X0 U13105 ( .IN1(n10303), .IN2(n10302), .QN(n10338) );
  AO22X1 U13106 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][0] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[46][0] ), .Q(n10307) );
  AO22X1 U13107 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][0] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[162][0] ), .Q(n10306) );
  AO22X1 U13108 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][0] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[102][0] ), .Q(n10305) );
  AO22X1 U13109 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[34][0] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[74][0] ), .Q(n10304) );
  NOR4X0 U13110 ( .IN1(n10307), .IN2(n10306), .IN3(n10305), .IN4(n10304), .QN(
        n10337) );
  AO22X1 U13111 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[110][0] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[78][0] ), .Q(n10335) );
  AO22X1 U13112 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[70][0] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[170][0] ), .Q(n10334) );
  AO22X1 U13113 ( .IN1(n11569), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[222][0] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][0] ), .Q(n10311) );
  AO22X1 U13114 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[126][0] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[182][0] ), .Q(n10310) );
  AO22X1 U13115 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[250][0] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[118][0] ), .Q(n10309) );
  AO22X1 U13116 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[186][0] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[242][0] ), .Q(n10308) );
  OR4X1 U13117 ( .IN1(n10311), .IN2(n10310), .IN3(n10309), .IN4(n10308), .Q(
        n10333) );
  AO22X1 U13118 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][0] ), .IN3(n11582), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[254][0] ), .Q(n10315) );
  AO22X1 U13119 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[30][0] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[90][0] ), .Q(n10314) );
  AO22X1 U13120 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][0] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[114][0] ), .Q(n10313) );
  AO22X1 U13121 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[94][0] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[178][0] ), .Q(n10312) );
  NOR4X0 U13122 ( .IN1(n10315), .IN2(n10314), .IN3(n10313), .IN4(n10312), .QN(
        n10331) );
  AO22X1 U13123 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][0] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[190][0] ), .Q(n10319) );
  AO22X1 U13124 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][0] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[54][0] ), .Q(n10318) );
  AO22X1 U13125 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[218][0] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[26][0] ), .Q(n10317) );
  AO22X1 U13126 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[246][0] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][0] ), .Q(n10316) );
  NOR4X0 U13127 ( .IN1(n10319), .IN2(n10318), .IN3(n10317), .IN4(n10316), .QN(
        n10330) );
  AO22X1 U13128 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][0] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[42][0] ), .Q(n10323) );
  AO22X1 U13129 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[106][0] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[38][0] ), .Q(n10322) );
  AO22X1 U13130 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[206][0] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[2][0] ), .Q(n10321) );
  AO22X1 U13131 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[234][0] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][0] ), .Q(n10320) );
  NOR4X0 U13132 ( .IN1(n10323), .IN2(n10322), .IN3(n10321), .IN4(n10320), .QN(
        n10329) );
  AO22X1 U13133 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[166][0] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][0] ), .Q(n10327) );
  AO22X1 U13134 ( .IN1(n11537), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[174][0] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[202][0] ), .Q(n10326) );
  AO22X1 U13135 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[10][0] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[198][0] ), .Q(n10325) );
  AO22X1 U13136 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[6][0] ), .IN3(n11536), .IN4(\oc8051_ram_top1/oc8051_idata/buff[130][0] ), .Q(n10324)
         );
  NOR4X0 U13137 ( .IN1(n10327), .IN2(n10326), .IN3(n10325), .IN4(n10324), .QN(
        n10328) );
  NAND4X0 U13138 ( .IN1(n10331), .IN2(n10330), .IN3(n10329), .IN4(n10328), 
        .QN(n10332) );
  NOR4X0 U13139 ( .IN1(n10335), .IN2(n10334), .IN3(n10333), .IN4(n10332), .QN(
        n10336) );
  NAND4X0 U13140 ( .IN1(n10339), .IN2(n10338), .IN3(n10337), .IN4(n10336), 
        .QN(n10340) );
  AO22X1 U13141 ( .IN1(n11632), .IN2(n10341), .IN3(n11630), .IN4(n10340), .Q(
        n10343) );
  AND2X1 U13142 ( .IN1(\oc8051_ram_top1/rd_data_m [0]), .IN2(n11943), .Q(
        n10342) );
  AO221X1 U13143 ( .IN1(n11637), .IN2(n10344), .IN3(n11635), .IN4(n10343), 
        .IN5(n10342), .Q(n4330) );
  AO22X1 U13144 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[21][7] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][7] ), .Q(n10348) );
  AO22X1 U13145 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][7] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[85][7] ), .Q(n10347) );
  AO22X1 U13146 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][7] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[17][7] ), .Q(n10346) );
  AO22X1 U13147 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[149][7] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[81][7] ), .Q(n10345) );
  NOR4X0 U13148 ( .IN1(n10348), .IN2(n10347), .IN3(n10346), .IN4(n10345), .QN(
        n10386) );
  AO22X1 U13149 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[193][7] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[197][7] ), .Q(n10350) );
  AO22X1 U13150 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[237][7] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[5][7] ), .Q(n10349) );
  NOR2X0 U13151 ( .IN1(n10350), .IN2(n10349), .QN(n10385) );
  AO22X1 U13152 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[33][7] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][7] ), .Q(n10354) );
  AO22X1 U13153 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[165][7] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[161][7] ), .Q(n10353) );
  AO22X1 U13154 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[105][7] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[73][7] ), .Q(n10352) );
  AO22X1 U13155 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[45][7] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[41][7] ), .Q(n10351) );
  NOR4X0 U13156 ( .IN1(n10354), .IN2(n10353), .IN3(n10352), .IN4(n10351), .QN(
        n10384) );
  AO22X1 U13157 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][7] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[233][7] ), .Q(n10382) );
  AO22X1 U13158 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[77][7] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[1][7] ), .Q(n10381) );
  AO22X1 U13159 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[53][7] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[29][7] ), .Q(n10358) );
  AO22X1 U13160 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[245][7] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[189][7] ), .Q(n10357) );
  AO22X1 U13161 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[185][7] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][7] ), .Q(n10356) );
  AO22X1 U13162 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[121][7] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[177][7] ), .Q(n10355) );
  OR4X1 U13163 ( .IN1(n10358), .IN2(n10357), .IN3(n10356), .IN4(n10355), .Q(
        n10380) );
  AO22X1 U13164 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[217][7] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[113][7] ), .Q(n10362) );
  AO22X1 U13165 ( .IN1(n11559), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[25][7] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][7] ), .Q(n10361) );
  AO22X1 U13166 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[57][7] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[241][7] ), .Q(n10360) );
  AO22X1 U13167 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][7] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[93][7] ), .Q(n10359) );
  NOR4X0 U13168 ( .IN1(n10362), .IN2(n10361), .IN3(n10360), .IN4(n10359), .QN(
        n10378) );
  AO22X1 U13169 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[181][7] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][7] ), .Q(n10366) );
  AO22X1 U13170 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][7] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[125][7] ), .Q(n10365) );
  AO22X1 U13171 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[117][7] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][7] ), .Q(n10364) );
  AO22X1 U13172 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[253][7] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[249][7] ), .Q(n10363) );
  NOR4X0 U13173 ( .IN1(n10366), .IN2(n10365), .IN3(n10364), .IN4(n10363), .QN(
        n10377) );
  AO22X1 U13174 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[229][7] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][7] ), .Q(n10370) );
  AO22X1 U13175 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][7] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[37][7] ), .Q(n10369) );
  AO22X1 U13176 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[101][7] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[225][7] ), .Q(n10368) );
  AO22X1 U13177 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][7] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][7] ), .Q(n10367) );
  NOR4X0 U13178 ( .IN1(n10370), .IN2(n10369), .IN3(n10368), .IN4(n10367), .QN(
        n10376) );
  AO22X1 U13179 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[205][7] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[69][7] ), .Q(n10374) );
  AO22X1 U13180 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[137][7] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[129][7] ), .Q(n10373) );
  AO22X1 U13181 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[109][7] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[97][7] ), .Q(n10372) );
  AO22X1 U13182 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][7] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[9][7] ), .Q(n10371) );
  NOR4X0 U13183 ( .IN1(n10374), .IN2(n10373), .IN3(n10372), .IN4(n10371), .QN(
        n10375) );
  NAND4X0 U13184 ( .IN1(n10378), .IN2(n10377), .IN3(n10376), .IN4(n10375), 
        .QN(n10379) );
  NOR4X0 U13185 ( .IN1(n10382), .IN2(n10381), .IN3(n10380), .IN4(n10379), .QN(
        n10383) );
  NAND4X0 U13186 ( .IN1(n10386), .IN2(n10385), .IN3(n10384), .IN4(n10383), 
        .QN(n10430) );
  AO22X1 U13187 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[20][7] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][7] ), .Q(n10390) );
  AO22X1 U13188 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[80][7] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[16][7] ), .Q(n10389) );
  AO22X1 U13189 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[148][7] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[84][7] ), .Q(n10388) );
  AO22X1 U13190 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][7] ), .IN3(n11526), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[144][7] ), .Q(n10387) );
  NOR4X0 U13191 ( .IN1(n10390), .IN2(n10389), .IN3(n10388), .IN4(n10387), .QN(
        n10428) );
  AO22X1 U13192 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[204][7] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][7] ), .Q(n10392) );
  AO22X1 U13193 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[228][7] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[72][7] ), .Q(n10391) );
  NOR2X0 U13194 ( .IN1(n10392), .IN2(n10391), .QN(n10427) );
  AO22X1 U13195 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[160][7] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][7] ), .Q(n10396) );
  AO22X1 U13196 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[136][7] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[100][7] ), .Q(n10395) );
  AO22X1 U13197 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[76][7] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[68][7] ), .Q(n10394) );
  AO22X1 U13198 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[40][7] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[168][7] ), .Q(n10393) );
  NOR4X0 U13199 ( .IN1(n10396), .IN2(n10395), .IN3(n10394), .IN4(n10393), .QN(
        n10426) );
  AO22X1 U13200 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[196][7] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[36][7] ), .Q(n10424) );
  AO22X1 U13201 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][7] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[0][7] ), .Q(n10423) );
  AO22X1 U13202 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[252][7] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[156][7] ), .Q(n10400) );
  AO22X1 U13203 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[244][7] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][7] ), .Q(n10399) );
  AO22X1 U13204 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[188][7] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[112][7] ), .Q(n10398) );
  AO22X1 U13205 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[124][7] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[240][7] ), .Q(n10397) );
  OR4X1 U13206 ( .IN1(n10400), .IN2(n10399), .IN3(n10398), .IN4(n10397), .Q(
        n10422) );
  AO22X1 U13207 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[92][7] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[28][7] ), .Q(n10404) );
  AO22X1 U13208 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][7] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][7] ), .Q(n10403) );
  AO22X1 U13209 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[184][7] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[52][7] ), .Q(n10402) );
  AO22X1 U13210 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[120][7] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[116][7] ), .Q(n10401) );
  NOR4X0 U13211 ( .IN1(n10404), .IN2(n10403), .IN3(n10402), .IN4(n10401), .QN(
        n10420) );
  AO22X1 U13212 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][7] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][7] ), .Q(n10408) );
  AO22X1 U13213 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[216][7] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[88][7] ), .Q(n10407) );
  AO22X1 U13214 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[56][7] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[180][7] ), .Q(n10406) );
  AO22X1 U13215 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[176][7] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[248][7] ), .Q(n10405) );
  NOR4X0 U13216 ( .IN1(n10408), .IN2(n10407), .IN3(n10406), .IN4(n10405), .QN(
        n10419) );
  AO22X1 U13217 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[132][7] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[104][7] ), .Q(n10412) );
  AO22X1 U13218 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][7] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[128][7] ), .Q(n10411) );
  AO22X1 U13219 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][7] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[4][7] ), .Q(n10410) );
  AO22X1 U13220 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[192][7] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[8][7] ), .Q(n10409) );
  NOR4X0 U13221 ( .IN1(n10412), .IN2(n10411), .IN3(n10410), .IN4(n10409), .QN(
        n10418) );
  AO22X1 U13222 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][7] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[232][7] ), .Q(n10416) );
  AO22X1 U13223 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[164][7] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[200][7] ), .Q(n10415) );
  AO22X1 U13224 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[108][7] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[96][7] ), .Q(n10414) );
  AO22X1 U13225 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[44][7] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[32][7] ), .Q(n10413) );
  NOR4X0 U13226 ( .IN1(n10416), .IN2(n10415), .IN3(n10414), .IN4(n10413), .QN(
        n10417) );
  NAND4X0 U13227 ( .IN1(n10420), .IN2(n10419), .IN3(n10418), .IN4(n10417), 
        .QN(n10421) );
  NOR4X0 U13228 ( .IN1(n10424), .IN2(n10423), .IN3(n10422), .IN4(n10421), .QN(
        n10425) );
  NAND4X0 U13229 ( .IN1(n10428), .IN2(n10427), .IN3(n10426), .IN4(n10425), 
        .QN(n10429) );
  AO22X1 U13230 ( .IN1(n11632), .IN2(n10430), .IN3(n11630), .IN4(n10429), .Q(
        n10519) );
  AO22X1 U13231 ( .IN1(n11527), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[19][7] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][7] ), .Q(n10434) );
  AO22X1 U13232 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][7] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[151][7] ), .Q(n10433) );
  AO22X1 U13233 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[83][7] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[87][7] ), .Q(n10432) );
  AO22X1 U13234 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[147][7] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[23][7] ), .Q(n10431) );
  NOR4X0 U13235 ( .IN1(n10434), .IN2(n10433), .IN3(n10432), .IN4(n10431), .QN(
        n10472) );
  AO22X1 U13236 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[195][7] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[203][7] ), .Q(n10436) );
  AO22X1 U13237 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][7] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[139][7] ), .Q(n10435) );
  NOR2X0 U13238 ( .IN1(n10436), .IN2(n10435), .QN(n10471) );
  AO22X1 U13239 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[239][7] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[11][7] ), .Q(n10440) );
  AO22X1 U13240 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[71][7] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[175][7] ), .Q(n10439) );
  AO22X1 U13241 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[3][7] ), .IN3(n11555), .IN4(\oc8051_ram_top1/oc8051_idata/buff[163][7] ), .Q(n10438)
         );
  AO22X1 U13242 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[135][7] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[199][7] ), .Q(n10437) );
  NOR4X0 U13243 ( .IN1(n10440), .IN2(n10439), .IN3(n10438), .IN4(n10437), .QN(
        n10470) );
  AO22X1 U13244 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][7] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[103][7] ), .Q(n10468) );
  AO22X1 U13245 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[47][7] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[35][7] ), .Q(n10467) );
  AO22X1 U13246 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[55][7] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[243][7] ), .Q(n10444) );
  AO22X1 U13247 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[127][7] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[91][7] ), .Q(n10443) );
  AO22X1 U13248 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[123][7] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][7] ), .Q(n10442) );
  AO22X1 U13249 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[219][7] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[223][7] ), .Q(n10441) );
  OR4X1 U13250 ( .IN1(n10444), .IN2(n10443), .IN3(n10442), .IN4(n10441), .Q(
        n10466) );
  AO22X1 U13251 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][7] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[95][7] ), .Q(n10448) );
  AO22X1 U13252 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[183][7] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][7] ), .Q(n10447) );
  AO22X1 U13253 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[255][7] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[251][7] ), .Q(n10446) );
  AO22X1 U13254 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[155][7] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[247][7] ), .Q(n10445) );
  NOR4X0 U13255 ( .IN1(n10448), .IN2(n10447), .IN3(n10446), .IN4(n10445), .QN(
        n10464) );
  AO22X1 U13256 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[59][7] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[179][7] ), .Q(n10452) );
  AO22X1 U13257 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][7] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[27][7] ), .Q(n10451) );
  AO22X1 U13258 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[31][7] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[159][7] ), .Q(n10450) );
  AO22X1 U13259 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[191][7] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[119][7] ), .Q(n10449) );
  NOR4X0 U13260 ( .IN1(n10452), .IN2(n10451), .IN3(n10450), .IN4(n10449), .QN(
        n10463) );
  AO22X1 U13261 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[7][7] ), .IN3(n11554), .IN4(\oc8051_ram_top1/oc8051_idata/buff[167][7] ), .Q(n10456)
         );
  AO22X1 U13262 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[231][7] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[75][7] ), .Q(n10455) );
  AO22X1 U13263 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[79][7] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][7] ), .Q(n10454) );
  AO22X1 U13264 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][7] ), .IN3(n11598), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[207][7] ), .Q(n10453) );
  NOR4X0 U13265 ( .IN1(n10456), .IN2(n10455), .IN3(n10454), .IN4(n10453), .QN(
        n10462) );
  AO22X1 U13266 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[111][7] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[43][7] ), .Q(n10460) );
  AO22X1 U13267 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[235][7] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[107][7] ), .Q(n10459) );
  AO22X1 U13268 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[131][7] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[227][7] ), .Q(n10458) );
  AO22X1 U13269 ( .IN1(n11609), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[39][7] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[171][7] ), .Q(n10457) );
  NOR4X0 U13270 ( .IN1(n10460), .IN2(n10459), .IN3(n10458), .IN4(n10457), .QN(
        n10461) );
  NAND4X0 U13271 ( .IN1(n10464), .IN2(n10463), .IN3(n10462), .IN4(n10461), 
        .QN(n10465) );
  NOR4X0 U13272 ( .IN1(n10468), .IN2(n10467), .IN3(n10466), .IN4(n10465), .QN(
        n10469) );
  NAND4X0 U13273 ( .IN1(n10472), .IN2(n10471), .IN3(n10470), .IN4(n10469), 
        .QN(n10516) );
  AO22X1 U13274 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][7] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[86][7] ), .Q(n10476) );
  AO22X1 U13275 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[150][7] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][7] ), .Q(n10475) );
  AO22X1 U13276 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][7] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[82][7] ), .Q(n10474) );
  AO22X1 U13277 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[22][7] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[18][7] ), .Q(n10473) );
  NOR4X0 U13278 ( .IN1(n10476), .IN2(n10475), .IN3(n10474), .IN4(n10473), .QN(
        n10514) );
  AO22X1 U13279 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][7] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[134][7] ), .Q(n10478) );
  AO22X1 U13280 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][7] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[202][7] ), .Q(n10477) );
  NOR2X0 U13281 ( .IN1(n10478), .IN2(n10477), .QN(n10513) );
  AO22X1 U13282 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][7] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][7] ), .Q(n10482) );
  AO22X1 U13283 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[138][7] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[106][7] ), .Q(n10481) );
  AO22X1 U13284 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[46][7] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][7] ), .Q(n10480) );
  AO22X1 U13285 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][7] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[10][7] ), .Q(n10479) );
  NOR4X0 U13286 ( .IN1(n10482), .IN2(n10481), .IN3(n10480), .IN4(n10479), .QN(
        n10512) );
  AO22X1 U13287 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[206][7] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[34][7] ), .Q(n10510) );
  AO22X1 U13288 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[110][7] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[166][7] ), .Q(n10509) );
  AO22X1 U13289 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[186][7] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[26][7] ), .Q(n10486) );
  AO22X1 U13290 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[242][7] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[218][7] ), .Q(n10485) );
  AO22X1 U13291 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[118][7] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][7] ), .Q(n10484) );
  AO22X1 U13292 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[254][7] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[90][7] ), .Q(n10483) );
  OR4X1 U13293 ( .IN1(n10486), .IN2(n10485), .IN3(n10484), .IN4(n10483), .Q(
        n10508) );
  AO22X1 U13294 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][7] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[126][7] ), .Q(n10490) );
  AO22X1 U13295 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][7] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[178][7] ), .Q(n10489) );
  AO22X1 U13296 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[246][7] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[190][7] ), .Q(n10488) );
  AO22X1 U13297 ( .IN1(n11557), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[114][7] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][7] ), .Q(n10487) );
  NOR4X0 U13298 ( .IN1(n10490), .IN2(n10489), .IN3(n10488), .IN4(n10487), .QN(
        n10506) );
  AO22X1 U13299 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][7] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[54][7] ), .Q(n10494) );
  AO22X1 U13300 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[94][7] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[222][7] ), .Q(n10493) );
  AO22X1 U13301 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][7] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[250][7] ), .Q(n10492) );
  AO22X1 U13302 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[182][7] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[30][7] ), .Q(n10491) );
  NOR4X0 U13303 ( .IN1(n10494), .IN2(n10493), .IN3(n10492), .IN4(n10491), .QN(
        n10505) );
  AO22X1 U13304 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[6][7] ), .IN3(n11535), .IN4(\oc8051_ram_top1/oc8051_idata/buff[42][7] ), .Q(n10498)
         );
  AO22X1 U13305 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[142][7] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[78][7] ), .Q(n10497) );
  AO22X1 U13306 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[234][7] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[38][7] ), .Q(n10496) );
  AO22X1 U13307 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[74][7] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[170][7] ), .Q(n10495) );
  NOR4X0 U13308 ( .IN1(n10498), .IN2(n10497), .IN3(n10496), .IN4(n10495), .QN(
        n10504) );
  AO22X1 U13309 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[102][7] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[70][7] ), .Q(n10502) );
  AO22X1 U13310 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[198][7] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[162][7] ), .Q(n10501) );
  AO22X1 U13311 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[2][7] ), .IN3(n11537), .IN4(\oc8051_ram_top1/oc8051_idata/buff[174][7] ), .Q(n10500)
         );
  AO22X1 U13312 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[230][7] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[130][7] ), .Q(n10499) );
  NOR4X0 U13313 ( .IN1(n10502), .IN2(n10501), .IN3(n10500), .IN4(n10499), .QN(
        n10503) );
  NAND4X0 U13314 ( .IN1(n10506), .IN2(n10505), .IN3(n10504), .IN4(n10503), 
        .QN(n10507) );
  NOR4X0 U13315 ( .IN1(n10510), .IN2(n10509), .IN3(n10508), .IN4(n10507), .QN(
        n10511) );
  NAND4X0 U13316 ( .IN1(n10514), .IN2(n10513), .IN3(n10512), .IN4(n10511), 
        .QN(n10515) );
  AO22X1 U13317 ( .IN1(n11632), .IN2(n10516), .IN3(n11630), .IN4(n10515), .Q(
        n10518) );
  AND2X1 U13318 ( .IN1(\oc8051_ram_top1/rd_data_m [7]), .IN2(n11943), .Q(
        n10517) );
  AO221X1 U13319 ( .IN1(n11637), .IN2(n10519), .IN3(n11635), .IN4(n10518), 
        .IN5(n10517), .Q(n4329) );
  AO22X1 U13320 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][6] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[149][6] ), .Q(n10523) );
  AO22X1 U13321 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[21][6] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[17][6] ), .Q(n10522) );
  AO22X1 U13322 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][6] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][6] ), .Q(n10521) );
  AO22X1 U13323 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[81][6] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[85][6] ), .Q(n10520) );
  NOR4X0 U13324 ( .IN1(n10523), .IN2(n10522), .IN3(n10521), .IN4(n10520), .QN(
        n10561) );
  AO22X1 U13325 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[109][6] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][6] ), .Q(n10525) );
  AO22X1 U13326 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[1][6] ), .IN3(n11609), .IN4(\oc8051_ram_top1/oc8051_idata/buff[37][6] ), .Q(n10524)
         );
  NOR2X0 U13327 ( .IN1(n10525), .IN2(n10524), .QN(n10560) );
  AO22X1 U13328 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[9][6] ), .IN3(n11546), .IN4(\oc8051_ram_top1/oc8051_idata/buff[229][6] ), .Q(n10529)
         );
  AO22X1 U13329 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[129][6] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][6] ), .Q(n10528) );
  AO22X1 U13330 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][6] ), .IN3(n11608), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[237][6] ), .Q(n10527) );
  AO22X1 U13331 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[197][6] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[45][6] ), .Q(n10526) );
  NOR4X0 U13332 ( .IN1(n10529), .IN2(n10528), .IN3(n10527), .IN4(n10526), .QN(
        n10559) );
  AO22X1 U13333 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[41][6] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[69][6] ), .Q(n10557) );
  AO22X1 U13334 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[205][6] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[97][6] ), .Q(n10556) );
  AO22X1 U13335 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[253][6] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[113][6] ), .Q(n10533) );
  AO22X1 U13336 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[181][6] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[117][6] ), .Q(n10532) );
  AO22X1 U13337 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][6] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[245][6] ), .Q(n10531) );
  AO22X1 U13338 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[185][6] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[241][6] ), .Q(n10530) );
  OR4X1 U13339 ( .IN1(n10533), .IN2(n10532), .IN3(n10531), .IN4(n10530), .Q(
        n10555) );
  AO22X1 U13340 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[249][6] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][6] ), .Q(n10537) );
  AO22X1 U13341 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[93][6] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[25][6] ), .Q(n10536) );
  AO22X1 U13342 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][6] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[189][6] ), .Q(n10535) );
  AO22X1 U13343 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[125][6] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[53][6] ), .Q(n10534) );
  NOR4X0 U13344 ( .IN1(n10537), .IN2(n10536), .IN3(n10535), .IN4(n10534), .QN(
        n10553) );
  AO22X1 U13345 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[217][6] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][6] ), .Q(n10541) );
  AO22X1 U13346 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[57][6] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][6] ), .Q(n10540) );
  AO22X1 U13347 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[121][6] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[177][6] ), .Q(n10539) );
  AO22X1 U13348 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[29][6] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][6] ), .Q(n10538) );
  NOR4X0 U13349 ( .IN1(n10541), .IN2(n10540), .IN3(n10539), .IN4(n10538), .QN(
        n10552) );
  AO22X1 U13350 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][6] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[77][6] ), .Q(n10545) );
  AO22X1 U13351 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[137][6] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[161][6] ), .Q(n10544) );
  AO22X1 U13352 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][6] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][6] ), .Q(n10543) );
  AO22X1 U13353 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[5][6] ), .IN3(n11541), .IN4(\oc8051_ram_top1/oc8051_idata/buff[225][6] ), .Q(n10542)
         );
  NOR4X0 U13354 ( .IN1(n10545), .IN2(n10544), .IN3(n10543), .IN4(n10542), .QN(
        n10551) );
  AO22X1 U13355 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[233][6] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[101][6] ), .Q(n10549) );
  AO22X1 U13356 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][6] ), .IN3(n11600), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[193][6] ), .Q(n10548) );
  AO22X1 U13357 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[105][6] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[33][6] ), .Q(n10547) );
  AO22X1 U13358 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[165][6] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[73][6] ), .Q(n10546) );
  NOR4X0 U13359 ( .IN1(n10549), .IN2(n10548), .IN3(n10547), .IN4(n10546), .QN(
        n10550) );
  NAND4X0 U13360 ( .IN1(n10553), .IN2(n10552), .IN3(n10551), .IN4(n10550), 
        .QN(n10554) );
  NOR4X0 U13361 ( .IN1(n10557), .IN2(n10556), .IN3(n10555), .IN4(n10554), .QN(
        n10558) );
  NAND4X0 U13362 ( .IN1(n10561), .IN2(n10560), .IN3(n10559), .IN4(n10558), 
        .QN(n10605) );
  AO22X1 U13363 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[84][6] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][6] ), .Q(n10565) );
  AO22X1 U13364 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[148][6] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[20][6] ), .Q(n10564) );
  AO22X1 U13365 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][6] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[16][6] ), .Q(n10563) );
  AO22X1 U13366 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[144][6] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[80][6] ), .Q(n10562) );
  NOR4X0 U13367 ( .IN1(n10565), .IN2(n10564), .IN3(n10563), .IN4(n10562), .QN(
        n10603) );
  AO22X1 U13368 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[40][6] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[68][6] ), .Q(n10567) );
  AO22X1 U13369 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][6] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[76][6] ), .Q(n10566) );
  NOR2X0 U13370 ( .IN1(n10567), .IN2(n10566), .QN(n10602) );
  AO22X1 U13371 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[32][6] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[160][6] ), .Q(n10571) );
  AO22X1 U13372 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[136][6] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[100][6] ), .Q(n10570) );
  AO22X1 U13373 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[192][6] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[108][6] ), .Q(n10569) );
  AO22X1 U13374 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[204][6] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[44][6] ), .Q(n10568) );
  NOR4X0 U13375 ( .IN1(n10571), .IN2(n10570), .IN3(n10569), .IN4(n10568), .QN(
        n10601) );
  AO22X1 U13376 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][6] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[72][6] ), .Q(n10599) );
  AO22X1 U13377 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[232][6] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][6] ), .Q(n10598) );
  AO22X1 U13378 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[244][6] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[124][6] ), .Q(n10575) );
  AO22X1 U13379 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[56][6] ), .IN3(n11582), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[252][6] ), .Q(n10574) );
  AO22X1 U13380 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[92][6] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[156][6] ), .Q(n10573) );
  AO22X1 U13381 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[28][6] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[112][6] ), .Q(n10572) );
  OR4X1 U13382 ( .IN1(n10575), .IN2(n10574), .IN3(n10573), .IN4(n10572), .Q(
        n10597) );
  AO22X1 U13383 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[248][6] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][6] ), .Q(n10579) );
  AO22X1 U13384 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][6] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[188][6] ), .Q(n10578) );
  AO22X1 U13385 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][6] ), .IN3(n11570), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[184][6] ), .Q(n10577) );
  AO22X1 U13386 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[52][6] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][6] ), .Q(n10576) );
  NOR4X0 U13387 ( .IN1(n10579), .IN2(n10578), .IN3(n10577), .IN4(n10576), .QN(
        n10595) );
  AO22X1 U13388 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[240][6] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[88][6] ), .Q(n10583) );
  AO22X1 U13389 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[176][6] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][6] ), .Q(n10582) );
  AO22X1 U13390 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[120][6] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[116][6] ), .Q(n10581) );
  AO22X1 U13391 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[216][6] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[180][6] ), .Q(n10580) );
  NOR4X0 U13392 ( .IN1(n10583), .IN2(n10582), .IN3(n10581), .IN4(n10580), .QN(
        n10594) );
  AO22X1 U13393 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][6] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[132][6] ), .Q(n10587) );
  AO22X1 U13394 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[8][6] ), .IN3(n11611), .IN4(\oc8051_ram_top1/oc8051_idata/buff[4][6] ), .Q(n10586) );
  AO22X1 U13395 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[196][6] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[96][6] ), .Q(n10585) );
  AO22X1 U13396 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[164][6] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[128][6] ), .Q(n10584) );
  NOR4X0 U13397 ( .IN1(n10587), .IN2(n10586), .IN3(n10585), .IN4(n10584), .QN(
        n10593) );
  AO22X1 U13398 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[104][6] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[36][6] ), .Q(n10591) );
  AO22X1 U13399 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[228][6] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[200][6] ), .Q(n10590) );
  AO22X1 U13400 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][6] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[0][6] ), .Q(n10589) );
  AO22X1 U13401 ( .IN1(n11543), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[168][6] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][6] ), .Q(n10588) );
  NOR4X0 U13402 ( .IN1(n10591), .IN2(n10590), .IN3(n10589), .IN4(n10588), .QN(
        n10592) );
  NAND4X0 U13403 ( .IN1(n10595), .IN2(n10594), .IN3(n10593), .IN4(n10592), 
        .QN(n10596) );
  NOR4X0 U13404 ( .IN1(n10599), .IN2(n10598), .IN3(n10597), .IN4(n10596), .QN(
        n10600) );
  NAND4X0 U13405 ( .IN1(n10603), .IN2(n10602), .IN3(n10601), .IN4(n10600), 
        .QN(n10604) );
  AO22X1 U13406 ( .IN1(n11632), .IN2(n10605), .IN3(n11630), .IN4(n10604), .Q(
        n10694) );
  AO22X1 U13407 ( .IN1(n11527), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[19][6] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][6] ), .Q(n10609) );
  AO22X1 U13408 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][6] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[87][6] ), .Q(n10608) );
  AO22X1 U13409 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[151][6] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[83][6] ), .Q(n10607) );
  AO22X1 U13410 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[147][6] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[23][6] ), .Q(n10606) );
  NOR4X0 U13411 ( .IN1(n10609), .IN2(n10608), .IN3(n10607), .IN4(n10606), .QN(
        n10647) );
  AO22X1 U13412 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[7][6] ), .IN3(n11597), .IN4(\oc8051_ram_top1/oc8051_idata/buff[139][6] ), .Q(n10611)
         );
  AO22X1 U13413 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[43][6] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[35][6] ), .Q(n10610) );
  NOR2X0 U13414 ( .IN1(n10611), .IN2(n10610), .QN(n10646) );
  AO22X1 U13415 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][6] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[175][6] ), .Q(n10615) );
  AO22X1 U13416 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[207][6] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[103][6] ), .Q(n10614) );
  AO22X1 U13417 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[131][6] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[203][6] ), .Q(n10613) );
  AO22X1 U13418 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[235][6] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[227][6] ), .Q(n10612) );
  NOR4X0 U13419 ( .IN1(n10615), .IN2(n10614), .IN3(n10613), .IN4(n10612), .QN(
        n10645) );
  AO22X1 U13420 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][6] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[39][6] ), .Q(n10643) );
  AO22X1 U13421 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[167][6] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[163][6] ), .Q(n10642) );
  AO22X1 U13422 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[119][6] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[91][6] ), .Q(n10619) );
  AO22X1 U13423 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[255][6] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[251][6] ), .Q(n10618) );
  AO22X1 U13424 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[179][6] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][6] ), .Q(n10617) );
  AO22X1 U13425 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[127][6] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][6] ), .Q(n10616) );
  OR4X1 U13426 ( .IN1(n10619), .IN2(n10618), .IN3(n10617), .IN4(n10616), .Q(
        n10641) );
  AO22X1 U13427 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[55][6] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[223][6] ), .Q(n10623) );
  AO22X1 U13428 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][6] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[183][6] ), .Q(n10622) );
  AO22X1 U13429 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][6] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[247][6] ), .Q(n10621) );
  AO22X1 U13430 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[123][6] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[243][6] ), .Q(n10620) );
  NOR4X0 U13431 ( .IN1(n10623), .IN2(n10622), .IN3(n10621), .IN4(n10620), .QN(
        n10639) );
  AO22X1 U13432 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[219][6] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[27][6] ), .Q(n10627) );
  AO22X1 U13433 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[191][6] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[31][6] ), .Q(n10626) );
  AO22X1 U13434 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[59][6] ), .IN3(n11576), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[155][6] ), .Q(n10625) );
  AO22X1 U13435 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[95][6] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[159][6] ), .Q(n10624) );
  NOR4X0 U13436 ( .IN1(n10627), .IN2(n10626), .IN3(n10625), .IN4(n10624), .QN(
        n10638) );
  AO22X1 U13437 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[47][6] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[3][6] ), .Q(n10631) );
  AO22X1 U13438 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[231][6] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[107][6] ), .Q(n10630) );
  AO22X1 U13439 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[111][6] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][6] ), .Q(n10629) );
  AO22X1 U13440 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[199][6] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[75][6] ), .Q(n10628) );
  NOR4X0 U13441 ( .IN1(n10631), .IN2(n10630), .IN3(n10629), .IN4(n10628), .QN(
        n10637) );
  AO22X1 U13442 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][6] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[171][6] ), .Q(n10635) );
  AO22X1 U13443 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[11][6] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[79][6] ), .Q(n10634) );
  AO22X1 U13444 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[195][6] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[135][6] ), .Q(n10633) );
  AO22X1 U13445 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[239][6] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[71][6] ), .Q(n10632) );
  NOR4X0 U13446 ( .IN1(n10635), .IN2(n10634), .IN3(n10633), .IN4(n10632), .QN(
        n10636) );
  NAND4X0 U13447 ( .IN1(n10639), .IN2(n10638), .IN3(n10637), .IN4(n10636), 
        .QN(n10640) );
  NOR4X0 U13448 ( .IN1(n10643), .IN2(n10642), .IN3(n10641), .IN4(n10640), .QN(
        n10644) );
  NAND4X0 U13449 ( .IN1(n10647), .IN2(n10646), .IN3(n10645), .IN4(n10644), 
        .QN(n10691) );
  AO22X1 U13450 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][6] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][6] ), .Q(n10651) );
  AO22X1 U13451 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[86][6] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[18][6] ), .Q(n10650) );
  AO22X1 U13452 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][6] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[150][6] ), .Q(n10649) );
  AO22X1 U13453 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[22][6] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[82][6] ), .Q(n10648) );
  NOR4X0 U13454 ( .IN1(n10651), .IN2(n10650), .IN3(n10649), .IN4(n10648), .QN(
        n10689) );
  AO22X1 U13455 ( .IN1(n11553), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[202][6] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][6] ), .Q(n10653) );
  AO22X1 U13456 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[6][6] ), .IN3(n11537), .IN4(\oc8051_ram_top1/oc8051_idata/buff[174][6] ), .Q(n10652)
         );
  NOR2X0 U13457 ( .IN1(n10653), .IN2(n10652), .QN(n10688) );
  AO22X1 U13458 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][6] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[230][6] ), .Q(n10657) );
  AO22X1 U13459 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[110][6] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[170][6] ), .Q(n10656) );
  AO22X1 U13460 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[10][6] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[162][6] ), .Q(n10655) );
  AO22X1 U13461 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][6] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][6] ), .Q(n10654) );
  NOR4X0 U13462 ( .IN1(n10657), .IN2(n10656), .IN3(n10655), .IN4(n10654), .QN(
        n10687) );
  AO22X1 U13463 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[130][6] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[42][6] ), .Q(n10685) );
  AO22X1 U13464 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][6] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[102][6] ), .Q(n10684) );
  AO22X1 U13465 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[182][6] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[118][6] ), .Q(n10661) );
  AO22X1 U13466 ( .IN1(n11561), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[90][6] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][6] ), .Q(n10660) );
  AO22X1 U13467 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[250][6] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[30][6] ), .Q(n10659) );
  AO22X1 U13468 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[178][6] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[218][6] ), .Q(n10658) );
  OR4X1 U13469 ( .IN1(n10661), .IN2(n10660), .IN3(n10659), .IN4(n10658), .Q(
        n10683) );
  AO22X1 U13470 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][6] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[114][6] ), .Q(n10665) );
  AO22X1 U13471 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][6] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[190][6] ), .Q(n10664) );
  AO22X1 U13472 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[186][6] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[54][6] ), .Q(n10663) );
  AO22X1 U13473 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[246][6] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[26][6] ), .Q(n10662) );
  NOR4X0 U13474 ( .IN1(n10665), .IN2(n10664), .IN3(n10663), .IN4(n10662), .QN(
        n10681) );
  AO22X1 U13475 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][6] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[242][6] ), .Q(n10669) );
  AO22X1 U13476 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[254][6] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][6] ), .Q(n10668) );
  AO22X1 U13477 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][6] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[94][6] ), .Q(n10667) );
  AO22X1 U13478 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[126][6] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[222][6] ), .Q(n10666) );
  NOR4X0 U13479 ( .IN1(n10669), .IN2(n10668), .IN3(n10667), .IN4(n10666), .QN(
        n10680) );
  AO22X1 U13480 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[134][6] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[138][6] ), .Q(n10673) );
  AO22X1 U13481 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[106][6] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[38][6] ), .Q(n10672) );
  AO22X1 U13482 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[2][6] ), .IN3(n11556), .IN4(\oc8051_ram_top1/oc8051_idata/buff[74][6] ), .Q(n10671)
         );
  AO22X1 U13483 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[198][6] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[70][6] ), .Q(n10670) );
  NOR4X0 U13484 ( .IN1(n10673), .IN2(n10672), .IN3(n10671), .IN4(n10670), .QN(
        n10679) );
  AO22X1 U13485 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[142][6] ), .IN3(n11598), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[206][6] ), .Q(n10677) );
  AO22X1 U13486 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[166][6] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[34][6] ), .Q(n10676) );
  AO22X1 U13487 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[234][6] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[46][6] ), .Q(n10675) );
  AO22X1 U13488 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][6] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[78][6] ), .Q(n10674) );
  NOR4X0 U13489 ( .IN1(n10677), .IN2(n10676), .IN3(n10675), .IN4(n10674), .QN(
        n10678) );
  NAND4X0 U13490 ( .IN1(n10681), .IN2(n10680), .IN3(n10679), .IN4(n10678), 
        .QN(n10682) );
  NOR4X0 U13491 ( .IN1(n10685), .IN2(n10684), .IN3(n10683), .IN4(n10682), .QN(
        n10686) );
  NAND4X0 U13492 ( .IN1(n10689), .IN2(n10688), .IN3(n10687), .IN4(n10686), 
        .QN(n10690) );
  AO22X1 U13493 ( .IN1(n11632), .IN2(n10691), .IN3(n11630), .IN4(n10690), .Q(
        n10693) );
  AND2X1 U13494 ( .IN1(\oc8051_ram_top1/rd_data_m [6]), .IN2(n11943), .Q(
        n10692) );
  AO221X1 U13495 ( .IN1(n11637), .IN2(n10694), .IN3(n11635), .IN4(n10693), 
        .IN5(n10692), .Q(n4328) );
  AO22X1 U13496 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][5] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[17][5] ), .Q(n10698) );
  AO22X1 U13497 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][5] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[81][5] ), .Q(n10697) );
  AO22X1 U13498 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[149][5] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[21][5] ), .Q(n10696) );
  AO22X1 U13499 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[85][5] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][5] ), .Q(n10695) );
  NOR4X0 U13500 ( .IN1(n10698), .IN2(n10697), .IN3(n10696), .IN4(n10695), .QN(
        n10736) );
  AO22X1 U13501 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[77][5] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[1][5] ), .Q(n10700) );
  AO22X1 U13502 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[165][5] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][5] ), .Q(n10699) );
  NOR2X0 U13503 ( .IN1(n10700), .IN2(n10699), .QN(n10735) );
  AO22X1 U13504 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][5] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][5] ), .Q(n10704) );
  AO22X1 U13505 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[233][5] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[33][5] ), .Q(n10703) );
  AO22X1 U13506 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[101][5] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][5] ), .Q(n10702) );
  AO22X1 U13507 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][5] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[229][5] ), .Q(n10701) );
  NOR4X0 U13508 ( .IN1(n10704), .IN2(n10703), .IN3(n10702), .IN4(n10701), .QN(
        n10734) );
  AO22X1 U13509 ( .IN1(n11609), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[37][5] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[225][5] ), .Q(n10732) );
  AO22X1 U13510 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][5] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[41][5] ), .Q(n10731) );
  AO22X1 U13511 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[185][5] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[241][5] ), .Q(n10708) );
  AO22X1 U13512 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][5] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][5] ), .Q(n10707) );
  AO22X1 U13513 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[125][5] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][5] ), .Q(n10706) );
  AO22X1 U13514 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][5] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[25][5] ), .Q(n10705) );
  OR4X1 U13515 ( .IN1(n10708), .IN2(n10707), .IN3(n10706), .IN4(n10705), .Q(
        n10730) );
  AO22X1 U13516 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[57][5] ), .IN3(n11582), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[253][5] ), .Q(n10712) );
  AO22X1 U13517 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[217][5] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[29][5] ), .Q(n10711) );
  AO22X1 U13518 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[121][5] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[249][5] ), .Q(n10710) );
  AO22X1 U13519 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[93][5] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[113][5] ), .Q(n10709) );
  NOR4X0 U13520 ( .IN1(n10712), .IN2(n10711), .IN3(n10710), .IN4(n10709), .QN(
        n10728) );
  AO22X1 U13521 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[53][5] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[189][5] ), .Q(n10716) );
  AO22X1 U13522 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[117][5] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][5] ), .Q(n10715) );
  AO22X1 U13523 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[177][5] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][5] ), .Q(n10714) );
  AO22X1 U13524 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[245][5] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[181][5] ), .Q(n10713) );
  NOR4X0 U13525 ( .IN1(n10716), .IN2(n10715), .IN3(n10714), .IN4(n10713), .QN(
        n10727) );
  AO22X1 U13526 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][5] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[105][5] ), .Q(n10720) );
  AO22X1 U13527 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[73][5] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[97][5] ), .Q(n10719) );
  AO22X1 U13528 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[137][5] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[129][5] ), .Q(n10718) );
  AO22X1 U13529 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[9][5] ), .IN3(n11598), .IN4(\oc8051_ram_top1/oc8051_idata/buff[205][5] ), .Q(n10717)
         );
  NOR4X0 U13530 ( .IN1(n10720), .IN2(n10719), .IN3(n10718), .IN4(n10717), .QN(
        n10726) );
  AO22X1 U13531 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[5][5] ), .IN3(n11599), .IN4(\oc8051_ram_top1/oc8051_idata/buff[45][5] ), .Q(n10724)
         );
  AO22X1 U13532 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[197][5] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[161][5] ), .Q(n10723) );
  AO22X1 U13533 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[193][5] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[69][5] ), .Q(n10722) );
  AO22X1 U13534 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[237][5] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[109][5] ), .Q(n10721) );
  NOR4X0 U13535 ( .IN1(n10724), .IN2(n10723), .IN3(n10722), .IN4(n10721), .QN(
        n10725) );
  NAND4X0 U13536 ( .IN1(n10728), .IN2(n10727), .IN3(n10726), .IN4(n10725), 
        .QN(n10729) );
  NOR4X0 U13537 ( .IN1(n10732), .IN2(n10731), .IN3(n10730), .IN4(n10729), .QN(
        n10733) );
  NAND4X0 U13538 ( .IN1(n10736), .IN2(n10735), .IN3(n10734), .IN4(n10733), 
        .QN(n10780) );
  AO22X1 U13539 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[80][5] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][5] ), .Q(n10740) );
  AO22X1 U13540 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[20][5] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[84][5] ), .Q(n10739) );
  AO22X1 U13541 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[144][5] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[16][5] ), .Q(n10738) );
  AO22X1 U13542 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][5] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[148][5] ), .Q(n10737) );
  NOR4X0 U13543 ( .IN1(n10740), .IN2(n10739), .IN3(n10738), .IN4(n10737), .QN(
        n10778) );
  AO22X1 U13544 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][5] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[8][5] ), .Q(n10742) );
  AO22X1 U13545 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][5] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[104][5] ), .Q(n10741) );
  NOR2X0 U13546 ( .IN1(n10742), .IN2(n10741), .QN(n10777) );
  AO22X1 U13547 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][5] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[108][5] ), .Q(n10746) );
  AO22X1 U13548 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[204][5] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[36][5] ), .Q(n10745) );
  AO22X1 U13549 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[100][5] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[160][5] ), .Q(n10744) );
  AO22X1 U13550 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[136][5] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[164][5] ), .Q(n10743) );
  NOR4X0 U13551 ( .IN1(n10746), .IN2(n10745), .IN3(n10744), .IN4(n10743), .QN(
        n10776) );
  AO22X1 U13552 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[192][5] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][5] ), .Q(n10774) );
  AO22X1 U13553 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[228][5] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[32][5] ), .Q(n10773) );
  AO22X1 U13554 ( .IN1(n11557), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[112][5] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][5] ), .Q(n10750) );
  AO22X1 U13555 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[120][5] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[248][5] ), .Q(n10749) );
  AO22X1 U13556 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][5] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[52][5] ), .Q(n10748) );
  AO22X1 U13557 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[252][5] ), .IN3(n11570), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[184][5] ), .Q(n10747) );
  OR4X1 U13558 ( .IN1(n10750), .IN2(n10749), .IN3(n10748), .IN4(n10747), .Q(
        n10772) );
  AO22X1 U13559 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[92][5] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][5] ), .Q(n10754) );
  AO22X1 U13560 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[180][5] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[88][5] ), .Q(n10753) );
  AO22X1 U13561 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[176][5] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[188][5] ), .Q(n10752) );
  AO22X1 U13562 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[216][5] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][5] ), .Q(n10751) );
  NOR4X0 U13563 ( .IN1(n10754), .IN2(n10753), .IN3(n10752), .IN4(n10751), .QN(
        n10770) );
  AO22X1 U13564 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[240][5] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[28][5] ), .Q(n10758) );
  AO22X1 U13565 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[124][5] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[156][5] ), .Q(n10757) );
  AO22X1 U13566 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[244][5] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[116][5] ), .Q(n10756) );
  AO22X1 U13567 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][5] ), .IN3(n11572), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[56][5] ), .Q(n10755) );
  NOR4X0 U13568 ( .IN1(n10758), .IN2(n10757), .IN3(n10756), .IN4(n10755), .QN(
        n10769) );
  AO22X1 U13569 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[4][5] ), .IN3(n11543), .IN4(\oc8051_ram_top1/oc8051_idata/buff[168][5] ), .Q(n10762)
         );
  AO22X1 U13570 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[44][5] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[72][5] ), .Q(n10761) );
  AO22X1 U13571 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][5] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[232][5] ), .Q(n10760) );
  AO22X1 U13572 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[0][5] ), .IN3(n11553), .IN4(\oc8051_ram_top1/oc8051_idata/buff[200][5] ), .Q(n10759)
         );
  NOR4X0 U13573 ( .IN1(n10762), .IN2(n10761), .IN3(n10760), .IN4(n10759), .QN(
        n10768) );
  AO22X1 U13574 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[196][5] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[68][5] ), .Q(n10766) );
  AO22X1 U13575 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[132][5] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[76][5] ), .Q(n10765) );
  AO22X1 U13576 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[128][5] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][5] ), .Q(n10764) );
  AO22X1 U13577 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[40][5] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[96][5] ), .Q(n10763) );
  NOR4X0 U13578 ( .IN1(n10766), .IN2(n10765), .IN3(n10764), .IN4(n10763), .QN(
        n10767) );
  NAND4X0 U13579 ( .IN1(n10770), .IN2(n10769), .IN3(n10768), .IN4(n10767), 
        .QN(n10771) );
  NOR4X0 U13580 ( .IN1(n10774), .IN2(n10773), .IN3(n10772), .IN4(n10771), .QN(
        n10775) );
  NAND4X0 U13581 ( .IN1(n10778), .IN2(n10777), .IN3(n10776), .IN4(n10775), 
        .QN(n10779) );
  AO22X1 U13582 ( .IN1(n11632), .IN2(n10780), .IN3(n11630), .IN4(n10779), .Q(
        n10869) );
  AO22X1 U13583 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][5] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[19][5] ), .Q(n10784) );
  AO22X1 U13584 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[151][5] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[83][5] ), .Q(n10783) );
  AO22X1 U13585 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[147][5] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[87][5] ), .Q(n10782) );
  AO22X1 U13586 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[23][5] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][5] ), .Q(n10781) );
  NOR4X0 U13587 ( .IN1(n10784), .IN2(n10783), .IN3(n10782), .IN4(n10781), .QN(
        n10822) );
  AO22X1 U13588 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][5] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[203][5] ), .Q(n10786) );
  AO22X1 U13589 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[43][5] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[71][5] ), .Q(n10785) );
  NOR2X0 U13590 ( .IN1(n10786), .IN2(n10785), .QN(n10821) );
  AO22X1 U13591 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[207][5] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[167][5] ), .Q(n10790) );
  AO22X1 U13592 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][5] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[163][5] ), .Q(n10789) );
  AO22X1 U13593 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[135][5] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[111][5] ), .Q(n10788) );
  AO22X1 U13594 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[7][5] ), .IN3(n11609), .IN4(\oc8051_ram_top1/oc8051_idata/buff[39][5] ), .Q(n10787)
         );
  NOR4X0 U13595 ( .IN1(n10790), .IN2(n10789), .IN3(n10788), .IN4(n10787), .QN(
        n10820) );
  AO22X1 U13596 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[47][5] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[75][5] ), .Q(n10818) );
  AO22X1 U13597 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[199][5] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][5] ), .Q(n10817) );
  AO22X1 U13598 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][5] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[119][5] ), .Q(n10794) );
  AO22X1 U13599 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][5] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[55][5] ), .Q(n10793) );
  AO22X1 U13600 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[179][5] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[191][5] ), .Q(n10792) );
  AO22X1 U13601 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[31][5] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[159][5] ), .Q(n10791) );
  OR4X1 U13602 ( .IN1(n10794), .IN2(n10793), .IN3(n10792), .IN4(n10791), .Q(
        n10816) );
  AO22X1 U13603 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[183][5] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][5] ), .Q(n10798) );
  AO22X1 U13604 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[127][5] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][5] ), .Q(n10797) );
  AO22X1 U13605 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[251][5] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[223][5] ), .Q(n10796) );
  AO22X1 U13606 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[95][5] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[243][5] ), .Q(n10795) );
  NOR4X0 U13607 ( .IN1(n10798), .IN2(n10797), .IN3(n10796), .IN4(n10795), .QN(
        n10814) );
  AO22X1 U13608 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[59][5] ), .IN3(n11582), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[255][5] ), .Q(n10802) );
  AO22X1 U13609 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[247][5] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[219][5] ), .Q(n10801) );
  AO22X1 U13610 ( .IN1(n11559), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[27][5] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[91][5] ), .Q(n10800) );
  AO22X1 U13611 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[155][5] ), .IN3(n11588), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[123][5] ), .Q(n10799) );
  NOR4X0 U13612 ( .IN1(n10802), .IN2(n10801), .IN3(n10800), .IN4(n10799), .QN(
        n10813) );
  AO22X1 U13613 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[235][5] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[107][5] ), .Q(n10806) );
  AO22X1 U13614 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[239][5] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[139][5] ), .Q(n10805) );
  AO22X1 U13615 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[103][5] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[3][5] ), .Q(n10804) );
  AO22X1 U13616 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[79][5] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[35][5] ), .Q(n10803) );
  NOR4X0 U13617 ( .IN1(n10806), .IN2(n10805), .IN3(n10804), .IN4(n10803), .QN(
        n10812) );
  AO22X1 U13618 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][5] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[231][5] ), .Q(n10810) );
  AO22X1 U13619 ( .IN1(n11537), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[175][5] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[227][5] ), .Q(n10809) );
  AO22X1 U13620 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[11][5] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[131][5] ), .Q(n10808) );
  AO22X1 U13621 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[195][5] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[171][5] ), .Q(n10807) );
  NOR4X0 U13622 ( .IN1(n10810), .IN2(n10809), .IN3(n10808), .IN4(n10807), .QN(
        n10811) );
  NAND4X0 U13623 ( .IN1(n10814), .IN2(n10813), .IN3(n10812), .IN4(n10811), 
        .QN(n10815) );
  NOR4X0 U13624 ( .IN1(n10818), .IN2(n10817), .IN3(n10816), .IN4(n10815), .QN(
        n10819) );
  NAND4X0 U13625 ( .IN1(n10822), .IN2(n10821), .IN3(n10820), .IN4(n10819), 
        .QN(n10866) );
  AO22X1 U13626 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[22][5] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[82][5] ), .Q(n10826) );
  AO22X1 U13627 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][5] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[86][5] ), .Q(n10825) );
  AO22X1 U13628 ( .IN1(n11527), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[18][5] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][5] ), .Q(n10824) );
  AO22X1 U13629 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][5] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[150][5] ), .Q(n10823) );
  NOR4X0 U13630 ( .IN1(n10826), .IN2(n10825), .IN3(n10824), .IN4(n10823), .QN(
        n10864) );
  AO22X1 U13631 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[206][5] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[230][5] ), .Q(n10828) );
  AO22X1 U13632 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[42][5] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[74][5] ), .Q(n10827) );
  NOR2X0 U13633 ( .IN1(n10828), .IN2(n10827), .QN(n10863) );
  AO22X1 U13634 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][5] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[38][5] ), .Q(n10832) );
  AO22X1 U13635 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[130][5] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][5] ), .Q(n10831) );
  AO22X1 U13636 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[138][5] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[102][5] ), .Q(n10830) );
  AO22X1 U13637 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][5] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[166][5] ), .Q(n10829) );
  NOR4X0 U13638 ( .IN1(n10832), .IN2(n10831), .IN3(n10830), .IN4(n10829), .QN(
        n10862) );
  AO22X1 U13639 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[234][5] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[198][5] ), .Q(n10860) );
  AO22X1 U13640 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[6][5] ), .IN3(n11543), .IN4(\oc8051_ram_top1/oc8051_idata/buff[170][5] ), .Q(n10859)
         );
  AO22X1 U13641 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][5] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][5] ), .Q(n10836) );
  AO22X1 U13642 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][5] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[30][5] ), .Q(n10835) );
  AO22X1 U13643 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[126][5] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[222][5] ), .Q(n10834) );
  AO22X1 U13644 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[94][5] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[182][5] ), .Q(n10833) );
  OR4X1 U13645 ( .IN1(n10836), .IN2(n10835), .IN3(n10834), .IN4(n10833), .Q(
        n10858) );
  AO22X1 U13646 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[118][5] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[90][5] ), .Q(n10840) );
  AO22X1 U13647 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[246][5] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][5] ), .Q(n10839) );
  AO22X1 U13648 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][5] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[114][5] ), .Q(n10838) );
  AO22X1 U13649 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[186][5] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[178][5] ), .Q(n10837) );
  NOR4X0 U13650 ( .IN1(n10840), .IN2(n10839), .IN3(n10838), .IN4(n10837), .QN(
        n10856) );
  AO22X1 U13651 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[254][5] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[242][5] ), .Q(n10844) );
  AO22X1 U13652 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][5] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[190][5] ), .Q(n10843) );
  AO22X1 U13653 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[54][5] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[250][5] ), .Q(n10842) );
  AO22X1 U13654 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[218][5] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[26][5] ), .Q(n10841) );
  NOR4X0 U13655 ( .IN1(n10844), .IN2(n10843), .IN3(n10842), .IN4(n10841), .QN(
        n10855) );
  AO22X1 U13656 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[134][5] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[106][5] ), .Q(n10848) );
  AO22X1 U13657 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[10][5] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[70][5] ), .Q(n10847) );
  AO22X1 U13658 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][5] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[174][5] ), .Q(n10846) );
  AO22X1 U13659 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[110][5] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[34][5] ), .Q(n10845) );
  NOR4X0 U13660 ( .IN1(n10848), .IN2(n10847), .IN3(n10846), .IN4(n10845), .QN(
        n10854) );
  AO22X1 U13661 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[142][5] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][5] ), .Q(n10852) );
  AO22X1 U13662 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[2][5] ), .IN3(n11555), .IN4(\oc8051_ram_top1/oc8051_idata/buff[162][5] ), .Q(n10851)
         );
  AO22X1 U13663 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[78][5] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[202][5] ), .Q(n10850) );
  AO22X1 U13664 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][5] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[46][5] ), .Q(n10849) );
  NOR4X0 U13665 ( .IN1(n10852), .IN2(n10851), .IN3(n10850), .IN4(n10849), .QN(
        n10853) );
  NAND4X0 U13666 ( .IN1(n10856), .IN2(n10855), .IN3(n10854), .IN4(n10853), 
        .QN(n10857) );
  NOR4X0 U13667 ( .IN1(n10860), .IN2(n10859), .IN3(n10858), .IN4(n10857), .QN(
        n10861) );
  NAND4X0 U13668 ( .IN1(n10864), .IN2(n10863), .IN3(n10862), .IN4(n10861), 
        .QN(n10865) );
  AO22X1 U13669 ( .IN1(n11632), .IN2(n10866), .IN3(n11630), .IN4(n10865), .Q(
        n10868) );
  AND2X1 U13670 ( .IN1(\oc8051_ram_top1/rd_data_m [5]), .IN2(n11943), .Q(
        n10867) );
  AO221X1 U13671 ( .IN1(n11637), .IN2(n10869), .IN3(n11635), .IN4(n10868), 
        .IN5(n10867), .Q(n4327) );
  AO22X1 U13672 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[21][4] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][4] ), .Q(n10873) );
  AO22X1 U13673 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][4] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[85][4] ), .Q(n10872) );
  AO22X1 U13674 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[149][4] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[17][4] ), .Q(n10871) );
  AO22X1 U13675 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][4] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[81][4] ), .Q(n10870) );
  NOR4X0 U13676 ( .IN1(n10873), .IN2(n10872), .IN3(n10871), .IN4(n10870), .QN(
        n10911) );
  AO22X1 U13677 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[129][4] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][4] ), .Q(n10875) );
  AO22X1 U13678 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[45][4] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[33][4] ), .Q(n10874) );
  NOR2X0 U13679 ( .IN1(n10875), .IN2(n10874), .QN(n10910) );
  AO22X1 U13680 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[193][4] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[73][4] ), .Q(n10879) );
  AO22X1 U13681 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][4] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[105][4] ), .Q(n10878) );
  AO22X1 U13682 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[197][4] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[1][4] ), .Q(n10877) );
  AO22X1 U13683 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[109][4] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[69][4] ), .Q(n10876) );
  NOR4X0 U13684 ( .IN1(n10879), .IN2(n10878), .IN3(n10877), .IN4(n10876), .QN(
        n10909) );
  AO22X1 U13685 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[137][4] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[97][4] ), .Q(n10907) );
  AO22X1 U13686 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][4] ), .IN3(n11598), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[205][4] ), .Q(n10906) );
  AO22X1 U13687 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][4] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[181][4] ), .Q(n10883) );
  AO22X1 U13688 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[117][4] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[29][4] ), .Q(n10882) );
  AO22X1 U13689 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[125][4] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[25][4] ), .Q(n10881) );
  AO22X1 U13690 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[245][4] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][4] ), .Q(n10880) );
  OR4X1 U13691 ( .IN1(n10883), .IN2(n10882), .IN3(n10881), .IN4(n10880), .Q(
        n10905) );
  AO22X1 U13692 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[189][4] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][4] ), .Q(n10887) );
  AO22X1 U13693 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[249][4] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][4] ), .Q(n10886) );
  AO22X1 U13694 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[57][4] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[217][4] ), .Q(n10885) );
  AO22X1 U13695 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[253][4] ), .IN3(n11570), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[185][4] ), .Q(n10884) );
  NOR4X0 U13696 ( .IN1(n10887), .IN2(n10886), .IN3(n10885), .IN4(n10884), .QN(
        n10903) );
  AO22X1 U13697 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[177][4] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[241][4] ), .Q(n10891) );
  AO22X1 U13698 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[121][4] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[53][4] ), .Q(n10890) );
  AO22X1 U13699 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][4] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][4] ), .Q(n10889) );
  AO22X1 U13700 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[93][4] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[113][4] ), .Q(n10888) );
  NOR4X0 U13701 ( .IN1(n10891), .IN2(n10890), .IN3(n10889), .IN4(n10888), .QN(
        n10902) );
  AO22X1 U13702 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[77][4] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][4] ), .Q(n10895) );
  AO22X1 U13703 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[237][4] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[225][4] ), .Q(n10894) );
  AO22X1 U13704 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[5][4] ), .IN3(n11544), .IN4(\oc8051_ram_top1/oc8051_idata/buff[101][4] ), .Q(n10893)
         );
  AO22X1 U13705 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][4] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[233][4] ), .Q(n10892) );
  NOR4X0 U13706 ( .IN1(n10895), .IN2(n10894), .IN3(n10893), .IN4(n10892), .QN(
        n10901) );
  AO22X1 U13707 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[41][4] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[161][4] ), .Q(n10899) );
  AO22X1 U13708 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[229][4] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[37][4] ), .Q(n10898) );
  AO22X1 U13709 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[165][4] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][4] ), .Q(n10897) );
  AO22X1 U13710 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][4] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[9][4] ), .Q(n10896) );
  NOR4X0 U13711 ( .IN1(n10899), .IN2(n10898), .IN3(n10897), .IN4(n10896), .QN(
        n10900) );
  NAND4X0 U13712 ( .IN1(n10903), .IN2(n10902), .IN3(n10901), .IN4(n10900), 
        .QN(n10904) );
  NOR4X0 U13713 ( .IN1(n10907), .IN2(n10906), .IN3(n10905), .IN4(n10904), .QN(
        n10908) );
  NAND4X0 U13714 ( .IN1(n10911), .IN2(n10910), .IN3(n10909), .IN4(n10908), 
        .QN(n10955) );
  AO22X1 U13715 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[84][4] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][4] ), .Q(n10915) );
  AO22X1 U13716 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][4] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[148][4] ), .Q(n10914) );
  AO22X1 U13717 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[144][4] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[16][4] ), .Q(n10913) );
  AO22X1 U13718 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[20][4] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[80][4] ), .Q(n10912) );
  NOR4X0 U13719 ( .IN1(n10915), .IN2(n10914), .IN3(n10913), .IN4(n10912), .QN(
        n10953) );
  AO22X1 U13720 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[32][4] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[72][4] ), .Q(n10917) );
  AO22X1 U13721 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][4] ), .IN3(n11600), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[192][4] ), .Q(n10916) );
  NOR2X0 U13722 ( .IN1(n10917), .IN2(n10916), .QN(n10952) );
  AO22X1 U13723 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[160][4] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[168][4] ), .Q(n10921) );
  AO22X1 U13724 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[204][4] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[100][4] ), .Q(n10920) );
  AO22X1 U13725 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][4] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[40][4] ), .Q(n10919) );
  AO22X1 U13726 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[164][4] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[104][4] ), .Q(n10918) );
  NOR4X0 U13727 ( .IN1(n10921), .IN2(n10920), .IN3(n10919), .IN4(n10918), .QN(
        n10951) );
  AO22X1 U13728 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][4] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[8][4] ), .Q(n10949) );
  AO22X1 U13729 ( .IN1(n11609), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[36][4] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][4] ), .Q(n10948) );
  AO22X1 U13730 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[176][4] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[248][4] ), .Q(n10925) );
  AO22X1 U13731 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][4] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][4] ), .Q(n10924) );
  AO22X1 U13732 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[92][4] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][4] ), .Q(n10923) );
  AO22X1 U13733 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[120][4] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[156][4] ), .Q(n10922) );
  OR4X1 U13734 ( .IN1(n10925), .IN2(n10924), .IN3(n10923), .IN4(n10922), .Q(
        n10947) );
  AO22X1 U13735 ( .IN1(n11561), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[88][4] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][4] ), .Q(n10929) );
  AO22X1 U13736 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[56][4] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[28][4] ), .Q(n10928) );
  AO22X1 U13737 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[188][4] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[180][4] ), .Q(n10927) );
  AO22X1 U13738 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][4] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[52][4] ), .Q(n10926) );
  NOR4X0 U13739 ( .IN1(n10929), .IN2(n10928), .IN3(n10927), .IN4(n10926), .QN(
        n10945) );
  AO22X1 U13740 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[252][4] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[116][4] ), .Q(n10933) );
  AO22X1 U13741 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[244][4] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[112][4] ), .Q(n10932) );
  AO22X1 U13742 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[124][4] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[240][4] ), .Q(n10931) );
  AO22X1 U13743 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[184][4] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[216][4] ), .Q(n10930) );
  NOR4X0 U13744 ( .IN1(n10933), .IN2(n10932), .IN3(n10931), .IN4(n10930), .QN(
        n10944) );
  AO22X1 U13745 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[228][4] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[76][4] ), .Q(n10937) );
  AO22X1 U13746 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[232][4] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[68][4] ), .Q(n10936) );
  AO22X1 U13747 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][4] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[136][4] ), .Q(n10935) );
  AO22X1 U13748 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[108][4] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][4] ), .Q(n10934) );
  NOR4X0 U13749 ( .IN1(n10937), .IN2(n10936), .IN3(n10935), .IN4(n10934), .QN(
        n10943) );
  AO22X1 U13750 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[128][4] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[200][4] ), .Q(n10941) );
  AO22X1 U13751 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[4][4] ), .IN3(n11547), .IN4(\oc8051_ram_top1/oc8051_idata/buff[96][4] ), .Q(n10940)
         );
  AO22X1 U13752 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[196][4] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[0][4] ), .Q(n10939) );
  AO22X1 U13753 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[132][4] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[44][4] ), .Q(n10938) );
  NOR4X0 U13754 ( .IN1(n10941), .IN2(n10940), .IN3(n10939), .IN4(n10938), .QN(
        n10942) );
  NAND4X0 U13755 ( .IN1(n10945), .IN2(n10944), .IN3(n10943), .IN4(n10942), 
        .QN(n10946) );
  NOR4X0 U13756 ( .IN1(n10949), .IN2(n10948), .IN3(n10947), .IN4(n10946), .QN(
        n10950) );
  NAND4X0 U13757 ( .IN1(n10953), .IN2(n10952), .IN3(n10951), .IN4(n10950), 
        .QN(n10954) );
  AO22X1 U13758 ( .IN1(n11632), .IN2(n10955), .IN3(n11630), .IN4(n10954), .Q(
        n11044) );
  AO22X1 U13759 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[151][4] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[87][4] ), .Q(n10959) );
  AO22X1 U13760 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[23][4] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[83][4] ), .Q(n10958) );
  AO22X1 U13761 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][4] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[19][4] ), .Q(n10957) );
  AO22X1 U13762 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[147][4] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][4] ), .Q(n10956) );
  NOR4X0 U13763 ( .IN1(n10959), .IN2(n10958), .IN3(n10957), .IN4(n10956), .QN(
        n10997) );
  AO22X1 U13764 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[239][4] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][4] ), .Q(n10961) );
  AO22X1 U13765 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[167][4] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[171][4] ), .Q(n10960) );
  NOR2X0 U13766 ( .IN1(n10961), .IN2(n10960), .QN(n10996) );
  AO22X1 U13767 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[79][4] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[131][4] ), .Q(n10965) );
  AO22X1 U13768 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[71][4] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[39][4] ), .Q(n10964) );
  AO22X1 U13769 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][4] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[43][4] ), .Q(n10963) );
  AO22X1 U13770 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[135][4] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[7][4] ), .Q(n10962) );
  NOR4X0 U13771 ( .IN1(n10965), .IN2(n10964), .IN3(n10963), .IN4(n10962), .QN(
        n10995) );
  AO22X1 U13772 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[111][4] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[75][4] ), .Q(n10993) );
  AO22X1 U13773 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[47][4] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[227][4] ), .Q(n10992) );
  AO22X1 U13774 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[179][4] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[159][4] ), .Q(n10969) );
  AO22X1 U13775 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[95][4] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[191][4] ), .Q(n10968) );
  AO22X1 U13776 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][4] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[55][4] ), .Q(n10967) );
  AO22X1 U13777 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[255][4] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[219][4] ), .Q(n10966) );
  OR4X1 U13778 ( .IN1(n10969), .IN2(n10968), .IN3(n10967), .IN4(n10966), .Q(
        n10991) );
  AO22X1 U13779 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][4] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][4] ), .Q(n10973) );
  AO22X1 U13780 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[123][4] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[127][4] ), .Q(n10972) );
  AO22X1 U13781 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[183][4] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][4] ), .Q(n10971) );
  AO22X1 U13782 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[247][4] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[243][4] ), .Q(n10970) );
  NOR4X0 U13783 ( .IN1(n10973), .IN2(n10972), .IN3(n10971), .IN4(n10970), .QN(
        n10989) );
  AO22X1 U13784 ( .IN1(n11561), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[91][4] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[223][4] ), .Q(n10977) );
  AO22X1 U13785 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[251][4] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[27][4] ), .Q(n10976) );
  AO22X1 U13786 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[119][4] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[31][4] ), .Q(n10975) );
  AO22X1 U13787 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[59][4] ), .IN3(n11576), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[155][4] ), .Q(n10974) );
  NOR4X0 U13788 ( .IN1(n10977), .IN2(n10976), .IN3(n10975), .IN4(n10974), .QN(
        n10988) );
  AO22X1 U13789 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[235][4] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[199][4] ), .Q(n10981) );
  AO22X1 U13790 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[195][4] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[11][4] ), .Q(n10980) );
  AO22X1 U13791 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][4] ), .IN3(n11598), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[207][4] ), .Q(n10979) );
  AO22X1 U13792 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[107][4] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[35][4] ), .Q(n10978) );
  NOR4X0 U13793 ( .IN1(n10981), .IN2(n10980), .IN3(n10979), .IN4(n10978), .QN(
        n10987) );
  AO22X1 U13794 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[103][4] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[175][4] ), .Q(n10985) );
  AO22X1 U13795 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][4] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[231][4] ), .Q(n10984) );
  AO22X1 U13796 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[139][4] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[163][4] ), .Q(n10983) );
  AO22X1 U13797 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[3][4] ), .IN3(n11553), .IN4(\oc8051_ram_top1/oc8051_idata/buff[203][4] ), .Q(n10982)
         );
  NOR4X0 U13798 ( .IN1(n10985), .IN2(n10984), .IN3(n10983), .IN4(n10982), .QN(
        n10986) );
  NAND4X0 U13799 ( .IN1(n10989), .IN2(n10988), .IN3(n10987), .IN4(n10986), 
        .QN(n10990) );
  NOR4X0 U13800 ( .IN1(n10993), .IN2(n10992), .IN3(n10991), .IN4(n10990), .QN(
        n10994) );
  NAND4X0 U13801 ( .IN1(n10997), .IN2(n10996), .IN3(n10995), .IN4(n10994), 
        .QN(n11041) );
  AO22X1 U13802 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[82][4] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][4] ), .Q(n11001) );
  AO22X1 U13803 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[150][4] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[86][4] ), .Q(n11000) );
  AO22X1 U13804 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][4] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[22][4] ), .Q(n10999) );
  AO22X1 U13805 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][4] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[18][4] ), .Q(n10998) );
  NOR4X0 U13806 ( .IN1(n11001), .IN2(n11000), .IN3(n10999), .IN4(n10998), .QN(
        n11039) );
  AO22X1 U13807 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[198][4] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[42][4] ), .Q(n11003) );
  AO22X1 U13808 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[142][4] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[6][4] ), .Q(n11002) );
  NOR2X0 U13809 ( .IN1(n11003), .IN2(n11002), .QN(n11038) );
  AO22X1 U13810 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[110][4] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[130][4] ), .Q(n11007) );
  AO22X1 U13811 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[46][4] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[166][4] ), .Q(n11006) );
  AO22X1 U13812 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][4] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[74][4] ), .Q(n11005) );
  AO22X1 U13813 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[138][4] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[162][4] ), .Q(n11004) );
  NOR4X0 U13814 ( .IN1(n11007), .IN2(n11006), .IN3(n11005), .IN4(n11004), .QN(
        n11037) );
  AO22X1 U13815 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][4] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][4] ), .Q(n11035) );
  AO22X1 U13816 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[234][4] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[170][4] ), .Q(n11034) );
  AO22X1 U13817 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[182][4] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][4] ), .Q(n11011) );
  AO22X1 U13818 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[242][4] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[26][4] ), .Q(n11010) );
  AO22X1 U13819 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[54][4] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][4] ), .Q(n11009) );
  AO22X1 U13820 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][4] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[126][4] ), .Q(n11008) );
  OR4X1 U13821 ( .IN1(n11011), .IN2(n11010), .IN3(n11009), .IN4(n11008), .Q(
        n11033) );
  AO22X1 U13822 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[30][4] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[114][4] ), .Q(n11015) );
  AO22X1 U13823 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][4] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[94][4] ), .Q(n11014) );
  AO22X1 U13824 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[254][4] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[246][4] ), .Q(n11013) );
  AO22X1 U13825 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[118][4] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[222][4] ), .Q(n11012) );
  NOR4X0 U13826 ( .IN1(n11015), .IN2(n11014), .IN3(n11013), .IN4(n11012), .QN(
        n11031) );
  AO22X1 U13827 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][4] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[250][4] ), .Q(n11019) );
  AO22X1 U13828 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[186][4] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[190][4] ), .Q(n11018) );
  AO22X1 U13829 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[178][4] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[90][4] ), .Q(n11017) );
  AO22X1 U13830 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][4] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[218][4] ), .Q(n11016) );
  NOR4X0 U13831 ( .IN1(n11019), .IN2(n11018), .IN3(n11017), .IN4(n11016), .QN(
        n11030) );
  AO22X1 U13832 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[2][4] ), .IN3(n11542), .IN4(\oc8051_ram_top1/oc8051_idata/buff[34][4] ), .Q(n11023)
         );
  AO22X1 U13833 ( .IN1(n11609), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[38][4] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[174][4] ), .Q(n11022) );
  AO22X1 U13834 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][4] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[134][4] ), .Q(n11021) );
  AO22X1 U13835 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[106][4] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][4] ), .Q(n11020) );
  NOR4X0 U13836 ( .IN1(n11023), .IN2(n11022), .IN3(n11021), .IN4(n11020), .QN(
        n11029) );
  AO22X1 U13837 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[206][4] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[102][4] ), .Q(n11027) );
  AO22X1 U13838 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[10][4] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[202][4] ), .Q(n11026) );
  AO22X1 U13839 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[230][4] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[70][4] ), .Q(n11025) );
  AO22X1 U13840 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][4] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[78][4] ), .Q(n11024) );
  NOR4X0 U13841 ( .IN1(n11027), .IN2(n11026), .IN3(n11025), .IN4(n11024), .QN(
        n11028) );
  NAND4X0 U13842 ( .IN1(n11031), .IN2(n11030), .IN3(n11029), .IN4(n11028), 
        .QN(n11032) );
  NOR4X0 U13843 ( .IN1(n11035), .IN2(n11034), .IN3(n11033), .IN4(n11032), .QN(
        n11036) );
  NAND4X0 U13844 ( .IN1(n11039), .IN2(n11038), .IN3(n11037), .IN4(n11036), 
        .QN(n11040) );
  AO22X1 U13845 ( .IN1(n11632), .IN2(n11041), .IN3(n11630), .IN4(n11040), .Q(
        n11043) );
  AND2X1 U13846 ( .IN1(\oc8051_ram_top1/rd_data_m [4]), .IN2(n11943), .Q(
        n11042) );
  AO221X1 U13847 ( .IN1(n11637), .IN2(n11044), .IN3(n11635), .IN4(n11043), 
        .IN5(n11042), .Q(n4326) );
  AO22X1 U13848 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][3] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[81][3] ), .Q(n11048) );
  AO22X1 U13849 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][3] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][3] ), .Q(n11047) );
  AO22X1 U13850 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[149][3] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[21][3] ), .Q(n11046) );
  AO22X1 U13851 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[85][3] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[17][3] ), .Q(n11045) );
  NOR4X0 U13852 ( .IN1(n11048), .IN2(n11047), .IN3(n11046), .IN4(n11045), .QN(
        n11086) );
  AO22X1 U13853 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[109][3] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[101][3] ), .Q(n11050) );
  AO22X1 U13854 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[233][3] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[225][3] ), .Q(n11049) );
  NOR2X0 U13855 ( .IN1(n11050), .IN2(n11049), .QN(n11085) );
  AO22X1 U13856 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][3] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[9][3] ), .Q(n11054) );
  AO22X1 U13857 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][3] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[77][3] ), .Q(n11053) );
  AO22X1 U13858 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[137][3] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[105][3] ), .Q(n11052) );
  AO22X1 U13859 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][3] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[97][3] ), .Q(n11051) );
  NOR4X0 U13860 ( .IN1(n11054), .IN2(n11053), .IN3(n11052), .IN4(n11051), .QN(
        n11084) );
  AO22X1 U13861 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[5][3] ), .IN3(n11546), .IN4(\oc8051_ram_top1/oc8051_idata/buff[229][3] ), .Q(n11082)
         );
  AO22X1 U13862 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[197][3] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[1][3] ), .Q(n11081) );
  AO22X1 U13863 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[189][3] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[25][3] ), .Q(n11058) );
  AO22X1 U13864 ( .IN1(n11587), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[29][3] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][3] ), .Q(n11057) );
  AO22X1 U13865 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[93][3] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[249][3] ), .Q(n11056) );
  AO22X1 U13866 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[57][3] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[125][3] ), .Q(n11055) );
  OR4X1 U13867 ( .IN1(n11058), .IN2(n11057), .IN3(n11056), .IN4(n11055), .Q(
        n11080) );
  AO22X1 U13868 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[253][3] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[117][3] ), .Q(n11062) );
  AO22X1 U13869 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[217][3] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][3] ), .Q(n11061) );
  AO22X1 U13870 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[121][3] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[177][3] ), .Q(n11060) );
  AO22X1 U13871 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[181][3] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[113][3] ), .Q(n11059) );
  NOR4X0 U13872 ( .IN1(n11062), .IN2(n11061), .IN3(n11060), .IN4(n11059), .QN(
        n11078) );
  AO22X1 U13873 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][3] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][3] ), .Q(n11066) );
  AO22X1 U13874 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[241][3] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][3] ), .Q(n11065) );
  AO22X1 U13875 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[245][3] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[53][3] ), .Q(n11064) );
  AO22X1 U13876 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][3] ), .IN3(n11570), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[185][3] ), .Q(n11063) );
  NOR4X0 U13877 ( .IN1(n11066), .IN2(n11065), .IN3(n11064), .IN4(n11063), .QN(
        n11077) );
  AO22X1 U13878 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[193][3] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[69][3] ), .Q(n11070) );
  AO22X1 U13879 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[129][3] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][3] ), .Q(n11069) );
  AO22X1 U13880 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[237][3] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][3] ), .Q(n11068) );
  AO22X1 U13881 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[41][3] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[73][3] ), .Q(n11067) );
  NOR4X0 U13882 ( .IN1(n11070), .IN2(n11069), .IN3(n11068), .IN4(n11067), .QN(
        n11076) );
  AO22X1 U13883 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][3] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[33][3] ), .Q(n11074) );
  AO22X1 U13884 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[161][3] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[37][3] ), .Q(n11073) );
  AO22X1 U13885 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[45][3] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][3] ), .Q(n11072) );
  AO22X1 U13886 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[205][3] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[165][3] ), .Q(n11071) );
  NOR4X0 U13887 ( .IN1(n11074), .IN2(n11073), .IN3(n11072), .IN4(n11071), .QN(
        n11075) );
  NAND4X0 U13888 ( .IN1(n11078), .IN2(n11077), .IN3(n11076), .IN4(n11075), 
        .QN(n11079) );
  NOR4X0 U13889 ( .IN1(n11082), .IN2(n11081), .IN3(n11080), .IN4(n11079), .QN(
        n11083) );
  NAND4X0 U13890 ( .IN1(n11086), .IN2(n11085), .IN3(n11084), .IN4(n11083), 
        .QN(n11130) );
  AO22X1 U13891 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][3] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[80][3] ), .Q(n11090) );
  AO22X1 U13892 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[144][3] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[148][3] ), .Q(n11089) );
  AO22X1 U13893 ( .IN1(n11527), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[16][3] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][3] ), .Q(n11088) );
  AO22X1 U13894 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[20][3] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[84][3] ), .Q(n11087) );
  NOR4X0 U13895 ( .IN1(n11090), .IN2(n11089), .IN3(n11088), .IN4(n11087), .QN(
        n11128) );
  AO22X1 U13896 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[132][3] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[136][3] ), .Q(n11092) );
  AO22X1 U13897 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[192][3] ), .IN3(n11598), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[204][3] ), .Q(n11091) );
  NOR2X0 U13898 ( .IN1(n11092), .IN2(n11091), .QN(n11127) );
  AO22X1 U13899 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[128][3] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[32][3] ), .Q(n11096) );
  AO22X1 U13900 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][3] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[164][3] ), .Q(n11095) );
  AO22X1 U13901 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[68][3] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][3] ), .Q(n11094) );
  AO22X1 U13902 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[232][3] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[200][3] ), .Q(n11093) );
  NOR4X0 U13903 ( .IN1(n11096), .IN2(n11095), .IN3(n11094), .IN4(n11093), .QN(
        n11126) );
  AO22X1 U13904 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][3] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[76][3] ), .Q(n11124) );
  AO22X1 U13905 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[100][3] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[40][3] ), .Q(n11123) );
  AO22X1 U13906 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[244][3] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][3] ), .Q(n11100) );
  AO22X1 U13907 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[116][3] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[28][3] ), .Q(n11099) );
  AO22X1 U13908 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[176][3] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[248][3] ), .Q(n11098) );
  AO22X1 U13909 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[184][3] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[188][3] ), .Q(n11097) );
  OR4X1 U13910 ( .IN1(n11100), .IN2(n11099), .IN3(n11098), .IN4(n11097), .Q(
        n11122) );
  AO22X1 U13911 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[52][3] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[216][3] ), .Q(n11104) );
  AO22X1 U13912 ( .IN1(n11557), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[112][3] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][3] ), .Q(n11103) );
  AO22X1 U13913 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][3] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[92][3] ), .Q(n11102) );
  AO22X1 U13914 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[252][3] ), .IN3(n11588), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[120][3] ), .Q(n11101) );
  NOR4X0 U13915 ( .IN1(n11104), .IN2(n11103), .IN3(n11102), .IN4(n11101), .QN(
        n11120) );
  AO22X1 U13916 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[240][3] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][3] ), .Q(n11108) );
  AO22X1 U13917 ( .IN1(n11561), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[88][3] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[156][3] ), .Q(n11107) );
  AO22X1 U13918 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][3] ), .IN3(n11572), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[56][3] ), .Q(n11106) );
  AO22X1 U13919 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[124][3] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[180][3] ), .Q(n11105) );
  NOR4X0 U13920 ( .IN1(n11108), .IN2(n11107), .IN3(n11106), .IN4(n11105), .QN(
        n11119) );
  AO22X1 U13921 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[44][3] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[36][3] ), .Q(n11112) );
  AO22X1 U13922 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][3] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[168][3] ), .Q(n11111) );
  AO22X1 U13923 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[4][3] ), .IN3(n11546), .IN4(\oc8051_ram_top1/oc8051_idata/buff[228][3] ), .Q(n11110)
         );
  AO22X1 U13924 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[72][3] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[160][3] ), .Q(n11109) );
  NOR4X0 U13925 ( .IN1(n11112), .IN2(n11111), .IN3(n11110), .IN4(n11109), .QN(
        n11118) );
  AO22X1 U13926 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[196][3] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[0][3] ), .Q(n11116) );
  AO22X1 U13927 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[8][3] ), .IN3(n11547), .IN4(\oc8051_ram_top1/oc8051_idata/buff[96][3] ), .Q(n11115)
         );
  AO22X1 U13928 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][3] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][3] ), .Q(n11114) );
  AO22X1 U13929 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[108][3] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[104][3] ), .Q(n11113) );
  NOR4X0 U13930 ( .IN1(n11116), .IN2(n11115), .IN3(n11114), .IN4(n11113), .QN(
        n11117) );
  NAND4X0 U13931 ( .IN1(n11120), .IN2(n11119), .IN3(n11118), .IN4(n11117), 
        .QN(n11121) );
  NOR4X0 U13932 ( .IN1(n11124), .IN2(n11123), .IN3(n11122), .IN4(n11121), .QN(
        n11125) );
  NAND4X0 U13933 ( .IN1(n11128), .IN2(n11127), .IN3(n11126), .IN4(n11125), 
        .QN(n11129) );
  AO22X1 U13934 ( .IN1(n11632), .IN2(n11130), .IN3(n11630), .IN4(n11129), .Q(
        n11219) );
  AO22X1 U13935 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[83][3] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][3] ), .Q(n11134) );
  AO22X1 U13936 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][3] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[23][3] ), .Q(n11133) );
  AO22X1 U13937 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[147][3] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[87][3] ), .Q(n11132) );
  AO22X1 U13938 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[151][3] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[19][3] ), .Q(n11131) );
  NOR4X0 U13939 ( .IN1(n11134), .IN2(n11133), .IN3(n11132), .IN4(n11131), .QN(
        n11172) );
  AO22X1 U13940 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[131][3] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[3][3] ), .Q(n11136) );
  AO22X1 U13941 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][3] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[235][3] ), .Q(n11135) );
  NOR2X0 U13942 ( .IN1(n11136), .IN2(n11135), .QN(n11171) );
  AO22X1 U13943 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[11][3] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[75][3] ), .Q(n11140) );
  AO22X1 U13944 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][3] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[231][3] ), .Q(n11139) );
  AO22X1 U13945 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[207][3] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[107][3] ), .Q(n11138) );
  AO22X1 U13946 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[239][3] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][3] ), .Q(n11137) );
  NOR4X0 U13947 ( .IN1(n11140), .IN2(n11139), .IN3(n11138), .IN4(n11137), .QN(
        n11170) );
  AO22X1 U13948 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[103][3] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[35][3] ), .Q(n11168) );
  AO22X1 U13949 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[7][3] ), .IN3(n11548), .IN4(\oc8051_ram_top1/oc8051_idata/buff[71][3] ), .Q(n11167)
         );
  AO22X1 U13950 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][3] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][3] ), .Q(n11144) );
  AO22X1 U13951 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[55][3] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[219][3] ), .Q(n11143) );
  AO22X1 U13952 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[179][3] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[159][3] ), .Q(n11142) );
  AO22X1 U13953 ( .IN1(n11559), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[27][3] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][3] ), .Q(n11141) );
  OR4X1 U13954 ( .IN1(n11144), .IN2(n11143), .IN3(n11142), .IN4(n11141), .Q(
        n11166) );
  AO22X1 U13955 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[59][3] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[243][3] ), .Q(n11148) );
  AO22X1 U13956 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[119][3] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[91][3] ), .Q(n11147) );
  AO22X1 U13957 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[247][3] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[223][3] ), .Q(n11146) );
  AO22X1 U13958 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[255][3] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[191][3] ), .Q(n11145) );
  NOR4X0 U13959 ( .IN1(n11148), .IN2(n11147), .IN3(n11146), .IN4(n11145), .QN(
        n11164) );
  AO22X1 U13960 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[155][3] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[31][3] ), .Q(n11152) );
  AO22X1 U13961 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[123][3] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[127][3] ), .Q(n11151) );
  AO22X1 U13962 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][3] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[183][3] ), .Q(n11150) );
  AO22X1 U13963 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[95][3] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[251][3] ), .Q(n11149) );
  NOR4X0 U13964 ( .IN1(n11152), .IN2(n11151), .IN3(n11150), .IN4(n11149), .QN(
        n11163) );
  AO22X1 U13965 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[167][3] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[43][3] ), .Q(n11156) );
  AO22X1 U13966 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[199][3] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[171][3] ), .Q(n11155) );
  AO22X1 U13967 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[111][3] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[47][3] ), .Q(n11154) );
  AO22X1 U13968 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][3] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[79][3] ), .Q(n11153) );
  NOR4X0 U13969 ( .IN1(n11156), .IN2(n11155), .IN3(n11154), .IN4(n11153), .QN(
        n11162) );
  AO22X1 U13970 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[195][3] ), .IN3(n11594), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[135][3] ), .Q(n11160) );
  AO22X1 U13971 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[163][3] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[227][3] ), .Q(n11159) );
  AO22X1 U13972 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[139][3] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[175][3] ), .Q(n11158) );
  AO22X1 U13973 ( .IN1(n11609), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[39][3] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[203][3] ), .Q(n11157) );
  NOR4X0 U13974 ( .IN1(n11160), .IN2(n11159), .IN3(n11158), .IN4(n11157), .QN(
        n11161) );
  NAND4X0 U13975 ( .IN1(n11164), .IN2(n11163), .IN3(n11162), .IN4(n11161), 
        .QN(n11165) );
  NOR4X0 U13976 ( .IN1(n11168), .IN2(n11167), .IN3(n11166), .IN4(n11165), .QN(
        n11169) );
  NAND4X0 U13977 ( .IN1(n11172), .IN2(n11171), .IN3(n11170), .IN4(n11169), 
        .QN(n11216) );
  AO22X1 U13978 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[22][3] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][3] ), .Q(n11176) );
  AO22X1 U13979 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][3] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[150][3] ), .Q(n11175) );
  AO22X1 U13980 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][3] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[86][3] ), .Q(n11174) );
  AO22X1 U13981 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[82][3] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[18][3] ), .Q(n11173) );
  NOR4X0 U13982 ( .IN1(n11176), .IN2(n11175), .IN3(n11174), .IN4(n11173), .QN(
        n11214) );
  AO22X1 U13983 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[78][3] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[106][3] ), .Q(n11178) );
  AO22X1 U13984 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[166][3] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[2][3] ), .Q(n11177) );
  NOR2X0 U13985 ( .IN1(n11178), .IN2(n11177), .QN(n11213) );
  AO22X1 U13986 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[110][3] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[130][3] ), .Q(n11182) );
  AO22X1 U13987 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[6][3] ), .IN3(n11544), .IN4(\oc8051_ram_top1/oc8051_idata/buff[102][3] ), .Q(n11181)
         );
  AO22X1 U13988 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][3] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[230][3] ), .Q(n11180) );
  AO22X1 U13989 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[198][3] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[138][3] ), .Q(n11179) );
  NOR4X0 U13990 ( .IN1(n11182), .IN2(n11181), .IN3(n11180), .IN4(n11179), .QN(
        n11212) );
  AO22X1 U13991 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[234][3] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[38][3] ), .Q(n11210) );
  AO22X1 U13992 ( .IN1(n11537), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[174][3] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][3] ), .Q(n11209) );
  AO22X1 U13993 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][3] ), .IN3(n11570), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[186][3] ), .Q(n11186) );
  AO22X1 U13994 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[246][3] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[242][3] ), .Q(n11185) );
  AO22X1 U13995 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[254][3] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[118][3] ), .Q(n11184) );
  AO22X1 U13996 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][3] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[26][3] ), .Q(n11183) );
  OR4X1 U13997 ( .IN1(n11186), .IN2(n11185), .IN3(n11184), .IN4(n11183), .Q(
        n11208) );
  AO22X1 U13998 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][3] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[126][3] ), .Q(n11190) );
  AO22X1 U13999 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[94][3] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][3] ), .Q(n11189) );
  AO22X1 U14000 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[178][3] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[218][3] ), .Q(n11188) );
  AO22X1 U14001 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[182][3] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][3] ), .Q(n11187) );
  NOR4X0 U14002 ( .IN1(n11190), .IN2(n11189), .IN3(n11188), .IN4(n11187), .QN(
        n11206) );
  AO22X1 U14003 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[250][3] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[30][3] ), .Q(n11194) );
  AO22X1 U14004 ( .IN1(n11561), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[90][3] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[114][3] ), .Q(n11193) );
  AO22X1 U14005 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[54][3] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[190][3] ), .Q(n11192) );
  AO22X1 U14006 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][3] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[222][3] ), .Q(n11191) );
  NOR4X0 U14007 ( .IN1(n11194), .IN2(n11193), .IN3(n11192), .IN4(n11191), .QN(
        n11205) );
  AO22X1 U14008 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[134][3] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[74][3] ), .Q(n11198) );
  AO22X1 U14009 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][3] ), .IN3(n11598), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[206][3] ), .Q(n11197) );
  AO22X1 U14010 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[162][3] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[170][3] ), .Q(n11196) );
  AO22X1 U14011 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[10][3] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[202][3] ), .Q(n11195) );
  NOR4X0 U14012 ( .IN1(n11198), .IN2(n11197), .IN3(n11196), .IN4(n11195), .QN(
        n11204) );
  AO22X1 U14013 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[34][3] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][3] ), .Q(n11202) );
  AO22X1 U14014 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][3] ), .IN3(n11610), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[142][3] ), .Q(n11201) );
  AO22X1 U14015 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[46][3] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[70][3] ), .Q(n11200) );
  AO22X1 U14016 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][3] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[42][3] ), .Q(n11199) );
  NOR4X0 U14017 ( .IN1(n11202), .IN2(n11201), .IN3(n11200), .IN4(n11199), .QN(
        n11203) );
  NAND4X0 U14018 ( .IN1(n11206), .IN2(n11205), .IN3(n11204), .IN4(n11203), 
        .QN(n11207) );
  NOR4X0 U14019 ( .IN1(n11210), .IN2(n11209), .IN3(n11208), .IN4(n11207), .QN(
        n11211) );
  NAND4X0 U14020 ( .IN1(n11214), .IN2(n11213), .IN3(n11212), .IN4(n11211), 
        .QN(n11215) );
  AO22X1 U14021 ( .IN1(n11632), .IN2(n11216), .IN3(n11630), .IN4(n11215), .Q(
        n11218) );
  AND2X1 U14022 ( .IN1(\oc8051_ram_top1/rd_data_m [3]), .IN2(n11943), .Q(
        n11217) );
  AO221X1 U14023 ( .IN1(n11637), .IN2(n11219), .IN3(n11635), .IN4(n11218), 
        .IN5(n11217), .Q(n4325) );
  AO22X1 U14024 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][2] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[81][2] ), .Q(n11223) );
  AO22X1 U14025 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[21][2] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[85][2] ), .Q(n11222) );
  AO22X1 U14026 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][2] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[149][2] ), .Q(n11221) );
  AO22X1 U14027 ( .IN1(n11527), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[17][2] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][2] ), .Q(n11220) );
  NOR4X0 U14028 ( .IN1(n11223), .IN2(n11222), .IN3(n11221), .IN4(n11220), .QN(
        n11261) );
  AO22X1 U14029 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[197][2] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[1][2] ), .Q(n11225) );
  AO22X1 U14030 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][2] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][2] ), .Q(n11224) );
  NOR2X0 U14031 ( .IN1(n11225), .IN2(n11224), .QN(n11260) );
  AO22X1 U14032 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[233][2] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[37][2] ), .Q(n11229) );
  AO22X1 U14033 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][2] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[105][2] ), .Q(n11228) );
  AO22X1 U14034 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][2] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[137][2] ), .Q(n11227) );
  AO22X1 U14035 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[33][2] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[161][2] ), .Q(n11226) );
  NOR4X0 U14036 ( .IN1(n11229), .IN2(n11228), .IN3(n11227), .IN4(n11226), .QN(
        n11259) );
  AO22X1 U14037 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[9][2] ), .IN3(n11611), .IN4(\oc8051_ram_top1/oc8051_idata/buff[5][2] ), .Q(n11257) );
  AO22X1 U14038 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[73][2] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][2] ), .Q(n11256) );
  AO22X1 U14039 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[241][2] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[25][2] ), .Q(n11233) );
  AO22X1 U14040 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[177][2] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][2] ), .Q(n11232) );
  AO22X1 U14041 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[121][2] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[245][2] ), .Q(n11231) );
  AO22X1 U14042 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][2] ), .IN3(n11572), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[57][2] ), .Q(n11230) );
  OR4X1 U14043 ( .IN1(n11233), .IN2(n11232), .IN3(n11231), .IN4(n11230), .Q(
        n11255) );
  AO22X1 U14044 ( .IN1(n11557), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[113][2] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][2] ), .Q(n11237) );
  AO22X1 U14045 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[253][2] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[217][2] ), .Q(n11236) );
  AO22X1 U14046 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[125][2] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[117][2] ), .Q(n11235) );
  AO22X1 U14047 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[185][2] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[29][2] ), .Q(n11234) );
  NOR4X0 U14048 ( .IN1(n11237), .IN2(n11236), .IN3(n11235), .IN4(n11234), .QN(
        n11253) );
  AO22X1 U14049 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[93][2] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][2] ), .Q(n11241) );
  AO22X1 U14050 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][2] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[249][2] ), .Q(n11240) );
  AO22X1 U14051 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[53][2] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[181][2] ), .Q(n11239) );
  AO22X1 U14052 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[189][2] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][2] ), .Q(n11238) );
  NOR4X0 U14053 ( .IN1(n11241), .IN2(n11240), .IN3(n11239), .IN4(n11238), .QN(
        n11252) );
  AO22X1 U14054 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[193][2] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[101][2] ), .Q(n11245) );
  AO22X1 U14055 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[229][2] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][2] ), .Q(n11244) );
  AO22X1 U14056 ( .IN1(n11547), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[97][2] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[225][2] ), .Q(n11243) );
  AO22X1 U14057 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[237][2] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[77][2] ), .Q(n11242) );
  NOR4X0 U14058 ( .IN1(n11245), .IN2(n11244), .IN3(n11243), .IN4(n11242), .QN(
        n11251) );
  AO22X1 U14059 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[205][2] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[165][2] ), .Q(n11249) );
  AO22X1 U14060 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[109][2] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[41][2] ), .Q(n11248) );
  AO22X1 U14061 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[129][2] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[69][2] ), .Q(n11247) );
  AO22X1 U14062 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][2] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[45][2] ), .Q(n11246) );
  NOR4X0 U14063 ( .IN1(n11249), .IN2(n11248), .IN3(n11247), .IN4(n11246), .QN(
        n11250) );
  NAND4X0 U14064 ( .IN1(n11253), .IN2(n11252), .IN3(n11251), .IN4(n11250), 
        .QN(n11254) );
  NOR4X0 U14065 ( .IN1(n11257), .IN2(n11256), .IN3(n11255), .IN4(n11254), .QN(
        n11258) );
  NAND4X0 U14066 ( .IN1(n11261), .IN2(n11260), .IN3(n11259), .IN4(n11258), 
        .QN(n11305) );
  AO22X1 U14067 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[20][2] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][2] ), .Q(n11265) );
  AO22X1 U14068 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][2] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[16][2] ), .Q(n11264) );
  AO22X1 U14069 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[148][2] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[84][2] ), .Q(n11263) );
  AO22X1 U14070 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[144][2] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[80][2] ), .Q(n11262) );
  NOR4X0 U14071 ( .IN1(n11265), .IN2(n11264), .IN3(n11263), .IN4(n11262), .QN(
        n11303) );
  AO22X1 U14072 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[196][2] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[44][2] ), .Q(n11267) );
  AO22X1 U14073 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[76][2] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[36][2] ), .Q(n11266) );
  NOR2X0 U14074 ( .IN1(n11267), .IN2(n11266), .QN(n11302) );
  AO22X1 U14075 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][2] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[68][2] ), .Q(n11271) );
  AO22X1 U14076 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][2] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[4][2] ), .Q(n11270) );
  AO22X1 U14077 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[232][2] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[100][2] ), .Q(n11269) );
  AO22X1 U14078 ( .IN1(n11553), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[200][2] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][2] ), .Q(n11268) );
  NOR4X0 U14079 ( .IN1(n11271), .IN2(n11270), .IN3(n11269), .IN4(n11268), .QN(
        n11301) );
  AO22X1 U14080 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[204][2] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[96][2] ), .Q(n11299) );
  AO22X1 U14081 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[8][2] ), .IN3(n11542), .IN4(\oc8051_ram_top1/oc8051_idata/buff[32][2] ), .Q(n11298)
         );
  AO22X1 U14082 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[120][2] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[180][2] ), .Q(n11275) );
  AO22X1 U14083 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[244][2] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[156][2] ), .Q(n11274) );
  AO22X1 U14084 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[184][2] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[52][2] ), .Q(n11273) );
  AO22X1 U14085 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][2] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[28][2] ), .Q(n11272) );
  OR4X1 U14086 ( .IN1(n11275), .IN2(n11274), .IN3(n11273), .IN4(n11272), .Q(
        n11297) );
  AO22X1 U14087 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[216][2] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][2] ), .Q(n11279) );
  AO22X1 U14088 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[92][2] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[240][2] ), .Q(n11278) );
  AO22X1 U14089 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[248][2] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[188][2] ), .Q(n11277) );
  AO22X1 U14090 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[56][2] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[124][2] ), .Q(n11276) );
  NOR4X0 U14091 ( .IN1(n11279), .IN2(n11278), .IN3(n11277), .IN4(n11276), .QN(
        n11295) );
  AO22X1 U14092 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[176][2] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[116][2] ), .Q(n11283) );
  AO22X1 U14093 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][2] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[88][2] ), .Q(n11282) );
  AO22X1 U14094 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[252][2] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][2] ), .Q(n11281) );
  AO22X1 U14095 ( .IN1(n11557), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[112][2] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][2] ), .Q(n11280) );
  NOR4X0 U14096 ( .IN1(n11283), .IN2(n11282), .IN3(n11281), .IN4(n11280), .QN(
        n11294) );
  AO22X1 U14097 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][2] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[0][2] ), .Q(n11287) );
  AO22X1 U14098 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[132][2] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[40][2] ), .Q(n11286) );
  AO22X1 U14099 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[192][2] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[136][2] ), .Q(n11285) );
  AO22X1 U14100 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[228][2] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][2] ), .Q(n11284) );
  NOR4X0 U14101 ( .IN1(n11287), .IN2(n11286), .IN3(n11285), .IN4(n11284), .QN(
        n11293) );
  AO22X1 U14102 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][2] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[72][2] ), .Q(n11291) );
  AO22X1 U14103 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[164][2] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[104][2] ), .Q(n11290) );
  AO22X1 U14104 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[108][2] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[128][2] ), .Q(n11289) );
  AO22X1 U14105 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[160][2] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[168][2] ), .Q(n11288) );
  NOR4X0 U14106 ( .IN1(n11291), .IN2(n11290), .IN3(n11289), .IN4(n11288), .QN(
        n11292) );
  NAND4X0 U14107 ( .IN1(n11295), .IN2(n11294), .IN3(n11293), .IN4(n11292), 
        .QN(n11296) );
  NOR4X0 U14108 ( .IN1(n11299), .IN2(n11298), .IN3(n11297), .IN4(n11296), .QN(
        n11300) );
  NAND4X0 U14109 ( .IN1(n11303), .IN2(n11302), .IN3(n11301), .IN4(n11300), 
        .QN(n11304) );
  AO22X1 U14110 ( .IN1(n11632), .IN2(n11305), .IN3(n11630), .IN4(n11304), .Q(
        n11394) );
  AO22X1 U14111 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[87][2] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[19][2] ), .Q(n11309) );
  AO22X1 U14112 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[147][2] ), .IN3(n11530), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[151][2] ), .Q(n11308) );
  AO22X1 U14113 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[23][2] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][2] ), .Q(n11307) );
  AO22X1 U14114 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][2] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[83][2] ), .Q(n11306) );
  NOR4X0 U14115 ( .IN1(n11309), .IN2(n11308), .IN3(n11307), .IN4(n11306), .QN(
        n11347) );
  AO22X1 U14116 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][2] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[139][2] ), .Q(n11311) );
  AO22X1 U14117 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[167][2] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][2] ), .Q(n11310) );
  NOR2X0 U14118 ( .IN1(n11311), .IN2(n11310), .QN(n11346) );
  AO22X1 U14119 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[3][2] ), .IN3(n11541), .IN4(\oc8051_ram_top1/oc8051_idata/buff[227][2] ), .Q(n11315)
         );
  AO22X1 U14120 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[239][2] ), .IN3(n11600), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[195][2] ), .Q(n11314) );
  AO22X1 U14121 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[131][2] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[35][2] ), .Q(n11313) );
  AO22X1 U14122 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[207][2] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[171][2] ), .Q(n11312) );
  NOR4X0 U14123 ( .IN1(n11315), .IN2(n11314), .IN3(n11313), .IN4(n11312), .QN(
        n11345) );
  AO22X1 U14124 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[75][2] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[203][2] ), .Q(n11343) );
  AO22X1 U14125 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[103][2] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[39][2] ), .Q(n11342) );
  AO22X1 U14126 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][2] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[219][2] ), .Q(n11319) );
  AO22X1 U14127 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][2] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[179][2] ), .Q(n11318) );
  AO22X1 U14128 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[123][2] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[243][2] ), .Q(n11317) );
  AO22X1 U14129 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[95][2] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[91][2] ), .Q(n11316) );
  OR4X1 U14130 ( .IN1(n11319), .IN2(n11318), .IN3(n11317), .IN4(n11316), .Q(
        n11341) );
  AO22X1 U14131 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[183][2] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][2] ), .Q(n11323) );
  AO22X1 U14132 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[191][2] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][2] ), .Q(n11322) );
  AO22X1 U14133 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[251][2] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[27][2] ), .Q(n11321) );
  AO22X1 U14134 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[127][2] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[31][2] ), .Q(n11320) );
  NOR4X0 U14135 ( .IN1(n11323), .IN2(n11322), .IN3(n11321), .IN4(n11320), .QN(
        n11339) );
  AO22X1 U14136 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[255][2] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[247][2] ), .Q(n11327) );
  AO22X1 U14137 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[59][2] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[55][2] ), .Q(n11326) );
  AO22X1 U14138 ( .IN1(n11585), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[119][2] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[223][2] ), .Q(n11325) );
  AO22X1 U14139 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[155][2] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[159][2] ), .Q(n11324) );
  NOR4X0 U14140 ( .IN1(n11327), .IN2(n11326), .IN3(n11325), .IN4(n11324), .QN(
        n11338) );
  AO22X1 U14141 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[71][2] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[163][2] ), .Q(n11331) );
  AO22X1 U14142 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[231][2] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[79][2] ), .Q(n11330) );
  AO22X1 U14143 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[235][2] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[43][2] ), .Q(n11329) );
  AO22X1 U14144 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[11][2] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[7][2] ), .Q(n11328) );
  NOR4X0 U14145 ( .IN1(n11331), .IN2(n11330), .IN3(n11329), .IN4(n11328), .QN(
        n11337) );
  AO22X1 U14146 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][2] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[175][2] ), .Q(n11335) );
  AO22X1 U14147 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[135][2] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[199][2] ), .Q(n11334) );
  AO22X1 U14148 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][2] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[107][2] ), .Q(n11333) );
  AO22X1 U14149 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[111][2] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[47][2] ), .Q(n11332) );
  NOR4X0 U14150 ( .IN1(n11335), .IN2(n11334), .IN3(n11333), .IN4(n11332), .QN(
        n11336) );
  NAND4X0 U14151 ( .IN1(n11339), .IN2(n11338), .IN3(n11337), .IN4(n11336), 
        .QN(n11340) );
  NOR4X0 U14152 ( .IN1(n11343), .IN2(n11342), .IN3(n11341), .IN4(n11340), .QN(
        n11344) );
  NAND4X0 U14153 ( .IN1(n11347), .IN2(n11346), .IN3(n11345), .IN4(n11344), 
        .QN(n11391) );
  AO22X1 U14154 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[22][2] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][2] ), .Q(n11351) );
  AO22X1 U14155 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][2] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[82][2] ), .Q(n11350) );
  AO22X1 U14156 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[150][2] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[18][2] ), .Q(n11349) );
  AO22X1 U14157 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][2] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[86][2] ), .Q(n11348) );
  NOR4X0 U14158 ( .IN1(n11351), .IN2(n11350), .IN3(n11349), .IN4(n11348), .QN(
        n11389) );
  AO22X1 U14159 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[230][2] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[42][2] ), .Q(n11353) );
  AO22X1 U14160 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][2] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[170][2] ), .Q(n11352) );
  NOR2X0 U14161 ( .IN1(n11353), .IN2(n11352), .QN(n11388) );
  AO22X1 U14162 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[234][2] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[106][2] ), .Q(n11357) );
  AO22X1 U14163 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[134][2] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[70][2] ), .Q(n11356) );
  AO22X1 U14164 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[138][2] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[38][2] ), .Q(n11355) );
  AO22X1 U14165 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][2] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[74][2] ), .Q(n11354) );
  NOR4X0 U14166 ( .IN1(n11357), .IN2(n11356), .IN3(n11355), .IN4(n11354), .QN(
        n11387) );
  AO22X1 U14167 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[6][2] ), .IN3(n11536), .IN4(\oc8051_ram_top1/oc8051_idata/buff[130][2] ), .Q(n11385)
         );
  AO22X1 U14168 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[110][2] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[46][2] ), .Q(n11384) );
  AO22X1 U14169 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][2] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[118][2] ), .Q(n11361) );
  AO22X1 U14170 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[126][2] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[222][2] ), .Q(n11360) );
  AO22X1 U14171 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[94][2] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[182][2] ), .Q(n11359) );
  AO22X1 U14172 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[190][2] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[90][2] ), .Q(n11358) );
  OR4X1 U14173 ( .IN1(n11361), .IN2(n11360), .IN3(n11359), .IN4(n11358), .Q(
        n11383) );
  AO22X1 U14174 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][2] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[242][2] ), .Q(n11365) );
  AO22X1 U14175 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][2] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[30][2] ), .Q(n11364) );
  AO22X1 U14176 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[254][2] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[246][2] ), .Q(n11363) );
  AO22X1 U14177 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[218][2] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[114][2] ), .Q(n11362) );
  NOR4X0 U14178 ( .IN1(n11365), .IN2(n11364), .IN3(n11363), .IN4(n11362), .QN(
        n11381) );
  AO22X1 U14179 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][2] ), .IN3(n11570), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[186][2] ), .Q(n11369) );
  AO22X1 U14180 ( .IN1(n11559), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[26][2] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][2] ), .Q(n11368) );
  AO22X1 U14181 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[54][2] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][2] ), .Q(n11367) );
  AO22X1 U14182 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[178][2] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[250][2] ), .Q(n11366) );
  NOR4X0 U14183 ( .IN1(n11369), .IN2(n11368), .IN3(n11367), .IN4(n11366), .QN(
        n11380) );
  AO22X1 U14184 ( .IN1(n11555), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[162][2] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[202][2] ), .Q(n11373) );
  AO22X1 U14185 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[10][2] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[166][2] ), .Q(n11372) );
  AO22X1 U14186 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[206][2] ), .IN3(n11542), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[34][2] ), .Q(n11371) );
  AO22X1 U14187 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][2] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[2][2] ), .Q(n11370) );
  NOR4X0 U14188 ( .IN1(n11373), .IN2(n11372), .IN3(n11371), .IN4(n11370), .QN(
        n11379) );
  AO22X1 U14189 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[78][2] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][2] ), .Q(n11377) );
  AO22X1 U14190 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[142][2] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[174][2] ), .Q(n11376) );
  AO22X1 U14191 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[198][2] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[102][2] ), .Q(n11375) );
  AO22X1 U14192 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][2] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][2] ), .Q(n11374) );
  NOR4X0 U14193 ( .IN1(n11377), .IN2(n11376), .IN3(n11375), .IN4(n11374), .QN(
        n11378) );
  NAND4X0 U14194 ( .IN1(n11381), .IN2(n11380), .IN3(n11379), .IN4(n11378), 
        .QN(n11382) );
  NOR4X0 U14195 ( .IN1(n11385), .IN2(n11384), .IN3(n11383), .IN4(n11382), .QN(
        n11386) );
  NAND4X0 U14196 ( .IN1(n11389), .IN2(n11388), .IN3(n11387), .IN4(n11386), 
        .QN(n11390) );
  AO22X1 U14197 ( .IN1(n11632), .IN2(n11391), .IN3(n11630), .IN4(n11390), .Q(
        n11393) );
  AND2X1 U14198 ( .IN1(\oc8051_ram_top1/rd_data_m [2]), .IN2(n11943), .Q(
        n11392) );
  AO221X1 U14199 ( .IN1(n11637), .IN2(n11394), .IN3(n11635), .IN4(n11393), 
        .IN5(n11392), .Q(n4324) );
  AO22X1 U14200 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[209][1] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[85][1] ), .Q(n11398) );
  AO22X1 U14201 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[81][1] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[17][1] ), .Q(n11397) );
  AO22X1 U14202 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[149][1] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[213][1] ), .Q(n11396) );
  AO22X1 U14203 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[145][1] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[21][1] ), .Q(n11395) );
  NOR4X0 U14204 ( .IN1(n11398), .IN2(n11397), .IN3(n11396), .IN4(n11395), .QN(
        n11436) );
  AO22X1 U14205 ( .IN1(n11593), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[109][1] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[165][1] ), .Q(n11400) );
  AO22X1 U14206 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[1][1] ), .IN3(n11541), .IN4(\oc8051_ram_top1/oc8051_idata/buff[225][1] ), .Q(n11399)
         );
  NOR2X0 U14207 ( .IN1(n11400), .IN2(n11399), .QN(n11435) );
  AO22X1 U14208 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[13][1] ), .IN3(n11536), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[129][1] ), .Q(n11404) );
  AO22X1 U14209 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[141][1] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[137][1] ), .Q(n11403) );
  AO22X1 U14210 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[65][1] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[233][1] ), .Q(n11402) );
  AO22X1 U14211 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[237][1] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[105][1] ), .Q(n11401) );
  NOR4X0 U14212 ( .IN1(n11404), .IN2(n11403), .IN3(n11402), .IN4(n11401), .QN(
        n11434) );
  AO22X1 U14213 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[205][1] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[169][1] ), .Q(n11432) );
  AO22X1 U14214 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[33][1] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[161][1] ), .Q(n11431) );
  AO22X1 U14215 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[153][1] ), .IN3(n11588), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[121][1] ), .Q(n11408) );
  AO22X1 U14216 ( .IN1(n11581), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[249][1] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[157][1] ), .Q(n11407) );
  AO22X1 U14217 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[177][1] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[29][1] ), .Q(n11406) );
  AO22X1 U14218 ( .IN1(n11559), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[25][1] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[221][1] ), .Q(n11405) );
  OR4X1 U14219 ( .IN1(n11408), .IN2(n11407), .IN3(n11406), .IN4(n11405), .Q(
        n11430) );
  AO22X1 U14220 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[57][1] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[117][1] ), .Q(n11412) );
  AO22X1 U14221 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[125][1] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[49][1] ), .Q(n11411) );
  AO22X1 U14222 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[93][1] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[89][1] ), .Q(n11410) );
  AO22X1 U14223 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[185][1] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[245][1] ), .Q(n11409) );
  NOR4X0 U14224 ( .IN1(n11412), .IN2(n11411), .IN3(n11410), .IN4(n11409), .QN(
        n11428) );
  AO22X1 U14225 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[53][1] ), .IN3(n11564), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[241][1] ), .Q(n11416) );
  AO22X1 U14226 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[253][1] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[181][1] ), .Q(n11415) );
  AO22X1 U14227 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[217][1] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[113][1] ), .Q(n11414) );
  AO22X1 U14228 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[61][1] ), .IN3(n11574), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[189][1] ), .Q(n11413) );
  NOR4X0 U14229 ( .IN1(n11416), .IN2(n11415), .IN3(n11414), .IN4(n11413), .QN(
        n11427) );
  AO22X1 U14230 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[77][1] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[41][1] ), .Q(n11420) );
  AO22X1 U14231 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[133][1] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[9][1] ), .Q(n11419) );
  AO22X1 U14232 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[73][1] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[173][1] ), .Q(n11418) );
  AO22X1 U14233 ( .IN1(n11547), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[97][1] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[201][1] ), .Q(n11417) );
  NOR4X0 U14234 ( .IN1(n11420), .IN2(n11419), .IN3(n11418), .IN4(n11417), .QN(
        n11426) );
  AO22X1 U14235 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[193][1] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[101][1] ), .Q(n11424) );
  AO22X1 U14236 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[5][1] ), .IN3(n11548), .IN4(\oc8051_ram_top1/oc8051_idata/buff[69][1] ), .Q(n11423)
         );
  AO22X1 U14237 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[197][1] ), .IN3(n11546), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[229][1] ), .Q(n11422) );
  AO22X1 U14238 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[45][1] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[37][1] ), .Q(n11421) );
  NOR4X0 U14239 ( .IN1(n11424), .IN2(n11423), .IN3(n11422), .IN4(n11421), .QN(
        n11425) );
  NAND4X0 U14240 ( .IN1(n11428), .IN2(n11427), .IN3(n11426), .IN4(n11425), 
        .QN(n11429) );
  NOR4X0 U14241 ( .IN1(n11432), .IN2(n11431), .IN3(n11430), .IN4(n11429), .QN(
        n11433) );
  NAND4X0 U14242 ( .IN1(n11436), .IN2(n11435), .IN3(n11434), .IN4(n11433), 
        .QN(n11480) );
  AO22X1 U14243 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[148][1] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[80][1] ), .Q(n11440) );
  AO22X1 U14244 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[208][1] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[20][1] ), .Q(n11439) );
  AO22X1 U14245 ( .IN1(n11525), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[84][1] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[212][1] ), .Q(n11438) );
  AO22X1 U14246 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[144][1] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[16][1] ), .Q(n11437) );
  NOR4X0 U14247 ( .IN1(n11440), .IN2(n11439), .IN3(n11438), .IN4(n11437), .QN(
        n11478) );
  AO22X1 U14248 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[136][1] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[168][1] ), .Q(n11442) );
  AO22X1 U14249 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[104][1] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[224][1] ), .Q(n11441) );
  NOR2X0 U14250 ( .IN1(n11442), .IN2(n11441), .QN(n11477) );
  AO22X1 U14251 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[192][1] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[160][1] ), .Q(n11446) );
  AO22X1 U14252 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[228][1] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[68][1] ), .Q(n11445) );
  AO22X1 U14253 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[132][1] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[40][1] ), .Q(n11444) );
  AO22X1 U14254 ( .IN1(n11545), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[76][1] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[72][1] ), .Q(n11443) );
  NOR4X0 U14255 ( .IN1(n11446), .IN2(n11445), .IN3(n11444), .IN4(n11443), .QN(
        n11476) );
  AO22X1 U14256 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[128][1] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[96][1] ), .Q(n11474) );
  AO22X1 U14257 ( .IN1(n11607), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[232][1] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[36][1] ), .Q(n11473) );
  AO22X1 U14258 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[60][1] ), .IN3(n11572), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[56][1] ), .Q(n11450) );
  AO22X1 U14259 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[240][1] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[88][1] ), .Q(n11449) );
  AO22X1 U14260 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[184][1] ), .IN3(n11560), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[244][1] ), .Q(n11448) );
  AO22X1 U14261 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[124][1] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[116][1] ), .Q(n11447) );
  OR4X1 U14262 ( .IN1(n11450), .IN2(n11449), .IN3(n11448), .IN4(n11447), .Q(
        n11472) );
  AO22X1 U14263 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[152][1] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[92][1] ), .Q(n11454) );
  AO22X1 U14264 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[216][1] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[156][1] ), .Q(n11453) );
  AO22X1 U14265 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[252][1] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[24][1] ), .Q(n11452) );
  AO22X1 U14266 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[176][1] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[248][1] ), .Q(n11451) );
  NOR4X0 U14267 ( .IN1(n11454), .IN2(n11453), .IN3(n11452), .IN4(n11451), .QN(
        n11470) );
  AO22X1 U14268 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[120][1] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[52][1] ), .Q(n11458) );
  AO22X1 U14269 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[188][1] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[28][1] ), .Q(n11457) );
  AO22X1 U14270 ( .IN1(n11557), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[112][1] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[48][1] ), .Q(n11456) );
  AO22X1 U14271 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[180][1] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[220][1] ), .Q(n11455) );
  NOR4X0 U14272 ( .IN1(n11458), .IN2(n11457), .IN3(n11456), .IN4(n11455), .QN(
        n11469) );
  AO22X1 U14273 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[4][1] ), .IN3(n11553), .IN4(\oc8051_ram_top1/oc8051_idata/buff[200][1] ), .Q(n11462)
         );
  AO22X1 U14274 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[12][1] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[100][1] ), .Q(n11461) );
  AO22X1 U14275 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[236][1] ), .IN3(n11538), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[196][1] ), .Q(n11460) );
  AO22X1 U14276 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[140][1] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[164][1] ), .Q(n11459) );
  NOR4X0 U14277 ( .IN1(n11462), .IN2(n11461), .IN3(n11460), .IN4(n11459), .QN(
        n11468) );
  AO22X1 U14278 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[204][1] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[172][1] ), .Q(n11466) );
  AO22X1 U14279 ( .IN1(n11595), .IN2(\oc8051_ram_top1/oc8051_idata/buff[8][1] ), .IN3(n11542), .IN4(\oc8051_ram_top1/oc8051_idata/buff[32][1] ), .Q(n11465)
         );
  AO22X1 U14280 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[64][1] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[108][1] ), .Q(n11464) );
  AO22X1 U14281 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[44][1] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[0][1] ), .Q(n11463) );
  NOR4X0 U14282 ( .IN1(n11466), .IN2(n11465), .IN3(n11464), .IN4(n11463), .QN(
        n11467) );
  NAND4X0 U14283 ( .IN1(n11470), .IN2(n11469), .IN3(n11468), .IN4(n11467), 
        .QN(n11471) );
  NOR4X0 U14284 ( .IN1(n11474), .IN2(n11473), .IN3(n11472), .IN4(n11471), .QN(
        n11475) );
  NAND4X0 U14285 ( .IN1(n11478), .IN2(n11477), .IN3(n11476), .IN4(n11475), 
        .QN(n11479) );
  AO22X1 U14286 ( .IN1(n11632), .IN2(n11480), .IN3(n11630), .IN4(n11479), .Q(
        n11636) );
  AO22X1 U14287 ( .IN1(n11529), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[83][1] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[215][1] ), .Q(n11484) );
  AO22X1 U14288 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[151][1] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[19][1] ), .Q(n11483) );
  AO22X1 U14289 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[147][1] ), .IN3(n11528), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[23][1] ), .Q(n11482) );
  AO22X1 U14290 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[211][1] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[87][1] ), .Q(n11481) );
  NOR4X0 U14291 ( .IN1(n11484), .IN2(n11483), .IN3(n11482), .IN4(n11481), .QN(
        n11522) );
  AO22X1 U14292 ( .IN1(n11595), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[11][1] ), .IN3(n11554), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[167][1] ), .Q(n11486) );
  AO22X1 U14293 ( .IN1(n11611), .IN2(\oc8051_ram_top1/oc8051_idata/buff[7][1] ), .IN3(n11536), .IN4(\oc8051_ram_top1/oc8051_idata/buff[131][1] ), .Q(n11485)
         );
  NOR2X0 U14294 ( .IN1(n11486), .IN2(n11485), .QN(n11521) );
  AO22X1 U14295 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[231][1] ), .IN3(n11544), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[103][1] ), .Q(n11490) );
  AO22X1 U14296 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[35][1] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[227][1] ), .Q(n11489) );
  AO22X1 U14297 ( .IN1(n11599), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[47][1] ), .IN3(n11548), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[71][1] ), .Q(n11488) );
  AO22X1 U14298 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[135][1] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[111][1] ), .Q(n11487) );
  NOR4X0 U14299 ( .IN1(n11490), .IN2(n11489), .IN3(n11488), .IN4(n11487), .QN(
        n11520) );
  AO22X1 U14300 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[207][1] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[39][1] ), .Q(n11518) );
  AO22X1 U14301 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[143][1] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[79][1] ), .Q(n11517) );
  AO22X1 U14302 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[63][1] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[31][1] ), .Q(n11494) );
  AO22X1 U14303 ( .IN1(n11571), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[55][1] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[27][1] ), .Q(n11493) );
  AO22X1 U14304 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[187][1] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[51][1] ), .Q(n11492) );
  AO22X1 U14305 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[191][1] ), .IN3(n11586), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[183][1] ), .Q(n11491) );
  OR4X1 U14306 ( .IN1(n11494), .IN2(n11493), .IN3(n11492), .IN4(n11491), .Q(
        n11516) );
  AO22X1 U14307 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[59][1] ), .IN3(n11558), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[127][1] ), .Q(n11498) );
  AO22X1 U14308 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[243][1] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[251][1] ), .Q(n11497) );
  AO22X1 U14309 ( .IN1(n11561), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[91][1] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[115][1] ), .Q(n11496) );
  AO22X1 U14310 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[247][1] ), .IN3(n11584), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[179][1] ), .Q(n11495) );
  NOR4X0 U14311 ( .IN1(n11498), .IN2(n11497), .IN3(n11496), .IN4(n11495), .QN(
        n11514) );
  AO22X1 U14312 ( .IN1(n11583), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[219][1] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[223][1] ), .Q(n11502) );
  AO22X1 U14313 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[155][1] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[119][1] ), .Q(n11501) );
  AO22X1 U14314 ( .IN1(n11575), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[95][1] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[159][1] ), .Q(n11500) );
  AO22X1 U14315 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[255][1] ), .IN3(n11588), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[123][1] ), .Q(n11499) );
  NOR4X0 U14316 ( .IN1(n11502), .IN2(n11501), .IN3(n11500), .IN4(n11499), .QN(
        n11513) );
  AO22X1 U14317 ( .IN1(n11597), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[139][1] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[203][1] ), .Q(n11506) );
  AO22X1 U14318 ( .IN1(n11605), .IN2(\oc8051_ram_top1/oc8051_idata/buff[3][1] ), .IN3(n11543), .IN4(\oc8051_ram_top1/oc8051_idata/buff[171][1] ), .Q(n11505)
         );
  AO22X1 U14319 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[199][1] ), .IN3(n11606), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[107][1] ), .Q(n11504) );
  AO22X1 U14320 ( .IN1(n11535), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[43][1] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[163][1] ), .Q(n11503) );
  NOR4X0 U14321 ( .IN1(n11506), .IN2(n11505), .IN3(n11504), .IN4(n11503), .QN(
        n11512) );
  AO22X1 U14322 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[195][1] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[235][1] ), .Q(n11510) );
  AO22X1 U14323 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[15][1] ), .IN3(n11608), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[239][1] ), .Q(n11509) );
  AO22X1 U14324 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[67][1] ), .IN3(n11556), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[75][1] ), .Q(n11508) );
  AO22X1 U14325 ( .IN1(n11537), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[175][1] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[99][1] ), .Q(n11507) );
  NOR4X0 U14326 ( .IN1(n11510), .IN2(n11509), .IN3(n11508), .IN4(n11507), .QN(
        n11511) );
  NAND4X0 U14327 ( .IN1(n11514), .IN2(n11513), .IN3(n11512), .IN4(n11511), 
        .QN(n11515) );
  NOR4X0 U14328 ( .IN1(n11518), .IN2(n11517), .IN3(n11516), .IN4(n11515), .QN(
        n11519) );
  NAND4X0 U14329 ( .IN1(n11522), .IN2(n11521), .IN3(n11520), .IN4(n11519), 
        .QN(n11631) );
  AO22X1 U14330 ( .IN1(n11524), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[210][1] ), .IN3(n11523), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[214][1] ), .Q(n11534) );
  AO22X1 U14331 ( .IN1(n11526), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[146][1] ), .IN3(n11525), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[86][1] ), .Q(n11533) );
  AO22X1 U14332 ( .IN1(n11528), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[22][1] ), .IN3(n11527), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[18][1] ), .Q(n11532) );
  AO22X1 U14333 ( .IN1(n11530), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[150][1] ), .IN3(n11529), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[82][1] ), .Q(n11531) );
  NOR4X0 U14334 ( .IN1(n11534), .IN2(n11533), .IN3(n11532), .IN4(n11531), .QN(
        n11628) );
  AO22X1 U14335 ( .IN1(n11536), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[130][1] ), .IN3(n11535), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[42][1] ), .Q(n11540) );
  AO22X1 U14336 ( .IN1(n11538), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[198][1] ), .IN3(n11537), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[174][1] ), .Q(n11539) );
  NOR2X0 U14337 ( .IN1(n11540), .IN2(n11539), .QN(n11627) );
  AO22X1 U14338 ( .IN1(n11542), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[34][1] ), .IN3(n11541), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[226][1] ), .Q(n11552) );
  AO22X1 U14339 ( .IN1(n11544), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[102][1] ), .IN3(n11543), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[170][1] ), .Q(n11551) );
  AO22X1 U14340 ( .IN1(n11546), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[230][1] ), .IN3(n11545), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[78][1] ), .Q(n11550) );
  AO22X1 U14341 ( .IN1(n11548), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[70][1] ), .IN3(n11547), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[98][1] ), .Q(n11549) );
  NOR4X0 U14342 ( .IN1(n11552), .IN2(n11551), .IN3(n11550), .IN4(n11549), .QN(
        n11626) );
  AO22X1 U14343 ( .IN1(n11554), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[166][1] ), .IN3(n11553), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[202][1] ), .Q(n11624) );
  AO22X1 U14344 ( .IN1(n11556), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[74][1] ), .IN3(n11555), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[162][1] ), .Q(n11623) );
  AO22X1 U14345 ( .IN1(n11558), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[126][1] ), .IN3(n11557), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[114][1] ), .Q(n11568) );
  AO22X1 U14346 ( .IN1(n11560), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[246][1] ), .IN3(n11559), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[26][1] ), .Q(n11567) );
  AO22X1 U14347 ( .IN1(n11562), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[62][1] ), .IN3(n11561), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[90][1] ), .Q(n11566) );
  AO22X1 U14348 ( .IN1(n11564), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[242][1] ), .IN3(n11563), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[158][1] ), .Q(n11565) );
  OR4X1 U14349 ( .IN1(n11568), .IN2(n11567), .IN3(n11566), .IN4(n11565), .Q(
        n11622) );
  AO22X1 U14350 ( .IN1(n11570), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[186][1] ), .IN3(n11569), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[222][1] ), .Q(n11580) );
  AO22X1 U14351 ( .IN1(n11572), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[58][1] ), .IN3(n11571), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[54][1] ), .Q(n11579) );
  AO22X1 U14352 ( .IN1(n11574), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[190][1] ), .IN3(n11573), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[50][1] ), .Q(n11578) );
  AO22X1 U14353 ( .IN1(n11576), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[154][1] ), .IN3(n11575), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[94][1] ), .Q(n11577) );
  NOR4X0 U14354 ( .IN1(n11580), .IN2(n11579), .IN3(n11578), .IN4(n11577), .QN(
        n11620) );
  AO22X1 U14355 ( .IN1(n11582), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[254][1] ), .IN3(n11581), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[250][1] ), .Q(n11592) );
  AO22X1 U14356 ( .IN1(n11584), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[178][1] ), .IN3(n11583), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[218][1] ), .Q(n11591) );
  AO22X1 U14357 ( .IN1(n11586), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[182][1] ), .IN3(n11585), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[118][1] ), .Q(n11590) );
  AO22X1 U14358 ( .IN1(n11588), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[122][1] ), .IN3(n11587), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[30][1] ), .Q(n11589) );
  NOR4X0 U14359 ( .IN1(n11592), .IN2(n11591), .IN3(n11590), .IN4(n11589), .QN(
        n11619) );
  AO22X1 U14360 ( .IN1(n11594), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[134][1] ), .IN3(n11593), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[110][1] ), .Q(n11604) );
  AO22X1 U14361 ( .IN1(n11596), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[66][1] ), .IN3(n11595), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[10][1] ), .Q(n11603) );
  AO22X1 U14362 ( .IN1(n11598), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[206][1] ), .IN3(n11597), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[138][1] ), .Q(n11602) );
  AO22X1 U14363 ( .IN1(n11600), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[194][1] ), .IN3(n11599), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[46][1] ), .Q(n11601) );
  NOR4X0 U14364 ( .IN1(n11604), .IN2(n11603), .IN3(n11602), .IN4(n11601), .QN(
        n11618) );
  AO22X1 U14365 ( .IN1(n11606), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[106][1] ), .IN3(n11605), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[2][1] ), .Q(n11616) );
  AO22X1 U14366 ( .IN1(n11608), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[238][1] ), .IN3(n11607), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[234][1] ), .Q(n11615) );
  AO22X1 U14367 ( .IN1(n11610), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[142][1] ), .IN3(n11609), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[38][1] ), .Q(n11614) );
  AO22X1 U14368 ( .IN1(n11612), .IN2(
        \oc8051_ram_top1/oc8051_idata/buff[14][1] ), .IN3(n11611), .IN4(
        \oc8051_ram_top1/oc8051_idata/buff[6][1] ), .Q(n11613) );
  NOR4X0 U14369 ( .IN1(n11616), .IN2(n11615), .IN3(n11614), .IN4(n11613), .QN(
        n11617) );
  NAND4X0 U14370 ( .IN1(n11620), .IN2(n11619), .IN3(n11618), .IN4(n11617), 
        .QN(n11621) );
  NOR4X0 U14371 ( .IN1(n11624), .IN2(n11623), .IN3(n11622), .IN4(n11621), .QN(
        n11625) );
  NAND4X0 U14372 ( .IN1(n11628), .IN2(n11627), .IN3(n11626), .IN4(n11625), 
        .QN(n11629) );
  AO22X1 U14373 ( .IN1(n11632), .IN2(n11631), .IN3(n11630), .IN4(n11629), .Q(
        n11634) );
  AND2X1 U14374 ( .IN1(\oc8051_ram_top1/rd_data_m [1]), .IN2(n11943), .Q(
        n11633) );
  AO221X1 U14375 ( .IN1(n11637), .IN2(n11636), .IN3(n11635), .IN4(n11634), 
        .IN5(n11633), .Q(n4323) );
  NOR2X0 U14376 ( .IN1(n11638), .IN2(n11643), .QN(n11815) );
  AND2X1 U14377 ( .IN1(n11815), .IN2(\oc8051_sfr1/tmod [0]), .Q(n11656) );
  AND2X1 U14378 ( .IN1(n11639), .IN2(n11669), .Q(n11818) );
  NOR2X0 U14379 ( .IN1(n11642), .IN2(n11648), .QN(n11828) );
  NOR2X0 U14380 ( .IN1(n11644), .IN2(n11648), .QN(n11825) );
  AO22X1 U14381 ( .IN1(n11828), .IN2(\oc8051_sfr1/rcap2h [0]), .IN3(n11825), 
        .IN4(\oc8051_sfr1/tl2 [0]), .Q(n11640) );
  AO21X1 U14382 ( .IN1(dptr_hi[0]), .IN2(n11818), .IN3(n11640), .Q(n11655) );
  AND3X1 U14383 ( .IN1(n11669), .IN2(n11646), .IN3(n11945), .Q(n11821) );
  AO22X1 U14384 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [0]), .IN3(n11821), .IN4(
        dptr_lo[0]), .Q(n11654) );
  NOR2X0 U14385 ( .IN1(n11641), .IN2(n11657), .QN(n11829) );
  NOR2X0 U14386 ( .IN1(n11642), .IN2(n11643), .QN(n11831) );
  AO22X1 U14387 ( .IN1(\oc8051_sfr1/ip [0]), .IN2(n11829), .IN3(n11831), .IN4(
        \oc8051_sfr1/tl1 [0]), .Q(n11652) );
  NOR3X0 U14388 ( .IN1(n11643), .IN2(n11946), .IN3(n11670), .QN(n11830) );
  NOR2X0 U14389 ( .IN1(n11645), .IN2(n11643), .QN(n11832) );
  AO22X1 U14390 ( .IN1(n11830), .IN2(\oc8051_sfr1/tl0 [0]), .IN3(n11832), 
        .IN4(\oc8051_sfr1/th1 [0]), .Q(n11651) );
  NOR3X0 U14391 ( .IN1(n11944), .IN2(n11945), .IN3(n11648), .QN(n11833) );
  NOR2X0 U14392 ( .IN1(n11644), .IN2(n11643), .QN(n11827) );
  AO22X1 U14393 ( .IN1(\oc8051_sfr1/t2con [0]), .IN2(n11833), .IN3(n11827), 
        .IN4(\oc8051_sfr1/th0 [0]), .Q(n11650) );
  NOR2X0 U14394 ( .IN1(n11645), .IN2(n11648), .QN(n11824) );
  NOR2X0 U14395 ( .IN1(n11648), .IN2(n11647), .QN(n11826) );
  AO22X1 U14396 ( .IN1(n11824), .IN2(\oc8051_sfr1/th2 [0]), .IN3(n11826), 
        .IN4(\oc8051_sfr1/rcap2l [0]), .Q(n11649) );
  OR4X1 U14397 ( .IN1(n11652), .IN2(n11651), .IN3(n11650), .IN4(n11649), .Q(
        n11653) );
  NOR4X0 U14398 ( .IN1(n11656), .IN2(n11655), .IN3(n11654), .IN4(n11653), .QN(
        n11674) );
  AND2X1 U14399 ( .IN1(n11658), .IN2(n11657), .Q(n11809) );
  NOR2X0 U14400 ( .IN1(n11660), .IN2(n11659), .QN(n11808) );
  AO22X1 U14401 ( .IN1(p3_i[0]), .IN2(n11809), .IN3(p0_i[0]), .IN4(n11808), 
        .Q(n11663) );
  INVX0 U14402 ( .INP(n11661), .ZN(n11810) );
  AO22X1 U14403 ( .IN1(n11811), .IN2(p2_i[0]), .IN3(n11810), .IN4(p1_i[0]), 
        .Q(n11662) );
  NOR2X0 U14404 ( .IN1(n11663), .IN2(n11662), .QN(n11668) );
  AO22X1 U14405 ( .IN1(p3_o[0]), .IN2(n11809), .IN3(p0_o[0]), .IN4(n11808), 
        .Q(n11665) );
  AO22X1 U14406 ( .IN1(n11811), .IN2(p2_o[0]), .IN3(n11810), .IN4(p1_o[0]), 
        .Q(n11664) );
  NOR2X0 U14407 ( .IN1(n11665), .IN2(n11664), .QN(n11667) );
  OA221X1 U14408 ( .IN1(n11812), .IN2(n11668), .IN3(n11805), .IN4(n11667), 
        .IN5(n11666), .Q(n11673) );
  AND3X1 U14409 ( .IN1(n11946), .IN2(n11670), .IN3(n11669), .Q(n11838) );
  NAND4X0 U14410 ( .IN1(n11674), .IN2(n11673), .IN3(n11672), .IN4(n11671), 
        .QN(n11675) );
  AO222X1 U14411 ( .IN1(n11676), .IN2(n11849), .IN3(n11848), .IN4(n11675), 
        .IN5(n11955), .IN6(sfr_out[0]), .Q(n4313) );
  AO22X1 U14412 ( .IN1(p3_i[1]), .IN2(n11809), .IN3(p0_i[1]), .IN4(n11808), 
        .Q(n11678) );
  AO22X1 U14413 ( .IN1(n11811), .IN2(p2_i[1]), .IN3(n11810), .IN4(p1_i[1]), 
        .Q(n11677) );
  OA21X1 U14414 ( .IN1(n11678), .IN2(n11677), .IN3(n11805), .Q(n11696) );
  AO22X1 U14415 ( .IN1(p3_o[1]), .IN2(n11809), .IN3(p0_o[1]), .IN4(n11808), 
        .Q(n11680) );
  AO22X1 U14416 ( .IN1(n11811), .IN2(p2_o[1]), .IN3(n11810), .IN4(p1_o[1]), 
        .Q(n11679) );
  OA21X1 U14417 ( .IN1(n11680), .IN2(n11679), .IN3(n11812), .Q(n11695) );
  AO22X1 U14418 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [1]), .IN3(n11815), .IN4(
        \oc8051_sfr1/tmod [1]), .Q(n11682) );
  AO22X1 U14419 ( .IN1(n11948), .IN2(n11838), .IN3(n11818), .IN4(dptr_hi[1]), 
        .Q(n11681) );
  NOR2X0 U14420 ( .IN1(n11682), .IN2(n11681), .QN(n11684) );
  NAND2X0 U14421 ( .IN1(n11821), .IN2(dptr_lo[1]), .QN(n11683) );
  NAND2X0 U14422 ( .IN1(n11684), .IN2(n11683), .QN(n11694) );
  AOI22X1 U14423 ( .IN1(n11830), .IN2(\oc8051_sfr1/tl0 [1]), .IN3(n11826), 
        .IN4(\oc8051_sfr1/rcap2l [1]), .QN(n11691) );
  AO22X1 U14424 ( .IN1(\oc8051_sfr1/ip [1]), .IN2(n11829), .IN3(n11824), .IN4(
        \oc8051_sfr1/th2 [1]), .Q(n11688) );
  AO22X1 U14425 ( .IN1(n11832), .IN2(\oc8051_sfr1/th1 [1]), .IN3(n11827), 
        .IN4(\oc8051_sfr1/th0 [1]), .Q(n11687) );
  AO22X1 U14426 ( .IN1(\oc8051_sfr1/t2con [1]), .IN2(n11833), .IN3(n11825), 
        .IN4(\oc8051_sfr1/tl2 [1]), .Q(n11686) );
  AO22X1 U14427 ( .IN1(n11828), .IN2(\oc8051_sfr1/rcap2h [1]), .IN3(n11831), 
        .IN4(\oc8051_sfr1/tl1 [1]), .Q(n11685) );
  NOR4X0 U14428 ( .IN1(n11688), .IN2(n11687), .IN3(n11686), .IN4(n11685), .QN(
        n11690) );
  NAND2X0 U14429 ( .IN1(n11817), .IN2(\oc8051_sfr1/tcon [1]), .QN(n11689) );
  NAND4X0 U14430 ( .IN1(n11692), .IN2(n11691), .IN3(n11690), .IN4(n11689), 
        .QN(n11693) );
  OR4X1 U14431 ( .IN1(n11696), .IN2(n11695), .IN3(n11694), .IN4(n11693), .Q(
        n11697) );
  AO222X1 U14432 ( .IN1(n11698), .IN2(n11849), .IN3(n11848), .IN4(n11697), 
        .IN5(n11955), .IN6(sfr_out[1]), .Q(n4312) );
  AOI22X1 U14433 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [2]), .IN3(n11815), 
        .IN4(\oc8051_sfr1/tmod [2]), .QN(n11717) );
  AOI22X1 U14434 ( .IN1(n11949), .IN2(n11838), .IN3(n11818), .IN4(dptr_hi[2]), 
        .QN(n11716) );
  AO22X1 U14435 ( .IN1(p3_i[2]), .IN2(n11809), .IN3(p0_i[2]), .IN4(n11808), 
        .Q(n11700) );
  AO22X1 U14436 ( .IN1(n11811), .IN2(p2_i[2]), .IN3(n11810), .IN4(p1_i[2]), 
        .Q(n11699) );
  NOR2X0 U14437 ( .IN1(n11700), .IN2(n11699), .QN(n11713) );
  AO22X1 U14438 ( .IN1(p3_o[2]), .IN2(n11809), .IN3(p0_o[2]), .IN4(n11808), 
        .Q(n11702) );
  AO22X1 U14439 ( .IN1(n11811), .IN2(p2_o[2]), .IN3(n11810), .IN4(p1_o[2]), 
        .Q(n11701) );
  NOR2X0 U14440 ( .IN1(n11702), .IN2(n11701), .QN(n11712) );
  AO22X1 U14441 ( .IN1(\oc8051_sfr1/ip [2]), .IN2(n11829), .IN3(n11832), .IN4(
        \oc8051_sfr1/th1 [2]), .Q(n11709) );
  AO22X1 U14442 ( .IN1(n11831), .IN2(\oc8051_sfr1/tl1 [2]), .IN3(n11830), 
        .IN4(\oc8051_sfr1/tl0 [2]), .Q(n11708) );
  AOI22X1 U14443 ( .IN1(\oc8051_sfr1/t2con [2]), .IN2(n11833), .IN3(n11826), 
        .IN4(\oc8051_sfr1/rcap2l [2]), .QN(n11706) );
  AOI22X1 U14444 ( .IN1(n11828), .IN2(\oc8051_sfr1/rcap2h [2]), .IN3(n11824), 
        .IN4(\oc8051_sfr1/th2 [2]), .QN(n11705) );
  AOI22X1 U14445 ( .IN1(n11825), .IN2(\oc8051_sfr1/tl2 [2]), .IN3(n11827), 
        .IN4(\oc8051_sfr1/th0 [2]), .QN(n11704) );
  NAND4X0 U14446 ( .IN1(n11706), .IN2(n11705), .IN3(n11704), .IN4(n11703), 
        .QN(n11707) );
  NOR4X0 U14447 ( .IN1(n11710), .IN2(n11709), .IN3(n11708), .IN4(n11707), .QN(
        n11711) );
  OA221X1 U14448 ( .IN1(n11812), .IN2(n11713), .IN3(n11805), .IN4(n11712), 
        .IN5(n11711), .Q(n11715) );
  NAND2X0 U14449 ( .IN1(n11817), .IN2(\oc8051_sfr1/tcon [2]), .QN(n11714) );
  NAND4X0 U14450 ( .IN1(n11717), .IN2(n11716), .IN3(n11715), .IN4(n11714), 
        .QN(n11718) );
  AO222X1 U14451 ( .IN1(n11719), .IN2(n11849), .IN3(n11848), .IN4(n11718), 
        .IN5(n11955), .IN6(sfr_out[2]), .Q(n4311) );
  AO22X1 U14452 ( .IN1(p3_i[3]), .IN2(n11809), .IN3(p0_i[3]), .IN4(n11808), 
        .Q(n11721) );
  AO22X1 U14453 ( .IN1(n11811), .IN2(p2_i[3]), .IN3(n11810), .IN4(p1_i[3]), 
        .Q(n11720) );
  OA21X1 U14454 ( .IN1(n11721), .IN2(n11720), .IN3(n11805), .Q(n11739) );
  AO22X1 U14455 ( .IN1(p3_o[3]), .IN2(n11809), .IN3(p0_o[3]), .IN4(n11808), 
        .Q(n11723) );
  AO22X1 U14456 ( .IN1(n11811), .IN2(p2_o[3]), .IN3(n11810), .IN4(p1_o[3]), 
        .Q(n11722) );
  OA21X1 U14457 ( .IN1(n11723), .IN2(n11722), .IN3(n11812), .Q(n11738) );
  AO22X1 U14458 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [3]), .IN3(n11815), .IN4(
        \oc8051_sfr1/tmod [3]), .Q(n11725) );
  AO22X1 U14459 ( .IN1(dptr_hi[3]), .IN2(n11818), .IN3(n11817), .IN4(
        \oc8051_sfr1/tcon [3]), .Q(n11724) );
  NOR2X0 U14460 ( .IN1(n11725), .IN2(n11724), .QN(n11727) );
  NAND2X0 U14461 ( .IN1(n11821), .IN2(dptr_lo[3]), .QN(n11726) );
  AOI22X1 U14462 ( .IN1(n11825), .IN2(\oc8051_sfr1/tl2 [3]), .IN3(n11830), 
        .IN4(\oc8051_sfr1/tl0 [3]), .QN(n11734) );
  AO22X1 U14463 ( .IN1(\oc8051_sfr1/ip [3]), .IN2(n11829), .IN3(n11828), .IN4(
        \oc8051_sfr1/rcap2h [3]), .Q(n11731) );
  AO22X1 U14464 ( .IN1(n11827), .IN2(\oc8051_sfr1/th0 [3]), .IN3(n11824), 
        .IN4(\oc8051_sfr1/th2 [3]), .Q(n11730) );
  AO22X1 U14465 ( .IN1(\oc8051_sfr1/t2con [3]), .IN2(n11833), .IN3(n11832), 
        .IN4(\oc8051_sfr1/th1 [3]), .Q(n11729) );
  AO22X1 U14466 ( .IN1(n11831), .IN2(\oc8051_sfr1/tl1 [3]), .IN3(n11826), 
        .IN4(\oc8051_sfr1/rcap2l [3]), .Q(n11728) );
  NOR4X0 U14467 ( .IN1(n11731), .IN2(n11730), .IN3(n11729), .IN4(n11728), .QN(
        n11733) );
  NAND2X0 U14468 ( .IN1(n11838), .IN2(n11950), .QN(n11732) );
  NAND4X0 U14469 ( .IN1(n11735), .IN2(n11734), .IN3(n11733), .IN4(n11732), 
        .QN(n11736) );
  OR4X1 U14470 ( .IN1(n11739), .IN2(n11738), .IN3(n11737), .IN4(n11736), .Q(
        n11740) );
  AO222X1 U14471 ( .IN1(n11741), .IN2(n11849), .IN3(n11848), .IN4(n11740), 
        .IN5(n11955), .IN6(sfr_out[3]), .Q(n4310) );
  AOI22X1 U14472 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [4]), .IN3(n11815), 
        .IN4(\oc8051_sfr1/tmod [4]), .QN(n11760) );
  AOI22X1 U14473 ( .IN1(n11817), .IN2(\oc8051_sfr1/tr0 ), .IN3(n11821), .IN4(
        dptr_lo[4]), .QN(n11759) );
  AO22X1 U14474 ( .IN1(p3_i[4]), .IN2(n11809), .IN3(p0_i[4]), .IN4(n11808), 
        .Q(n11743) );
  AO22X1 U14475 ( .IN1(n11811), .IN2(p2_i[4]), .IN3(n11810), .IN4(p1_i[4]), 
        .Q(n11742) );
  NOR2X0 U14476 ( .IN1(n11743), .IN2(n11742), .QN(n11756) );
  AO22X1 U14477 ( .IN1(p3_o[4]), .IN2(n11809), .IN3(p0_o[4]), .IN4(n11808), 
        .Q(n11745) );
  AO22X1 U14478 ( .IN1(n11811), .IN2(p2_o[4]), .IN3(n11810), .IN4(p1_o[4]), 
        .Q(n11744) );
  NOR2X0 U14479 ( .IN1(n11745), .IN2(n11744), .QN(n11755) );
  AO22X1 U14480 ( .IN1(\oc8051_sfr1/t2con [4]), .IN2(n11833), .IN3(
        \oc8051_sfr1/ip [4]), .IN4(n11829), .Q(n11752) );
  AO22X1 U14481 ( .IN1(n11830), .IN2(\oc8051_sfr1/tl0 [4]), .IN3(n11826), 
        .IN4(\oc8051_sfr1/rcap2l [4]), .Q(n11751) );
  AOI22X1 U14482 ( .IN1(n11825), .IN2(\oc8051_sfr1/tl2 [4]), .IN3(n11827), 
        .IN4(\oc8051_sfr1/th0 [4]), .QN(n11749) );
  AOI22X1 U14483 ( .IN1(n11831), .IN2(\oc8051_sfr1/tl1 [4]), .IN3(n11832), 
        .IN4(\oc8051_sfr1/th1 [4]), .QN(n11748) );
  AOI22X1 U14484 ( .IN1(n11828), .IN2(\oc8051_sfr1/rcap2h [4]), .IN3(n11824), 
        .IN4(\oc8051_sfr1/th2 [4]), .QN(n11747) );
  NAND2X0 U14485 ( .IN1(n11838), .IN2(n11951), .QN(n11746) );
  NAND4X0 U14486 ( .IN1(n11749), .IN2(n11748), .IN3(n11747), .IN4(n11746), 
        .QN(n11750) );
  NOR4X0 U14487 ( .IN1(n11753), .IN2(n11752), .IN3(n11751), .IN4(n11750), .QN(
        n11754) );
  OA221X1 U14488 ( .IN1(n11812), .IN2(n11756), .IN3(n11805), .IN4(n11755), 
        .IN5(n11754), .Q(n11758) );
  NAND2X0 U14489 ( .IN1(dptr_hi[4]), .IN2(n11818), .QN(n11757) );
  NAND4X0 U14490 ( .IN1(n11760), .IN2(n11759), .IN3(n11758), .IN4(n11757), 
        .QN(n11761) );
  AO222X1 U14491 ( .IN1(n11762), .IN2(n11849), .IN3(n11848), .IN4(n11761), 
        .IN5(n11955), .IN6(sfr_out[4]), .Q(n4309) );
  AOI22X1 U14492 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [5]), .IN3(n11815), 
        .IN4(\oc8051_sfr1/tmod [5]), .QN(n11781) );
  AOI22X1 U14493 ( .IN1(dptr_hi[5]), .IN2(n11818), .IN3(n11817), .IN4(
        \oc8051_sfr1/tcon [5]), .QN(n11780) );
  AO22X1 U14494 ( .IN1(p3_i[5]), .IN2(n11809), .IN3(p0_i[5]), .IN4(n11808), 
        .Q(n11764) );
  AO22X1 U14495 ( .IN1(n11811), .IN2(p2_i[5]), .IN3(n11810), .IN4(p1_i[5]), 
        .Q(n11763) );
  NOR2X0 U14496 ( .IN1(n11764), .IN2(n11763), .QN(n11777) );
  AO22X1 U14497 ( .IN1(p3_o[5]), .IN2(n11809), .IN3(p0_o[5]), .IN4(n11808), 
        .Q(n11766) );
  AO22X1 U14498 ( .IN1(n11811), .IN2(p2_o[5]), .IN3(n11810), .IN4(p1_o[5]), 
        .Q(n11765) );
  NOR2X0 U14499 ( .IN1(n11766), .IN2(n11765), .QN(n11776) );
  AOI22X1 U14500 ( .IN1(n11824), .IN2(\oc8051_sfr1/th2 [5]), .IN3(n11826), 
        .IN4(\oc8051_sfr1/rcap2l [5]), .QN(n11773) );
  AO22X1 U14501 ( .IN1(n11825), .IN2(\oc8051_sfr1/tl2 [5]), .IN3(n11827), 
        .IN4(\oc8051_sfr1/th0 [5]), .Q(n11770) );
  AO22X1 U14502 ( .IN1(\oc8051_sfr1/ip [5]), .IN2(n11829), .IN3(n11828), .IN4(
        \oc8051_sfr1/rcap2h [5]), .Q(n11769) );
  AO22X1 U14503 ( .IN1(\oc8051_sfr1/t2con [5]), .IN2(n11833), .IN3(n11832), 
        .IN4(\oc8051_sfr1/th1 [5]), .Q(n11768) );
  AO22X1 U14504 ( .IN1(n11831), .IN2(\oc8051_sfr1/tl1 [5]), .IN3(n11830), 
        .IN4(\oc8051_sfr1/tl0 [5]), .Q(n11767) );
  NOR4X0 U14505 ( .IN1(n11770), .IN2(n11769), .IN3(n11768), .IN4(n11767), .QN(
        n11772) );
  AND4X1 U14506 ( .IN1(n11774), .IN2(n11773), .IN3(n11772), .IN4(n11771), .Q(
        n11775) );
  OA221X1 U14507 ( .IN1(n11812), .IN2(n11777), .IN3(n11805), .IN4(n11776), 
        .IN5(n11775), .Q(n11779) );
  NAND2X0 U14508 ( .IN1(n11838), .IN2(n11952), .QN(n11778) );
  NAND4X0 U14509 ( .IN1(n11781), .IN2(n11780), .IN3(n11779), .IN4(n11778), 
        .QN(n11782) );
  AO222X1 U14510 ( .IN1(n11783), .IN2(n11849), .IN3(n11848), .IN4(n11782), 
        .IN5(n11955), .IN6(sfr_out[5]), .Q(n4308) );
  AOI22X1 U14511 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [6]), .IN3(n11815), 
        .IN4(\oc8051_sfr1/tmod [6]), .QN(n11802) );
  AOI22X1 U14512 ( .IN1(n11817), .IN2(\oc8051_sfr1/tr1 ), .IN3(n11821), .IN4(
        dptr_lo[6]), .QN(n11801) );
  AO22X1 U14513 ( .IN1(p3_i[6]), .IN2(n11809), .IN3(p0_i[6]), .IN4(n11808), 
        .Q(n11785) );
  AO22X1 U14514 ( .IN1(n11811), .IN2(p2_i[6]), .IN3(n11810), .IN4(p1_i[6]), 
        .Q(n11784) );
  NOR2X0 U14515 ( .IN1(n11785), .IN2(n11784), .QN(n11798) );
  AO22X1 U14516 ( .IN1(p3_o[6]), .IN2(n11809), .IN3(p0_o[6]), .IN4(n11808), 
        .Q(n11787) );
  AO22X1 U14517 ( .IN1(n11811), .IN2(p2_o[6]), .IN3(n11810), .IN4(p1_o[6]), 
        .Q(n11786) );
  NOR2X0 U14518 ( .IN1(n11787), .IN2(n11786), .QN(n11797) );
  AO22X1 U14519 ( .IN1(\oc8051_sfr1/ip [6]), .IN2(n11829), .IN3(n11826), .IN4(
        \oc8051_sfr1/rcap2l [6]), .Q(n11794) );
  AO22X1 U14520 ( .IN1(n11831), .IN2(\oc8051_sfr1/tl1 [6]), .IN3(n11827), 
        .IN4(\oc8051_sfr1/th0 [6]), .Q(n11793) );
  AOI22X1 U14521 ( .IN1(\oc8051_sfr1/t2con [6]), .IN2(n11833), .IN3(n11824), 
        .IN4(\oc8051_sfr1/th2 [6]), .QN(n11791) );
  AOI22X1 U14522 ( .IN1(n11828), .IN2(\oc8051_sfr1/rcap2h [6]), .IN3(n11825), 
        .IN4(\oc8051_sfr1/tl2 [6]), .QN(n11790) );
  AOI22X1 U14523 ( .IN1(n11830), .IN2(\oc8051_sfr1/tl0 [6]), .IN3(n11832), 
        .IN4(\oc8051_sfr1/th1 [6]), .QN(n11789) );
  NAND2X0 U14524 ( .IN1(dptr_hi[6]), .IN2(n11818), .QN(n11788) );
  NAND4X0 U14525 ( .IN1(n11791), .IN2(n11790), .IN3(n11789), .IN4(n11788), 
        .QN(n11792) );
  NOR4X0 U14526 ( .IN1(n11795), .IN2(n11794), .IN3(n11793), .IN4(n11792), .QN(
        n11796) );
  OA221X1 U14527 ( .IN1(n11812), .IN2(n11798), .IN3(n11805), .IN4(n11797), 
        .IN5(n11796), .Q(n11800) );
  NAND2X0 U14528 ( .IN1(n11838), .IN2(n11953), .QN(n11799) );
  NAND4X0 U14529 ( .IN1(n11802), .IN2(n11801), .IN3(n11800), .IN4(n11799), 
        .QN(n11803) );
  AO222X1 U14530 ( .IN1(n11804), .IN2(n11849), .IN3(n11848), .IN4(n11803), 
        .IN5(n11955), .IN6(sfr_out[6]), .Q(n4307) );
  AO22X1 U14531 ( .IN1(p3_i[7]), .IN2(n11809), .IN3(p0_i[7]), .IN4(n11808), 
        .Q(n11807) );
  AO22X1 U14532 ( .IN1(n11811), .IN2(p2_i[7]), .IN3(n11810), .IN4(p1_i[7]), 
        .Q(n11806) );
  OA21X1 U14533 ( .IN1(n11807), .IN2(n11806), .IN3(n11805), .Q(n11846) );
  AO22X1 U14534 ( .IN1(p3_o[7]), .IN2(n11809), .IN3(p0_o[7]), .IN4(n11808), 
        .Q(n11814) );
  AO22X1 U14535 ( .IN1(n11811), .IN2(p2_o[7]), .IN3(n11810), .IN4(p1_o[7]), 
        .Q(n11813) );
  OA21X1 U14536 ( .IN1(n11814), .IN2(n11813), .IN3(n11812), .Q(n11845) );
  AO22X1 U14537 ( .IN1(n11816), .IN2(\oc8051_sfr1/ie [7]), .IN3(n11815), .IN4(
        \oc8051_sfr1/tmod [7]), .Q(n11820) );
  AO22X1 U14538 ( .IN1(dptr_hi[7]), .IN2(n11818), .IN3(n11817), .IN4(
        \oc8051_sfr1/tcon [7]), .Q(n11819) );
  NOR2X0 U14539 ( .IN1(n11820), .IN2(n11819), .QN(n11823) );
  NAND2X0 U14540 ( .IN1(n11823), .IN2(n11822), .QN(n11844) );
  AOI22X1 U14541 ( .IN1(n11825), .IN2(\oc8051_sfr1/tl2 [7]), .IN3(n11824), 
        .IN4(\oc8051_sfr1/th2 [7]), .QN(n11841) );
  AO22X1 U14542 ( .IN1(n11827), .IN2(\oc8051_sfr1/th0 [7]), .IN3(n11826), 
        .IN4(\oc8051_sfr1/rcap2l [7]), .Q(n11837) );
  AO22X1 U14543 ( .IN1(\oc8051_sfr1/ip [7]), .IN2(n11829), .IN3(n11828), .IN4(
        \oc8051_sfr1/rcap2h [7]), .Q(n11836) );
  AO22X1 U14544 ( .IN1(n11831), .IN2(\oc8051_sfr1/tl1 [7]), .IN3(n11830), 
        .IN4(\oc8051_sfr1/tl0 [7]), .Q(n11835) );
  AO22X1 U14545 ( .IN1(\oc8051_sfr1/t2con [7]), .IN2(n11833), .IN3(n11832), 
        .IN4(\oc8051_sfr1/th1 [7]), .Q(n11834) );
  NOR4X0 U14546 ( .IN1(n11837), .IN2(n11836), .IN3(n11835), .IN4(n11834), .QN(
        n11840) );
  NAND2X0 U14547 ( .IN1(n11954), .IN2(n11838), .QN(n11839) );
  NAND4X0 U14548 ( .IN1(n11842), .IN2(n11841), .IN3(n11840), .IN4(n11839), 
        .QN(n11843) );
  OR4X1 U14549 ( .IN1(n11846), .IN2(n11845), .IN3(n11844), .IN4(n11843), .Q(
        n11847) );
  AO222X1 U14550 ( .IN1(n11850), .IN2(n11849), .IN3(n11848), .IN4(n11847), 
        .IN5(n11955), .IN6(sfr_out[7]), .Q(n4305) );
  NAND3X0 U14551 ( .IN1(n11852), .IN2(n11956), .IN3(n11851), .QN(n11854) );
  NAND2X0 U14552 ( .IN1(n11854), .IN2(n11853), .QN(n11861) );
  NOR3X0 U14553 ( .IN1(n11857), .IN2(n11856), .IN3(n11855), .QN(n11860) );
  NOR2X0 U14554 ( .IN1(wait_data), .IN2(n11858), .QN(n11862) );
  NAND2X0 U14555 ( .IN1(\oc8051_decoder1/state [0]), .IN2(n11862), .QN(n11859)
         );
  OA221X1 U14556 ( .IN1(n11861), .IN2(n11860), .IN3(\oc8051_decoder1/state [0]), .IN4(n11862), .IN5(n11859), .Q(n4262) );
  NAND2X0 U14557 ( .IN1(n11862), .IN2(n11999), .QN(n11864) );
  AO21X1 U14558 ( .IN1(\oc8051_decoder1/state [1]), .IN2(n11864), .IN3(n11863), 
        .Q(n4261) );
endmodule

