// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sqrt_fixed_17_9_s (
        ap_clk,
        ap_rst,
        x_V,
        ap_return
);


input   ap_clk;
input   ap_rst;
input  [15:0] x_V;
output  [12:0] ap_return;

reg   [15:0] x_V_read_reg_2040;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] x_V_read_reg_2040_pp0_iter1_reg;
reg   [15:0] x_V_read_reg_2040_pp0_iter2_reg;
reg   [15:0] x_V_read_reg_2040_pp0_iter3_reg;
reg   [15:0] x_V_read_reg_2040_pp0_iter4_reg;
reg   [15:0] x_V_read_reg_2040_pp0_iter5_reg;
wire   [7:0] tmp_fu_198_p1;
reg   [7:0] tmp_reg_2045;
wire   [4:0] p_0523_1_3_fu_468_p3;
reg   [4:0] p_0523_1_3_reg_2050;
wire   [11:0] p_0469_2_3_fu_476_p3;
reg   [11:0] p_0469_2_3_reg_2056;
wire   [0:0] tmp_9_4_fu_500_p2;
reg   [0:0] tmp_9_4_reg_2062;
wire   [6:0] loc_V_4_fu_506_p2;
reg   [6:0] loc_V_4_reg_2068;
wire   [0:0] icmp_fu_522_p2;
reg   [0:0] icmp_reg_2073;
wire   [0:0] icmp1_fu_538_p2;
reg   [0:0] icmp1_reg_2078;
wire   [4:0] p_0523_1_4_fu_570_p3;
reg   [4:0] p_0523_1_4_reg_2083;
reg   [4:0] p_0523_1_4_reg_2083_pp0_iter2_reg;
reg   [4:0] p_0523_1_4_reg_2083_pp0_iter3_reg;
reg   [4:0] p_0523_1_4_reg_2083_pp0_iter4_reg;
reg   [4:0] p_0523_1_4_reg_2083_pp0_iter5_reg;
wire   [8:0] p_01340_2_fu_650_p3;
reg   [8:0] p_01340_2_reg_2093;
wire   [0:0] sel_tmp3_fu_790_p2;
reg   [0:0] sel_tmp3_reg_2099;
wire   [8:0] p_01163_2_1_fu_796_p3;
reg   [8:0] p_01163_2_1_reg_2104;
wire   [11:0] p_0469_5_1_fu_804_p3;
reg   [11:0] p_0469_5_1_reg_2112;
reg   [2:0] tmp_17_reg_2121;
wire   [1:0] tmp_25_fu_822_p1;
reg   [1:0] tmp_25_reg_2126;
reg   [1:0] tmp_24_reg_2131;
wire   [2:0] tmp_27_fu_836_p1;
reg   [2:0] tmp_27_reg_2136;
reg   [0:0] tmp_32_reg_2141;
reg   [0:0] tmp_32_reg_2141_pp0_iter2_reg;
wire   [3:0] tmp_34_fu_848_p1;
reg   [3:0] tmp_34_reg_2146;
reg   [3:0] tmp_34_reg_2146_pp0_iter2_reg;
wire   [8:0] p_01340_2_2_fu_976_p3;
reg   [8:0] p_01340_2_2_reg_2151;
wire   [0:0] sel_tmp7_fu_1098_p2;
reg   [0:0] sel_tmp7_reg_2157;
wire   [8:0] p_01163_2_3_fu_1104_p3;
reg   [8:0] p_01163_2_3_reg_2162;
wire   [11:0] p_0469_5_3_fu_1112_p3;
reg   [11:0] p_0469_5_3_reg_2170;
wire   [8:0] p_01340_2_4_fu_1248_p3;
reg   [8:0] p_01340_2_4_reg_2179;
wire   [8:0] p_01163_2_4_fu_1264_p3;
reg   [8:0] p_01163_2_4_reg_2185;
wire   [11:0] p_0469_5_4_fu_1271_p3;
reg   [11:0] p_0469_5_4_reg_2193;
wire   [8:0] mul_FH_V_5_fu_1298_p3;
reg   [8:0] mul_FH_V_5_reg_2200;
wire   [0:0] tmp_19_5_fu_1343_p2;
reg   [0:0] tmp_19_5_reg_2207;
wire   [0:0] sel_tmp_fu_1379_p2;
reg   [0:0] sel_tmp_reg_2213;
wire   [8:0] p_01150_2_5_fu_1385_p3;
reg   [8:0] p_01150_2_5_reg_2220;
wire   [8:0] p_01340_2_5_fu_1450_p3;
reg   [8:0] p_01340_2_5_reg_2227;
wire   [0:0] sel_tmp4_fu_1627_p2;
reg   [0:0] sel_tmp4_reg_2233;
wire   [8:0] p_01150_2_6_fu_1633_p3;
reg   [8:0] p_01150_2_6_reg_2238;
wire   [8:0] p_01163_2_6_fu_1640_p3;
reg   [8:0] p_01163_2_6_reg_2245;
wire   [11:0] p_0469_5_6_fu_1648_p3;
reg   [11:0] p_0469_5_6_reg_2255;
wire   [8:0] p_01340_2_7_fu_1837_p3;
reg   [8:0] p_01340_2_7_reg_2264;
wire   [0:0] tmp_14_8_fu_1895_p2;
reg   [0:0] tmp_14_8_reg_2270;
wire   [0:0] tmp_17_8_fu_1901_p2;
reg   [0:0] tmp_17_8_reg_2276;
wire   [0:0] tmp_18_8_fu_1907_p2;
reg   [0:0] tmp_18_8_reg_2281;
wire   [0:0] notrhs_8_fu_1913_p2;
reg   [0:0] notrhs_8_reg_2286;
wire   [0:0] tmp_19_8_fu_1919_p2;
reg   [0:0] tmp_19_8_reg_2291;
wire    ap_block_pp0_stage0;
wire   [7:0] tmp_1_fu_180_p4;
wire  signed [8:0] tmp_s_fu_190_p1;
wire   [11:0] x_l_I_V_fu_194_p1;
wire   [0:0] tmp_2_fu_202_p3;
wire   [11:0] p_Result_s_29_fu_210_p5;
wire   [4:0] p_0523_1_fu_222_p3;
wire   [1:0] p_Result_25_1_fu_238_p4;
wire   [11:0] p_0469_2_fu_230_p3;
wire   [2:0] tmp_4_fu_248_p3;
wire   [3:0] p_Result_28_1_fu_256_p4;
wire   [3:0] tmp_8_1_cast_fu_266_p1;
wire   [3:0] loc_V_1_fu_276_p2;
wire   [0:0] tmp_9_1_fu_270_p2;
reg   [4:0] tmp_8_fu_294_p4;
wire   [11:0] p_Result_30_1_fu_282_p5;
wire   [4:0] p_0523_1_1_fu_304_p3;
wire   [2:0] p_Result_25_2_fu_320_p4;
wire   [11:0] p_0469_2_1_fu_312_p3;
wire   [3:0] tmp_5_fu_330_p3;
wire   [4:0] p_Result_28_2_fu_338_p4;
wire   [4:0] tmp_8_2_cast_fu_348_p1;
wire   [4:0] loc_V_2_fu_358_p2;
wire   [0:0] tmp_9_2_fu_352_p2;
reg   [4:0] tmp_11_fu_376_p4;
wire   [11:0] p_Result_30_2_fu_364_p5;
wire   [4:0] p_0523_1_2_fu_386_p3;
wire   [3:0] p_Result_25_3_fu_402_p4;
wire   [11:0] p_0469_2_2_fu_394_p3;
wire   [4:0] tmp_6_fu_412_p3;
wire   [5:0] p_Result_28_3_fu_420_p4;
wire   [5:0] tmp_8_3_cast_fu_430_p1;
wire   [5:0] loc_V_3_fu_440_p2;
wire   [0:0] tmp_9_3_fu_434_p2;
reg   [4:0] tmp_12_fu_458_p4;
wire   [11:0] p_Result_30_3_fu_446_p5;
wire   [5:0] tmp_7_fu_484_p3;
wire   [6:0] tmp_15_fu_492_p1;
wire   [6:0] tmp_8_4_cast_fu_496_p1;
wire   [1:0] tmp_18_fu_512_p4;
wire   [1:0] tmp_20_fu_528_p4;
reg   [4:0] tmp_16_fu_561_p4;
wire   [11:0] p_Result_30_4_fu_551_p5;
wire   [11:0] p_0469_2_4_fu_576_p3;
wire   [9:0] mul_I_V_fu_582_p3;
wire   [11:0] tmp_13_cast1_fu_594_p1;
wire   [12:0] tmp_12_cast_fu_590_p1;
wire   [12:0] tmp_13_cast_fu_598_p1;
wire   [8:0] x_l_FH_V_fu_544_p3;
wire   [11:0] x_l_I_V_2_fu_620_p2;
wire   [11:0] x_l_I_V_5_fu_626_p3;
wire   [0:0] tmp_10_fu_608_p2;
wire   [0:0] tmp13_fu_639_p2;
wire   [0:0] tmp_3_fu_602_p2;
wire   [0:0] sel_tmp2_fu_644_p2;
wire   [8:0] x_l_FH_V_2_fu_614_p2;
wire   [11:0] x_l_I_V_6_fu_633_p2;
wire   [3:0] tmp_14_fu_684_p4;
wire   [0:0] tmp_22_fu_702_p1;
wire   [1:0] p_Result_34_1_fu_674_p4;
wire   [11:0] p_0469_5_fu_666_p3;
wire   [9:0] mul_I_V_1_fu_694_p3;
wire   [11:0] tmp_13_1_cast1_fu_720_p1;
wire   [12:0] tmp_12_1_cast_fu_716_p1;
wire   [12:0] tmp_13_1_cast_fu_724_p1;
wire   [8:0] p_01163_2_fu_658_p3;
wire   [8:0] mul_FH_V_1_fu_706_p4;
wire   [0:0] tmp_22_1_fu_740_p2;
wire   [11:0] x_l_I_V_2_1_fu_752_p2;
wire   [11:0] x_l_I_V_5_1_fu_758_p3;
wire   [0:0] ult_fu_772_p2;
wire   [0:0] tmp_17_1_fu_734_p2;
wire   [0:0] rev_fu_778_p2;
wire   [0:0] tmp14_fu_784_p2;
wire   [0:0] tmp_14_1_fu_728_p2;
wire   [8:0] x_l_FH_V_2_1_fu_746_p2;
wire   [11:0] x_l_I_V_6_1_fu_766_p2;
reg   [8:0] tmp_23_fu_852_p4;
wire   [8:0] p_01340_2_1_fu_861_p3;
wire   [2:0] p_Result_34_2_fu_867_p4;
wire   [9:0] mul_I_V_2_fu_877_p3;
wire   [11:0] tmp_13_2_cast1_fu_896_p1;
wire   [12:0] tmp_12_2_cast_fu_893_p1;
wire   [12:0] tmp_13_2_cast_fu_900_p1;
wire   [8:0] mul_FH_V_2_fu_884_p4;
wire   [0:0] tmp_22_2_fu_915_p2;
wire   [11:0] x_l_I_V_2_2_fu_925_p2;
wire   [11:0] x_l_I_V_5_2_fu_930_p3;
wire   [0:0] ult1_fu_953_p2;
wire   [0:0] tmp_17_2_fu_909_p2;
wire   [0:0] rev1_fu_958_p2;
wire   [0:0] tmp15_fu_964_p2;
wire   [0:0] tmp_14_2_fu_904_p2;
wire   [0:0] sel_tmp5_fu_970_p2;
reg   [8:0] tmp_26_fu_943_p4;
wire   [8:0] x_l_FH_V_2_2_fu_920_p2;
wire   [11:0] x_l_I_V_6_2_fu_937_p2;
wire   [3:0] p_Result_34_3_fu_998_p4;
wire   [11:0] p_0469_5_2_fu_991_p3;
wire   [9:0] mul_I_V_3_fu_1008_p3;
wire   [11:0] tmp_13_3_cast1_fu_1028_p1;
wire   [12:0] tmp_12_3_cast_fu_1024_p1;
wire   [12:0] tmp_13_3_cast_fu_1032_p1;
wire   [8:0] p_01163_2_2_fu_984_p3;
wire   [8:0] mul_FH_V_3_fu_1015_p4;
wire   [0:0] tmp_22_3_fu_1048_p2;
wire   [11:0] x_l_I_V_2_3_fu_1060_p2;
wire   [11:0] x_l_I_V_5_3_fu_1066_p3;
wire   [0:0] ult2_fu_1080_p2;
wire   [0:0] tmp_17_3_fu_1042_p2;
wire   [0:0] rev2_fu_1086_p2;
wire   [0:0] tmp16_fu_1092_p2;
wire   [0:0] tmp_14_3_fu_1036_p2;
wire   [8:0] x_l_FH_V_2_3_fu_1054_p2;
wire   [11:0] x_l_I_V_6_3_fu_1074_p2;
reg   [8:0] tmp_28_fu_1120_p4;
wire   [8:0] p_01340_2_3_fu_1129_p3;
wire   [4:0] p_Result_34_4_fu_1135_p4;
wire   [9:0] mul_I_V_4_fu_1145_p3;
wire   [11:0] tmp_13_4_cast1_fu_1162_p1;
wire   [12:0] tmp_12_4_cast_fu_1159_p1;
wire   [12:0] tmp_13_4_cast_fu_1166_p1;
wire   [8:0] mul_FH_V_4_fu_1152_p3;
wire   [0:0] tmp_17_4_fu_1175_p2;
wire   [0:0] tmp_18_4_fu_1181_p2;
wire   [0:0] ult3_fu_1192_p2;
wire   [8:0] tmp_26_4_fu_1203_p2;
wire   [0:0] rev3_fu_1197_p2;
wire   [11:0] x_l_I_V_2_4_fu_1214_p2;
wire   [11:0] x_l_I_V_5_4_fu_1219_p3;
wire   [0:0] tmp_14_4_fu_1170_p2;
wire   [0:0] or_cond_4_fu_1186_p2;
wire   [0:0] sel_tmp8_fu_1242_p2;
reg   [8:0] tmp_35_fu_1232_p4;
wire   [8:0] x_l_FH_V_2_4_fu_1209_p2;
wire   [11:0] x_l_I_V_6_4_fu_1226_p2;
wire   [3:0] tmp_29_fu_1288_p4;
wire   [1:0] tmp_9_fu_1278_p4;
wire   [0:0] tmp_17_5_fu_1319_p2;
wire   [0:0] tmp_18_5_fu_1325_p2;
wire   [8:0] p_01150_2_4_fu_1256_p3;
wire   [8:0] mul_FL_V_5_fu_1305_p3;
wire   [0:0] tmp_14_5_fu_1313_p2;
wire   [0:0] tmp17_fu_1349_p2;
wire   [0:0] notrhs_5_fu_1337_p2;
wire   [0:0] or_cond1_5_fu_1355_p2;
wire   [0:0] or_cond_5_fu_1331_p2;
wire   [0:0] sel_tmp9_fu_1367_p2;
wire   [0:0] tmp23_fu_1373_p2;
wire   [8:0] x_l_FL_V_5_fu_1361_p2;
wire   [0:0] tmp_23_5_fu_1397_p2;
wire   [0:0] tmp_22_5_fu_1393_p2;
wire   [0:0] or_cond2_5_fu_1401_p2;
wire   [8:0] p_neg_5_fu_1412_p3;
wire   [8:0] tmp_26_5_fu_1419_p2;
wire   [0:0] or_cond3_5_fu_1406_p2;
wire   [11:0] x_l_I_V_2_5_fu_1429_p2;
reg   [8:0] tmp_36_fu_1441_p4;
wire   [8:0] x_l_FH_V_2_5_fu_1424_p2;
wire   [11:0] x_l_I_V_5_5_fu_1434_p3;
wire   [2:0] tmp_30_fu_1478_p4;
wire   [3:0] tmp_13_fu_1468_p4;
wire   [11:0] p_0469_5_5_fu_1462_p3;
wire   [8:0] p_01163_2_5_fu_1456_p3;
wire   [8:0] mul_FH_V_6_fu_1488_p4;
wire   [0:0] tmp_17_6_fu_1511_p2;
wire   [0:0] tmp_18_6_fu_1517_p2;
wire   [8:0] mul_FL_V_6_fu_1497_p3;
wire   [0:0] tmp_14_6_fu_1505_p2;
wire   [0:0] tmp_19_6_fu_1535_p2;
wire   [0:0] tmp24_fu_1540_p2;
wire   [0:0] notrhs_6_fu_1529_p2;
wire   [0:0] tmp_23_6_fu_1563_p2;
wire   [0:0] tmp_22_6_fu_1557_p2;
wire   [0:0] or_cond2_6_fu_1569_p2;
wire   [8:0] p_neg_6_fu_1581_p3;
wire   [8:0] tmp_26_6_fu_1589_p2;
wire   [0:0] or_cond3_6_fu_1575_p2;
wire   [11:0] x_l_I_V_2_6_fu_1601_p2;
wire   [0:0] or_cond1_6_fu_1546_p2;
wire   [0:0] or_cond_6_fu_1523_p2;
wire   [0:0] sel_tmp1_fu_1615_p2;
wire   [0:0] tmp25_fu_1621_p2;
wire   [8:0] x_l_FL_V_6_fu_1552_p2;
wire   [8:0] x_l_FH_V_2_6_fu_1595_p2;
wire   [11:0] x_l_I_V_5_6_fu_1607_p3;
reg   [8:0] tmp_37_fu_1656_p4;
wire   [8:0] p_01340_2_6_fu_1665_p3;
wire   [1:0] tmp_31_fu_1681_p4;
wire   [5:0] tmp_19_fu_1671_p4;
wire   [8:0] mul_FH_V_7_fu_1691_p4;
wire   [0:0] tmp_17_7_fu_1713_p2;
wire   [0:0] tmp_18_7_fu_1718_p2;
wire   [8:0] mul_FL_V_7_fu_1700_p3;
wire   [0:0] tmp_14_7_fu_1708_p2;
wire   [0:0] tmp_19_7_fu_1734_p2;
wire   [0:0] tmp26_fu_1739_p2;
wire   [0:0] notrhs_7_fu_1729_p2;
wire   [0:0] tmp_23_7_fu_1761_p2;
wire   [0:0] tmp_22_7_fu_1756_p2;
wire   [0:0] or_cond2_7_fu_1766_p2;
wire   [8:0] p_neg_7_fu_1778_p3;
wire   [8:0] tmp_26_7_fu_1786_p2;
wire   [0:0] or_cond3_7_fu_1772_p2;
wire   [11:0] x_l_I_V_2_7_fu_1797_p2;
wire   [0:0] or_cond1_7_fu_1745_p2;
wire   [0:0] or_cond_7_fu_1723_p2;
wire   [0:0] sel_tmp6_fu_1819_p2;
wire   [0:0] tmp27_fu_1825_p2;
wire   [0:0] sel_tmp10_fu_1831_p2;
reg   [8:0] tmp_38_fu_1809_p4;
wire   [8:0] x_l_FL_V_7_fu_1751_p2;
wire   [8:0] x_l_FH_V_2_7_fu_1792_p2;
wire   [11:0] x_l_I_V_5_7_fu_1802_p3;
wire   [7:0] tmp_39_fu_1866_p1;
wire   [0:0] tmp_40_fu_1878_p3;
wire   [11:0] p_0469_5_7_fu_1859_p3;
wire   [8:0] p_01163_2_7_fu_1852_p3;
wire   [8:0] mul_FH_V_8_fu_1886_p4;
wire   [8:0] p_01150_2_7_fu_1845_p3;
wire   [8:0] mul_FL_V_8_fu_1870_p3;
wire   [0:0] tmp28_fu_1936_p2;
wire   [0:0] or_cond1_8_fu_1940_p2;
wire   [0:0] or_cond_8_fu_1932_p2;
wire   [0:0] sel_tmp11_fu_1954_p2;
wire   [0:0] tmp29_fu_1960_p2;
wire   [0:0] sel_tmp12_fu_1966_p2;
reg   [8:0] tmp_41_fu_1945_p4;
wire   [8:0] p_01340_2_8_fu_1971_p3;
wire   [9:0] tmp_21_fu_1978_p1;
wire   [9:0] res_FH_l_V_fu_1982_p2;
wire   [0:0] p_Result_1_fu_1994_p3;
wire   [4:0] res_I_V_fu_2002_p2;
wire   [8:0] res_FH_V_fu_1988_p2;
wire   [4:0] p_Val2_s_fu_2007_p3;
wire   [7:0] tmp_33_fu_2014_p4;
wire   [0:0] p_Result_s_fu_1925_p3;
wire   [12:0] r_V_fu_2024_p3;
reg   [15:0] x_V_int_reg;

always @ (posedge ap_clk) begin
    x_V_int_reg <= x_V;
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp1_reg_2078 <= icmp1_fu_538_p2;
        icmp_reg_2073 <= icmp_fu_522_p2;
        loc_V_4_reg_2068 <= loc_V_4_fu_506_p2;
        mul_FH_V_5_reg_2200 <= mul_FH_V_5_fu_1298_p3;
        notrhs_8_reg_2286 <= notrhs_8_fu_1913_p2;
        p_01150_2_5_reg_2220[8 : 6] <= p_01150_2_5_fu_1385_p3[8 : 6];
        p_01150_2_6_reg_2238[8 : 4] <= p_01150_2_6_fu_1633_p3[8 : 4];
        p_01163_2_1_reg_2104[8 : 1] <= p_01163_2_1_fu_796_p3[8 : 1];
        p_01163_2_3_reg_2162[8 : 1] <= p_01163_2_3_fu_1104_p3[8 : 1];
        p_01163_2_4_reg_2185 <= p_01163_2_4_fu_1264_p3;
        p_01163_2_6_reg_2245 <= p_01163_2_6_fu_1640_p3;
        p_01340_2_2_reg_2151 <= p_01340_2_2_fu_976_p3;
        p_01340_2_4_reg_2179 <= p_01340_2_4_fu_1248_p3;
        p_01340_2_5_reg_2227 <= p_01340_2_5_fu_1450_p3;
        p_01340_2_7_reg_2264 <= p_01340_2_7_fu_1837_p3;
        p_01340_2_reg_2093[8] <= p_01340_2_fu_650_p3[8];
        p_0469_2_3_reg_2056 <= p_0469_2_3_fu_476_p3;
        p_0469_5_1_reg_2112 <= p_0469_5_1_fu_804_p3;
        p_0469_5_3_reg_2170 <= p_0469_5_3_fu_1112_p3;
        p_0469_5_4_reg_2193 <= p_0469_5_4_fu_1271_p3;
        p_0469_5_6_reg_2255 <= p_0469_5_6_fu_1648_p3;
        p_0523_1_3_reg_2050 <= p_0523_1_3_fu_468_p3;
        p_0523_1_4_reg_2083 <= p_0523_1_4_fu_570_p3;
        p_0523_1_4_reg_2083_pp0_iter2_reg <= p_0523_1_4_reg_2083;
        p_0523_1_4_reg_2083_pp0_iter3_reg <= p_0523_1_4_reg_2083_pp0_iter2_reg;
        p_0523_1_4_reg_2083_pp0_iter4_reg <= p_0523_1_4_reg_2083_pp0_iter3_reg;
        p_0523_1_4_reg_2083_pp0_iter5_reg <= p_0523_1_4_reg_2083_pp0_iter4_reg;
        sel_tmp3_reg_2099 <= sel_tmp3_fu_790_p2;
        sel_tmp4_reg_2233 <= sel_tmp4_fu_1627_p2;
        sel_tmp7_reg_2157 <= sel_tmp7_fu_1098_p2;
        sel_tmp_reg_2213 <= sel_tmp_fu_1379_p2;
        tmp_14_8_reg_2270 <= tmp_14_8_fu_1895_p2;
        tmp_17_8_reg_2276 <= tmp_17_8_fu_1901_p2;
        tmp_17_reg_2121 <= {{p_0523_1_4_fu_570_p3[4:2]}};
        tmp_18_8_reg_2281 <= tmp_18_8_fu_1907_p2;
        tmp_19_5_reg_2207 <= tmp_19_5_fu_1343_p2;
        tmp_19_8_reg_2291 <= tmp_19_8_fu_1919_p2;
        tmp_24_reg_2131 <= {{p_0523_1_4_fu_570_p3[4:3]}};
        tmp_25_reg_2126 <= tmp_25_fu_822_p1;
        tmp_27_reg_2136 <= tmp_27_fu_836_p1;
        tmp_32_reg_2141 <= p_0523_1_4_fu_570_p3[32'd4];
        tmp_32_reg_2141_pp0_iter2_reg <= tmp_32_reg_2141;
        tmp_34_reg_2146 <= tmp_34_fu_848_p1;
        tmp_34_reg_2146_pp0_iter2_reg <= tmp_34_reg_2146;
        tmp_9_4_reg_2062 <= tmp_9_4_fu_500_p2;
        tmp_reg_2045 <= tmp_fu_198_p1;
        x_V_read_reg_2040 <= x_V_int_reg;
        x_V_read_reg_2040_pp0_iter1_reg <= x_V_read_reg_2040;
        x_V_read_reg_2040_pp0_iter2_reg <= x_V_read_reg_2040_pp0_iter1_reg;
        x_V_read_reg_2040_pp0_iter3_reg <= x_V_read_reg_2040_pp0_iter2_reg;
        x_V_read_reg_2040_pp0_iter4_reg <= x_V_read_reg_2040_pp0_iter3_reg;
        x_V_read_reg_2040_pp0_iter5_reg <= x_V_read_reg_2040_pp0_iter4_reg;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_return = ((p_Result_s_fu_1925_p3[0:0] === 1'b1) ? 13'd0 : r_V_fu_2024_p3);

assign icmp1_fu_538_p2 = ((tmp_20_fu_528_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_522_p2 = ((tmp_18_fu_512_p4 == 2'd0) ? 1'b1 : 1'b0);

assign loc_V_1_fu_276_p2 = (p_Result_28_1_fu_256_p4 - tmp_8_1_cast_fu_266_p1);

assign loc_V_2_fu_358_p2 = (p_Result_28_2_fu_338_p4 - tmp_8_2_cast_fu_348_p1);

assign loc_V_3_fu_440_p2 = (p_Result_28_3_fu_420_p4 - tmp_8_3_cast_fu_430_p1);

assign loc_V_4_fu_506_p2 = (tmp_15_fu_492_p1 - tmp_8_4_cast_fu_496_p1);

assign mul_FH_V_1_fu_706_p4 = {{{tmp_22_fu_702_p1}, {p_Result_34_1_fu_674_p4}}, {6'd32}};

assign mul_FH_V_2_fu_884_p4 = {{{tmp_25_reg_2126}, {p_Result_34_2_fu_867_p4}}, {4'd8}};

assign mul_FH_V_3_fu_1015_p4 = {{{tmp_27_reg_2136}, {p_Result_34_3_fu_998_p4}}, {2'd2}};

assign mul_FH_V_4_fu_1152_p3 = {{tmp_34_reg_2146_pp0_iter2_reg}, {p_Result_34_4_fu_1135_p4}};

assign mul_FH_V_5_fu_1298_p3 = {{p_0523_1_4_reg_2083_pp0_iter2_reg}, {tmp_29_fu_1288_p4}};

assign mul_FH_V_6_fu_1488_p4 = {{{{1'd0}, {p_0523_1_4_reg_2083_pp0_iter3_reg}}}, {tmp_30_fu_1478_p4}};

assign mul_FH_V_7_fu_1691_p4 = {{{{2'd0}, {p_0523_1_4_reg_2083_pp0_iter4_reg}}}, {tmp_31_fu_1681_p4}};

assign mul_FH_V_8_fu_1886_p4 = {{{{3'd0}, {p_0523_1_4_reg_2083_pp0_iter4_reg}}}, {tmp_40_fu_1878_p3}};

assign mul_FL_V_5_fu_1305_p3 = {{tmp_9_fu_1278_p4}, {7'd64}};

assign mul_FL_V_6_fu_1497_p3 = {{tmp_13_fu_1468_p4}, {5'd16}};

assign mul_FL_V_7_fu_1700_p3 = {{tmp_19_fu_1671_p4}, {3'd4}};

assign mul_FL_V_8_fu_1870_p3 = {{tmp_39_fu_1866_p1}, {1'd1}};

assign mul_I_V_1_fu_694_p3 = {{6'd0}, {tmp_14_fu_684_p4}};

assign mul_I_V_2_fu_877_p3 = {{7'd0}, {tmp_17_reg_2121}};

assign mul_I_V_3_fu_1008_p3 = {{8'd0}, {tmp_24_reg_2131}};

assign mul_I_V_4_fu_1145_p3 = {{9'd0}, {tmp_32_reg_2141_pp0_iter2_reg}};

assign mul_I_V_fu_582_p3 = {{5'd0}, {p_0523_1_4_fu_570_p3}};

assign notrhs_5_fu_1337_p2 = ((p_01163_2_4_fu_1264_p3 != mul_FH_V_5_fu_1298_p3) ? 1'b1 : 1'b0);

assign notrhs_6_fu_1529_p2 = ((p_01163_2_5_fu_1456_p3 != mul_FH_V_6_fu_1488_p4) ? 1'b1 : 1'b0);

assign notrhs_7_fu_1729_p2 = ((p_01163_2_6_reg_2245 != mul_FH_V_7_fu_1691_p4) ? 1'b1 : 1'b0);

assign notrhs_8_fu_1913_p2 = ((p_01163_2_7_fu_1852_p3 != mul_FH_V_8_fu_1886_p4) ? 1'b1 : 1'b0);

assign or_cond1_5_fu_1355_p2 = (tmp17_fu_1349_p2 | notrhs_5_fu_1337_p2);

assign or_cond1_6_fu_1546_p2 = (tmp24_fu_1540_p2 | notrhs_6_fu_1529_p2);

assign or_cond1_7_fu_1745_p2 = (tmp26_fu_1739_p2 | notrhs_7_fu_1729_p2);

assign or_cond1_8_fu_1940_p2 = (tmp28_fu_1936_p2 | notrhs_8_reg_2286);

assign or_cond2_5_fu_1401_p2 = (tmp_23_5_fu_1397_p2 & tmp_19_5_reg_2207);

assign or_cond2_6_fu_1569_p2 = (tmp_23_6_fu_1563_p2 & tmp_19_6_fu_1535_p2);

assign or_cond2_7_fu_1766_p2 = (tmp_23_7_fu_1761_p2 & tmp_19_7_fu_1734_p2);

assign or_cond3_5_fu_1406_p2 = (tmp_22_5_fu_1393_p2 | or_cond2_5_fu_1401_p2);

assign or_cond3_6_fu_1575_p2 = (tmp_22_6_fu_1557_p2 | or_cond2_6_fu_1569_p2);

assign or_cond3_7_fu_1772_p2 = (tmp_22_7_fu_1756_p2 | or_cond2_7_fu_1766_p2);

assign or_cond_4_fu_1186_p2 = (tmp_18_4_fu_1181_p2 & tmp_17_4_fu_1175_p2);

assign or_cond_5_fu_1331_p2 = (tmp_18_5_fu_1325_p2 & tmp_17_5_fu_1319_p2);

assign or_cond_6_fu_1523_p2 = (tmp_18_6_fu_1517_p2 & tmp_17_6_fu_1511_p2);

assign or_cond_7_fu_1723_p2 = (tmp_18_7_fu_1718_p2 & tmp_17_7_fu_1713_p2);

assign or_cond_8_fu_1932_p2 = (tmp_18_8_reg_2281 & tmp_17_8_reg_2276);

assign p_01150_2_4_fu_1256_p3 = ((sel_tmp8_fu_1242_p2[0:0] === 1'b1) ? 9'd256 : 9'd0);

assign p_01150_2_5_fu_1385_p3 = ((sel_tmp_fu_1379_p2[0:0] === 1'b1) ? x_l_FL_V_5_fu_1361_p2 : p_01150_2_4_fu_1256_p3);

assign p_01150_2_6_fu_1633_p3 = ((sel_tmp4_fu_1627_p2[0:0] === 1'b1) ? x_l_FL_V_6_fu_1552_p2 : p_01150_2_5_reg_2220);

assign p_01150_2_7_fu_1845_p3 = ((sel_tmp10_fu_1831_p2[0:0] === 1'b1) ? x_l_FL_V_7_fu_1751_p2 : p_01150_2_6_reg_2238);

assign p_01163_2_1_fu_796_p3 = ((sel_tmp3_fu_790_p2[0:0] === 1'b1) ? x_l_FH_V_2_1_fu_746_p2 : p_01163_2_fu_658_p3);

assign p_01163_2_2_fu_984_p3 = ((sel_tmp5_fu_970_p2[0:0] === 1'b1) ? x_l_FH_V_2_2_fu_920_p2 : p_01163_2_1_reg_2104);

assign p_01163_2_3_fu_1104_p3 = ((sel_tmp7_fu_1098_p2[0:0] === 1'b1) ? x_l_FH_V_2_3_fu_1054_p2 : p_01163_2_2_fu_984_p3);

assign p_01163_2_4_fu_1264_p3 = ((sel_tmp8_fu_1242_p2[0:0] === 1'b1) ? x_l_FH_V_2_4_fu_1209_p2 : p_01163_2_3_reg_2162);

assign p_01163_2_5_fu_1456_p3 = ((sel_tmp_reg_2213[0:0] === 1'b1) ? x_l_FH_V_2_5_fu_1424_p2 : p_01163_2_4_reg_2185);

assign p_01163_2_6_fu_1640_p3 = ((sel_tmp4_fu_1627_p2[0:0] === 1'b1) ? x_l_FH_V_2_6_fu_1595_p2 : p_01163_2_5_fu_1456_p3);

assign p_01163_2_7_fu_1852_p3 = ((sel_tmp10_fu_1831_p2[0:0] === 1'b1) ? x_l_FH_V_2_7_fu_1792_p2 : p_01163_2_6_reg_2245);

assign p_01163_2_fu_658_p3 = ((sel_tmp2_fu_644_p2[0:0] === 1'b1) ? x_l_FH_V_2_fu_614_p2 : x_l_FH_V_fu_544_p3);

assign p_01340_2_1_fu_861_p3 = ((sel_tmp3_reg_2099[0:0] === 1'b1) ? tmp_23_fu_852_p4 : p_01340_2_reg_2093);

assign p_01340_2_2_fu_976_p3 = ((sel_tmp5_fu_970_p2[0:0] === 1'b1) ? tmp_26_fu_943_p4 : p_01340_2_1_fu_861_p3);

assign p_01340_2_3_fu_1129_p3 = ((sel_tmp7_reg_2157[0:0] === 1'b1) ? tmp_28_fu_1120_p4 : p_01340_2_2_reg_2151);

assign p_01340_2_4_fu_1248_p3 = ((sel_tmp8_fu_1242_p2[0:0] === 1'b1) ? tmp_35_fu_1232_p4 : p_01340_2_3_fu_1129_p3);

assign p_01340_2_5_fu_1450_p3 = ((sel_tmp_reg_2213[0:0] === 1'b1) ? tmp_36_fu_1441_p4 : p_01340_2_4_reg_2179);

assign p_01340_2_6_fu_1665_p3 = ((sel_tmp4_reg_2233[0:0] === 1'b1) ? tmp_37_fu_1656_p4 : p_01340_2_5_reg_2227);

assign p_01340_2_7_fu_1837_p3 = ((sel_tmp10_fu_1831_p2[0:0] === 1'b1) ? tmp_38_fu_1809_p4 : p_01340_2_6_fu_1665_p3);

assign p_01340_2_8_fu_1971_p3 = ((sel_tmp12_fu_1966_p2[0:0] === 1'b1) ? tmp_41_fu_1945_p4 : p_01340_2_7_reg_2264);

assign p_01340_2_fu_650_p3 = ((sel_tmp2_fu_644_p2[0:0] === 1'b1) ? 9'd256 : 9'd0);

assign p_0469_2_1_fu_312_p3 = ((tmp_9_1_fu_270_p2[0:0] === 1'b1) ? p_0469_2_fu_230_p3 : p_Result_30_1_fu_282_p5);

assign p_0469_2_2_fu_394_p3 = ((tmp_9_2_fu_352_p2[0:0] === 1'b1) ? p_0469_2_1_fu_312_p3 : p_Result_30_2_fu_364_p5);

assign p_0469_2_3_fu_476_p3 = ((tmp_9_3_fu_434_p2[0:0] === 1'b1) ? p_0469_2_2_fu_394_p3 : p_Result_30_3_fu_446_p5);

assign p_0469_2_4_fu_576_p3 = ((tmp_9_4_reg_2062[0:0] === 1'b1) ? p_0469_2_3_reg_2056 : p_Result_30_4_fu_551_p5);

assign p_0469_2_fu_230_p3 = ((tmp_2_fu_202_p3[0:0] === 1'b1) ? p_Result_s_29_fu_210_p5 : x_l_I_V_fu_194_p1);

assign p_0469_5_1_fu_804_p3 = ((sel_tmp3_fu_790_p2[0:0] === 1'b1) ? x_l_I_V_6_1_fu_766_p2 : p_0469_5_fu_666_p3);

assign p_0469_5_2_fu_991_p3 = ((sel_tmp5_fu_970_p2[0:0] === 1'b1) ? x_l_I_V_6_2_fu_937_p2 : p_0469_5_1_reg_2112);

assign p_0469_5_3_fu_1112_p3 = ((sel_tmp7_fu_1098_p2[0:0] === 1'b1) ? x_l_I_V_6_3_fu_1074_p2 : p_0469_5_2_fu_991_p3);

assign p_0469_5_4_fu_1271_p3 = ((sel_tmp8_fu_1242_p2[0:0] === 1'b1) ? x_l_I_V_6_4_fu_1226_p2 : p_0469_5_3_reg_2170);

assign p_0469_5_5_fu_1462_p3 = ((sel_tmp_reg_2213[0:0] === 1'b1) ? x_l_I_V_5_5_fu_1434_p3 : p_0469_5_4_reg_2193);

assign p_0469_5_6_fu_1648_p3 = ((sel_tmp4_fu_1627_p2[0:0] === 1'b1) ? x_l_I_V_5_6_fu_1607_p3 : p_0469_5_5_fu_1462_p3);

assign p_0469_5_7_fu_1859_p3 = ((sel_tmp10_fu_1831_p2[0:0] === 1'b1) ? x_l_I_V_5_7_fu_1802_p3 : p_0469_5_6_reg_2255);

assign p_0469_5_fu_666_p3 = ((sel_tmp2_fu_644_p2[0:0] === 1'b1) ? x_l_I_V_6_fu_633_p2 : p_0469_2_4_fu_576_p3);

assign p_0523_1_1_fu_304_p3 = ((tmp_9_1_fu_270_p2[0:0] === 1'b1) ? p_0523_1_fu_222_p3 : tmp_8_fu_294_p4);

assign p_0523_1_2_fu_386_p3 = ((tmp_9_2_fu_352_p2[0:0] === 1'b1) ? p_0523_1_1_fu_304_p3 : tmp_11_fu_376_p4);

assign p_0523_1_3_fu_468_p3 = ((tmp_9_3_fu_434_p2[0:0] === 1'b1) ? p_0523_1_2_fu_386_p3 : tmp_12_fu_458_p4);

assign p_0523_1_4_fu_570_p3 = ((tmp_9_4_reg_2062[0:0] === 1'b1) ? p_0523_1_3_reg_2050 : tmp_16_fu_561_p4);

assign p_0523_1_fu_222_p3 = ((tmp_2_fu_202_p3[0:0] === 1'b1) ? 5'd16 : 5'd0);

assign p_Result_1_fu_1994_p3 = res_FH_l_V_fu_1982_p2[32'd9];

assign p_Result_25_1_fu_238_p4 = {{p_0523_1_fu_222_p3[4:3]}};

assign p_Result_25_2_fu_320_p4 = {{p_0523_1_1_fu_304_p3[4:2]}};

assign p_Result_25_3_fu_402_p4 = {{p_0523_1_2_fu_386_p3[4:1]}};

assign p_Result_28_1_fu_256_p4 = {{p_0469_2_fu_230_p3[9:6]}};

assign p_Result_28_2_fu_338_p4 = {{p_0469_2_1_fu_312_p3[8:4]}};

assign p_Result_28_3_fu_420_p4 = {{p_0469_2_2_fu_394_p3[7:2]}};

assign p_Result_30_1_fu_282_p5 = {{p_0469_2_fu_230_p3[11:10]}, {loc_V_1_fu_276_p2}, {p_0469_2_fu_230_p3[5:0]}};

assign p_Result_30_2_fu_364_p5 = {{p_0469_2_1_fu_312_p3[11:9]}, {loc_V_2_fu_358_p2}, {p_0469_2_1_fu_312_p3[3:0]}};

assign p_Result_30_3_fu_446_p5 = {{p_0469_2_2_fu_394_p3[11:8]}, {loc_V_3_fu_440_p2}, {p_0469_2_2_fu_394_p3[1:0]}};

assign p_Result_30_4_fu_551_p5 = {{p_0469_2_3_reg_2056[11:7]}, {loc_V_4_reg_2068}};

assign p_Result_34_1_fu_674_p4 = {{p_01340_2_fu_650_p3[8:7]}};

assign p_Result_34_2_fu_867_p4 = {{p_01340_2_1_fu_861_p3[8:6]}};

assign p_Result_34_3_fu_998_p4 = {{p_01340_2_2_fu_976_p3[8:5]}};

assign p_Result_34_4_fu_1135_p4 = {{p_01340_2_3_fu_1129_p3[8:4]}};

assign p_Result_s_29_fu_210_p5 = {{x_l_I_V_fu_194_p1[11:11]}, {3'd0}, {x_l_I_V_fu_194_p1[7:0]}};

assign p_Result_s_fu_1925_p3 = x_V_read_reg_2040_pp0_iter5_reg[32'd15];

assign p_Val2_s_fu_2007_p3 = ((p_Result_1_fu_1994_p3[0:0] === 1'b1) ? res_I_V_fu_2002_p2 : p_0523_1_4_reg_2083_pp0_iter5_reg);

assign p_neg_5_fu_1412_p3 = ((tmp_19_5_reg_2207[0:0] === 1'b1) ? 9'd511 : 9'd0);

assign p_neg_6_fu_1581_p3 = ((tmp_19_6_fu_1535_p2[0:0] === 1'b1) ? 9'd511 : 9'd0);

assign p_neg_7_fu_1778_p3 = ((tmp_19_7_fu_1734_p2[0:0] === 1'b1) ? 9'd511 : 9'd0);

assign r_V_fu_2024_p3 = {{p_Val2_s_fu_2007_p3}, {tmp_33_fu_2014_p4}};

assign res_FH_V_fu_1988_p2 = (p_01340_2_8_fu_1971_p3 + 9'd1);

assign res_FH_l_V_fu_1982_p2 = (tmp_21_fu_1978_p1 + 10'd1);

assign res_I_V_fu_2002_p2 = (p_0523_1_4_reg_2083_pp0_iter5_reg + 5'd1);

assign rev1_fu_958_p2 = (ult1_fu_953_p2 ^ 1'd1);

assign rev2_fu_1086_p2 = (ult2_fu_1080_p2 ^ 1'd1);

assign rev3_fu_1197_p2 = (ult3_fu_1192_p2 ^ 1'd1);

assign rev_fu_778_p2 = (ult_fu_772_p2 ^ 1'd1);

assign sel_tmp10_fu_1831_p2 = (tmp_14_7_fu_1708_p2 | tmp27_fu_1825_p2);

assign sel_tmp11_fu_1954_p2 = (or_cond1_8_fu_1940_p2 ^ 1'd1);

assign sel_tmp12_fu_1966_p2 = (tmp_14_8_reg_2270 | tmp29_fu_1960_p2);

assign sel_tmp1_fu_1615_p2 = (or_cond1_6_fu_1546_p2 ^ 1'd1);

assign sel_tmp2_fu_644_p2 = (tmp_3_fu_602_p2 | tmp13_fu_639_p2);

assign sel_tmp3_fu_790_p2 = (tmp_14_1_fu_728_p2 | tmp14_fu_784_p2);

assign sel_tmp4_fu_1627_p2 = (tmp_14_6_fu_1505_p2 | tmp25_fu_1621_p2);

assign sel_tmp5_fu_970_p2 = (tmp_14_2_fu_904_p2 | tmp15_fu_964_p2);

assign sel_tmp6_fu_1819_p2 = (or_cond1_7_fu_1745_p2 ^ 1'd1);

assign sel_tmp7_fu_1098_p2 = (tmp_14_3_fu_1036_p2 | tmp16_fu_1092_p2);

assign sel_tmp8_fu_1242_p2 = (tmp_14_4_fu_1170_p2 | or_cond_4_fu_1186_p2);

assign sel_tmp9_fu_1367_p2 = (or_cond1_5_fu_1355_p2 ^ 1'd1);

assign sel_tmp_fu_1379_p2 = (tmp_14_5_fu_1313_p2 | tmp23_fu_1373_p2);

assign tmp13_fu_639_p2 = (tmp_10_fu_608_p2 & icmp1_reg_2078);

assign tmp14_fu_784_p2 = (tmp_17_1_fu_734_p2 & rev_fu_778_p2);

assign tmp15_fu_964_p2 = (tmp_17_2_fu_909_p2 & rev1_fu_958_p2);

assign tmp16_fu_1092_p2 = (tmp_17_3_fu_1042_p2 & rev2_fu_1086_p2);

assign tmp17_fu_1349_p2 = (tmp_19_5_fu_1343_p2 | tmp_14_5_fu_1313_p2);

assign tmp23_fu_1373_p2 = (sel_tmp9_fu_1367_p2 | or_cond_5_fu_1331_p2);

assign tmp24_fu_1540_p2 = (tmp_19_6_fu_1535_p2 | tmp_14_6_fu_1505_p2);

assign tmp25_fu_1621_p2 = (sel_tmp1_fu_1615_p2 | or_cond_6_fu_1523_p2);

assign tmp26_fu_1739_p2 = (tmp_19_7_fu_1734_p2 | tmp_14_7_fu_1708_p2);

assign tmp27_fu_1825_p2 = (sel_tmp6_fu_1819_p2 | or_cond_7_fu_1723_p2);

assign tmp28_fu_1936_p2 = (tmp_19_8_reg_2291 | tmp_14_8_reg_2270);

assign tmp29_fu_1960_p2 = (sel_tmp11_fu_1954_p2 | or_cond_8_fu_1932_p2);

assign tmp_10_fu_608_p2 = ((tmp_12_cast_fu_590_p1 == tmp_13_cast_fu_598_p1) ? 1'b1 : 1'b0);

always @ (*) begin
    tmp_11_fu_376_p4 = p_0523_1_1_fu_304_p3;
    tmp_11_fu_376_p4[32'd2] = |(1'd1);
end

assign tmp_12_1_cast_fu_716_p1 = p_0469_5_fu_666_p3;

assign tmp_12_2_cast_fu_893_p1 = p_0469_5_1_reg_2112;

assign tmp_12_3_cast_fu_1024_p1 = p_0469_5_2_fu_991_p3;

assign tmp_12_4_cast_fu_1159_p1 = p_0469_5_3_reg_2170;

assign tmp_12_cast_fu_590_p1 = p_0469_2_4_fu_576_p3;

always @ (*) begin
    tmp_12_fu_458_p4 = p_0523_1_2_fu_386_p3;
    tmp_12_fu_458_p4[32'd1] = |(1'd1);
end

assign tmp_13_1_cast1_fu_720_p1 = mul_I_V_1_fu_694_p3;

assign tmp_13_1_cast_fu_724_p1 = mul_I_V_1_fu_694_p3;

assign tmp_13_2_cast1_fu_896_p1 = mul_I_V_2_fu_877_p3;

assign tmp_13_2_cast_fu_900_p1 = mul_I_V_2_fu_877_p3;

assign tmp_13_3_cast1_fu_1028_p1 = mul_I_V_3_fu_1008_p3;

assign tmp_13_3_cast_fu_1032_p1 = mul_I_V_3_fu_1008_p3;

assign tmp_13_4_cast1_fu_1162_p1 = mul_I_V_4_fu_1145_p3;

assign tmp_13_4_cast_fu_1166_p1 = mul_I_V_4_fu_1145_p3;

assign tmp_13_cast1_fu_594_p1 = mul_I_V_fu_582_p3;

assign tmp_13_cast_fu_598_p1 = mul_I_V_fu_582_p3;

assign tmp_13_fu_1468_p4 = {{p_01340_2_5_fu_1450_p3[5:2]}};

assign tmp_14_1_fu_728_p2 = ((p_0469_5_fu_666_p3 > tmp_13_1_cast1_fu_720_p1) ? 1'b1 : 1'b0);

assign tmp_14_2_fu_904_p2 = ((p_0469_5_1_reg_2112 > tmp_13_2_cast1_fu_896_p1) ? 1'b1 : 1'b0);

assign tmp_14_3_fu_1036_p2 = ((p_0469_5_2_fu_991_p3 > tmp_13_3_cast1_fu_1028_p1) ? 1'b1 : 1'b0);

assign tmp_14_4_fu_1170_p2 = ((p_0469_5_3_reg_2170 > tmp_13_4_cast1_fu_1162_p1) ? 1'b1 : 1'b0);

assign tmp_14_5_fu_1313_p2 = ((p_0469_5_4_fu_1271_p3 != 12'd0) ? 1'b1 : 1'b0);

assign tmp_14_6_fu_1505_p2 = ((p_0469_5_5_fu_1462_p3 != 12'd0) ? 1'b1 : 1'b0);

assign tmp_14_7_fu_1708_p2 = ((p_0469_5_6_reg_2255 != 12'd0) ? 1'b1 : 1'b0);

assign tmp_14_8_fu_1895_p2 = ((p_0469_5_7_fu_1859_p3 != 12'd0) ? 1'b1 : 1'b0);

assign tmp_14_fu_684_p4 = {{p_0523_1_4_fu_570_p3[4:1]}};

assign tmp_15_fu_492_p1 = p_0469_2_3_fu_476_p3[6:0];

always @ (*) begin
    tmp_16_fu_561_p4 = p_0523_1_3_reg_2050;
    tmp_16_fu_561_p4[32'd0] = |(1'd1);
end

assign tmp_17_1_fu_734_p2 = ((tmp_12_1_cast_fu_716_p1 == tmp_13_1_cast_fu_724_p1) ? 1'b1 : 1'b0);

assign tmp_17_2_fu_909_p2 = ((tmp_12_2_cast_fu_893_p1 == tmp_13_2_cast_fu_900_p1) ? 1'b1 : 1'b0);

assign tmp_17_3_fu_1042_p2 = ((tmp_12_3_cast_fu_1024_p1 == tmp_13_3_cast_fu_1032_p1) ? 1'b1 : 1'b0);

assign tmp_17_4_fu_1175_p2 = ((tmp_12_4_cast_fu_1159_p1 == tmp_13_4_cast_fu_1166_p1) ? 1'b1 : 1'b0);

assign tmp_17_5_fu_1319_p2 = ((p_0469_5_4_fu_1271_p3 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_17_6_fu_1511_p2 = ((p_0469_5_5_fu_1462_p3 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_17_7_fu_1713_p2 = ((p_0469_5_6_reg_2255 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_17_8_fu_1901_p2 = ((p_0469_5_7_fu_1859_p3 == 12'd0) ? 1'b1 : 1'b0);

assign tmp_18_4_fu_1181_p2 = ((p_01163_2_3_reg_2162 > mul_FH_V_4_fu_1152_p3) ? 1'b1 : 1'b0);

assign tmp_18_5_fu_1325_p2 = ((p_01163_2_4_fu_1264_p3 > mul_FH_V_5_fu_1298_p3) ? 1'b1 : 1'b0);

assign tmp_18_6_fu_1517_p2 = ((p_01163_2_5_fu_1456_p3 > mul_FH_V_6_fu_1488_p4) ? 1'b1 : 1'b0);

assign tmp_18_7_fu_1718_p2 = ((p_01163_2_6_reg_2245 > mul_FH_V_7_fu_1691_p4) ? 1'b1 : 1'b0);

assign tmp_18_8_fu_1907_p2 = ((p_01163_2_7_fu_1852_p3 > mul_FH_V_8_fu_1886_p4) ? 1'b1 : 1'b0);

assign tmp_18_fu_512_p4 = {{x_V_int_reg[7:6]}};

assign tmp_19_5_fu_1343_p2 = ((p_01150_2_4_fu_1256_p3 < mul_FL_V_5_fu_1305_p3) ? 1'b1 : 1'b0);

assign tmp_19_6_fu_1535_p2 = ((p_01150_2_5_reg_2220 < mul_FL_V_6_fu_1497_p3) ? 1'b1 : 1'b0);

assign tmp_19_7_fu_1734_p2 = ((p_01150_2_6_reg_2238 < mul_FL_V_7_fu_1700_p3) ? 1'b1 : 1'b0);

assign tmp_19_8_fu_1919_p2 = ((p_01150_2_7_fu_1845_p3 < mul_FL_V_8_fu_1870_p3) ? 1'b1 : 1'b0);

assign tmp_19_fu_1671_p4 = {{p_01340_2_6_fu_1665_p3[6:1]}};

assign tmp_1_fu_180_p4 = {{x_V_int_reg[15:8]}};

assign tmp_20_fu_528_p4 = {{x_V_int_reg[7:6]}};

assign tmp_21_fu_1978_p1 = p_01340_2_8_fu_1971_p3;

assign tmp_22_1_fu_740_p2 = ((p_01163_2_fu_658_p3 < mul_FH_V_1_fu_706_p4) ? 1'b1 : 1'b0);

assign tmp_22_2_fu_915_p2 = ((p_01163_2_1_reg_2104 < mul_FH_V_2_fu_884_p4) ? 1'b1 : 1'b0);

assign tmp_22_3_fu_1048_p2 = ((p_01163_2_2_fu_984_p3 < mul_FH_V_3_fu_1015_p4) ? 1'b1 : 1'b0);

assign tmp_22_5_fu_1393_p2 = ((p_01163_2_4_reg_2185 < mul_FH_V_5_reg_2200) ? 1'b1 : 1'b0);

assign tmp_22_6_fu_1557_p2 = ((p_01163_2_5_fu_1456_p3 < mul_FH_V_6_fu_1488_p4) ? 1'b1 : 1'b0);

assign tmp_22_7_fu_1756_p2 = ((p_01163_2_6_reg_2245 < mul_FH_V_7_fu_1691_p4) ? 1'b1 : 1'b0);

assign tmp_22_fu_702_p1 = p_0523_1_4_fu_570_p3[0:0];

assign tmp_23_5_fu_1397_p2 = ((p_01163_2_4_reg_2185 == mul_FH_V_5_reg_2200) ? 1'b1 : 1'b0);

assign tmp_23_6_fu_1563_p2 = ((p_01163_2_5_fu_1456_p3 == mul_FH_V_6_fu_1488_p4) ? 1'b1 : 1'b0);

assign tmp_23_7_fu_1761_p2 = ((p_01163_2_6_reg_2245 == mul_FH_V_7_fu_1691_p4) ? 1'b1 : 1'b0);

always @ (*) begin
    tmp_23_fu_852_p4 = p_01340_2_reg_2093;
    tmp_23_fu_852_p4[32'd7] = |(1'd1);
end

assign tmp_25_fu_822_p1 = p_0523_1_4_fu_570_p3[1:0];

assign tmp_26_4_fu_1203_p2 = (mul_FH_V_4_fu_1152_p3 ^ 9'd511);

assign tmp_26_5_fu_1419_p2 = (p_neg_5_fu_1412_p3 - mul_FH_V_5_reg_2200);

assign tmp_26_6_fu_1589_p2 = (p_neg_6_fu_1581_p3 - mul_FH_V_6_fu_1488_p4);

assign tmp_26_7_fu_1786_p2 = (p_neg_7_fu_1778_p3 - mul_FH_V_7_fu_1691_p4);

always @ (*) begin
    tmp_26_fu_943_p4 = p_01340_2_1_fu_861_p3;
    tmp_26_fu_943_p4[32'd6] = |(1'd1);
end

assign tmp_27_fu_836_p1 = p_0523_1_4_fu_570_p3[2:0];

always @ (*) begin
    tmp_28_fu_1120_p4 = p_01340_2_2_reg_2151;
    tmp_28_fu_1120_p4[32'd5] = |(1'd1);
end

assign tmp_29_fu_1288_p4 = {{p_01340_2_4_fu_1248_p3[8:5]}};

assign tmp_2_fu_202_p3 = x_V_int_reg[32'd15];

assign tmp_30_fu_1478_p4 = {{p_01340_2_5_fu_1450_p3[8:6]}};

assign tmp_31_fu_1681_p4 = {{p_01340_2_6_fu_1665_p3[8:7]}};

assign tmp_33_fu_2014_p4 = {{res_FH_V_fu_1988_p2[8:1]}};

assign tmp_34_fu_848_p1 = p_0523_1_4_fu_570_p3[3:0];

always @ (*) begin
    tmp_35_fu_1232_p4 = p_01340_2_3_fu_1129_p3;
    tmp_35_fu_1232_p4[32'd4] = |(1'd1);
end

always @ (*) begin
    tmp_36_fu_1441_p4 = p_01340_2_4_reg_2179;
    tmp_36_fu_1441_p4[32'd3] = |(1'd1);
end

always @ (*) begin
    tmp_37_fu_1656_p4 = p_01340_2_5_reg_2227;
    tmp_37_fu_1656_p4[32'd2] = |(1'd1);
end

always @ (*) begin
    tmp_38_fu_1809_p4 = p_01340_2_6_fu_1665_p3;
    tmp_38_fu_1809_p4[32'd1] = |(1'd1);
end

assign tmp_39_fu_1866_p1 = p_01340_2_7_fu_1837_p3[7:0];

assign tmp_3_fu_602_p2 = ((p_0469_2_4_fu_576_p3 > tmp_13_cast1_fu_594_p1) ? 1'b1 : 1'b0);

assign tmp_40_fu_1878_p3 = p_01340_2_7_fu_1837_p3[32'd8];

always @ (*) begin
    tmp_41_fu_1945_p4 = p_01340_2_7_reg_2264;
    tmp_41_fu_1945_p4[32'd0] = |(1'd1);
end

assign tmp_4_fu_248_p3 = {{p_Result_25_1_fu_238_p4}, {1'd1}};

assign tmp_5_fu_330_p3 = {{p_Result_25_2_fu_320_p4}, {1'd1}};

assign tmp_6_fu_412_p3 = {{p_Result_25_3_fu_402_p4}, {1'd1}};

assign tmp_7_fu_484_p3 = {{p_0523_1_3_fu_468_p3}, {1'd1}};

assign tmp_8_1_cast_fu_266_p1 = tmp_4_fu_248_p3;

assign tmp_8_2_cast_fu_348_p1 = tmp_5_fu_330_p3;

assign tmp_8_3_cast_fu_430_p1 = tmp_6_fu_412_p3;

assign tmp_8_4_cast_fu_496_p1 = tmp_7_fu_484_p3;

always @ (*) begin
    tmp_8_fu_294_p4 = p_0523_1_fu_222_p3;
    tmp_8_fu_294_p4[32'd3] = |(1'd1);
end

assign tmp_9_1_fu_270_p2 = ((p_Result_28_1_fu_256_p4 < tmp_8_1_cast_fu_266_p1) ? 1'b1 : 1'b0);

assign tmp_9_2_fu_352_p2 = ((p_Result_28_2_fu_338_p4 < tmp_8_2_cast_fu_348_p1) ? 1'b1 : 1'b0);

assign tmp_9_3_fu_434_p2 = ((p_Result_28_3_fu_420_p4 < tmp_8_3_cast_fu_430_p1) ? 1'b1 : 1'b0);

assign tmp_9_4_fu_500_p2 = ((tmp_15_fu_492_p1 < tmp_8_4_cast_fu_496_p1) ? 1'b1 : 1'b0);

assign tmp_9_fu_1278_p4 = {{p_01340_2_4_fu_1248_p3[4:3]}};

assign tmp_fu_198_p1 = x_V_int_reg[7:0];

assign tmp_s_fu_190_p1 = $signed(tmp_1_fu_180_p4);

assign ult1_fu_953_p2 = ((p_01163_2_1_reg_2104 < mul_FH_V_2_fu_884_p4) ? 1'b1 : 1'b0);

assign ult2_fu_1080_p2 = ((p_01163_2_2_fu_984_p3 < mul_FH_V_3_fu_1015_p4) ? 1'b1 : 1'b0);

assign ult3_fu_1192_p2 = ((mul_FH_V_4_fu_1152_p3 < p_01163_2_3_reg_2162) ? 1'b1 : 1'b0);

assign ult_fu_772_p2 = ((p_01163_2_fu_658_p3 < mul_FH_V_1_fu_706_p4) ? 1'b1 : 1'b0);

assign x_l_FH_V_2_1_fu_746_p2 = (p_01163_2_fu_658_p3 - mul_FH_V_1_fu_706_p4);

assign x_l_FH_V_2_2_fu_920_p2 = (p_01163_2_1_reg_2104 - mul_FH_V_2_fu_884_p4);

assign x_l_FH_V_2_3_fu_1054_p2 = (p_01163_2_2_fu_984_p3 - mul_FH_V_3_fu_1015_p4);

assign x_l_FH_V_2_4_fu_1209_p2 = (p_01163_2_3_reg_2162 + tmp_26_4_fu_1203_p2);

assign x_l_FH_V_2_5_fu_1424_p2 = (tmp_26_5_fu_1419_p2 + p_01163_2_4_reg_2185);

assign x_l_FH_V_2_6_fu_1595_p2 = (tmp_26_6_fu_1589_p2 + p_01163_2_5_fu_1456_p3);

assign x_l_FH_V_2_7_fu_1792_p2 = (tmp_26_7_fu_1786_p2 + p_01163_2_6_reg_2245);

assign x_l_FH_V_2_fu_614_p2 = ($signed(x_l_FH_V_fu_544_p3) + $signed(9'd384));

assign x_l_FH_V_fu_544_p3 = {{tmp_reg_2045}, {1'd0}};

assign x_l_FL_V_5_fu_1361_p2 = (p_01150_2_4_fu_1256_p3 - mul_FL_V_5_fu_1305_p3);

assign x_l_FL_V_6_fu_1552_p2 = (p_01150_2_5_reg_2220 - mul_FL_V_6_fu_1497_p3);

assign x_l_FL_V_7_fu_1751_p2 = (p_01150_2_6_reg_2238 - mul_FL_V_7_fu_1700_p3);

assign x_l_I_V_2_1_fu_752_p2 = ($signed(p_0469_5_fu_666_p3) + $signed(12'd4095));

assign x_l_I_V_2_2_fu_925_p2 = ($signed(p_0469_5_1_reg_2112) + $signed(12'd4095));

assign x_l_I_V_2_3_fu_1060_p2 = ($signed(p_0469_5_2_fu_991_p3) + $signed(12'd4095));

assign x_l_I_V_2_4_fu_1214_p2 = ($signed(p_0469_5_3_reg_2170) + $signed(12'd4095));

assign x_l_I_V_2_5_fu_1429_p2 = ($signed(p_0469_5_4_reg_2193) + $signed(12'd4095));

assign x_l_I_V_2_6_fu_1601_p2 = ($signed(p_0469_5_5_fu_1462_p3) + $signed(12'd4095));

assign x_l_I_V_2_7_fu_1797_p2 = ($signed(p_0469_5_6_reg_2255) + $signed(12'd4095));

assign x_l_I_V_2_fu_620_p2 = ($signed(p_0469_2_4_fu_576_p3) + $signed(12'd4095));

assign x_l_I_V_5_1_fu_758_p3 = ((tmp_22_1_fu_740_p2[0:0] === 1'b1) ? x_l_I_V_2_1_fu_752_p2 : p_0469_5_fu_666_p3);

assign x_l_I_V_5_2_fu_930_p3 = ((tmp_22_2_fu_915_p2[0:0] === 1'b1) ? x_l_I_V_2_2_fu_925_p2 : p_0469_5_1_reg_2112);

assign x_l_I_V_5_3_fu_1066_p3 = ((tmp_22_3_fu_1048_p2[0:0] === 1'b1) ? x_l_I_V_2_3_fu_1060_p2 : p_0469_5_2_fu_991_p3);

assign x_l_I_V_5_4_fu_1219_p3 = ((rev3_fu_1197_p2[0:0] === 1'b1) ? x_l_I_V_2_4_fu_1214_p2 : p_0469_5_3_reg_2170);

assign x_l_I_V_5_5_fu_1434_p3 = ((or_cond3_5_fu_1406_p2[0:0] === 1'b1) ? x_l_I_V_2_5_fu_1429_p2 : p_0469_5_4_reg_2193);

assign x_l_I_V_5_6_fu_1607_p3 = ((or_cond3_6_fu_1575_p2[0:0] === 1'b1) ? x_l_I_V_2_6_fu_1601_p2 : p_0469_5_5_fu_1462_p3);

assign x_l_I_V_5_7_fu_1802_p3 = ((or_cond3_7_fu_1772_p2[0:0] === 1'b1) ? x_l_I_V_2_7_fu_1797_p2 : p_0469_5_6_reg_2255);

assign x_l_I_V_5_fu_626_p3 = ((icmp_reg_2073[0:0] === 1'b1) ? x_l_I_V_2_fu_620_p2 : p_0469_2_4_fu_576_p3);

assign x_l_I_V_6_1_fu_766_p2 = (x_l_I_V_5_1_fu_758_p3 - tmp_13_1_cast1_fu_720_p1);

assign x_l_I_V_6_2_fu_937_p2 = (x_l_I_V_5_2_fu_930_p3 - tmp_13_2_cast1_fu_896_p1);

assign x_l_I_V_6_3_fu_1074_p2 = (x_l_I_V_5_3_fu_1066_p3 - tmp_13_3_cast1_fu_1028_p1);

assign x_l_I_V_6_4_fu_1226_p2 = (x_l_I_V_5_4_fu_1219_p3 - tmp_13_4_cast1_fu_1162_p1);

assign x_l_I_V_6_fu_633_p2 = (x_l_I_V_5_fu_626_p3 - tmp_13_cast1_fu_594_p1);

assign x_l_I_V_fu_194_p1 = $unsigned(tmp_s_fu_190_p1);

always @ (posedge ap_clk) begin
    p_01340_2_reg_2093[7:0] <= 8'b00000000;
    p_01163_2_1_reg_2104[0] <= 1'b0;
    p_01163_2_3_reg_2162[0] <= 1'b0;
    p_01150_2_5_reg_2220[5:0] <= 6'b000000;
    p_01150_2_6_reg_2238[3:0] <= 4'b0000;
end

endmodule //sqrt_fixed_17_9_s
