{
    "description": "DSP suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": {
        "accum_output_shifted_rounded": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_rounded",
            "top_module": "accum_output_shifted_rounded"
        },
        "accum_output_shifted_saturated": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_saturated",
            "top_module": "accum_output_shifted_saturated"
        },
        "accumulator": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accumulator",
            "top_module": "accumulator"
        },
        "add_output_of_four_multipliers": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_output_of_four_multipliers",
            "top_module": "add_output_of_four_multipliers"
        },
        "add_shifted_input_to_the_mul_output": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_shifted_input_to_the_mul_output",
            "top_module": "add_shifted_input_to_the_mul_output"
        },
        "cic_decimator": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/cic_decimator",
            "top_module": "cic_decimator"
        },
        "complex_multiplier": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/complex_multiplier",
            "top_module": "complex_multiplier"
        },
        "dct": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dct",
            "top_module": "dct"
        },
        "dsp_add_mul_output_to_accum_20lsb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_mul_output_to_accum_20lsb",
            "top_module": "dsp_add_mul_output_to_accum_20lsb"
        },
        "dsp_add_shifted_input_to_the_mul_coeff0_output": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output",
            "top_module": "dsp_add_shifted_input_to_the_mul_coeff0_output"
        },
        "dsp_eight_mult": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_eight_mult",
            "top_module": "dsp_eight_mult"
        },
        "dsp_fractured_accum_output_shifted_rounded": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_accum_output_shifted_rounded",
            "top_module": "dsp_fractured_accum_output_shifted_rounded"
        },
        "dsp_fractured_signed_mul_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_signed_mul_comb",
            "top_module": "dsp_fractured_signed_mul_comb"
        },
        "dsp_mul_complex_eq": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_complex_eq",
            "top_module": "dsp_mul_complex_eq"
        },
        "dsp_mul_parameterized": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_parameterized",
            "top_module": "dsp_mul_parameterized"
        },
        "dsp_mul_signed_accum_add_only": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_accum_add_only",
            "top_module": "dsp_mul_signed_accum_add_only"
        },
        "dsp_mul_signed_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_comb",
            "top_module": "dsp_mul_signed_comb"
        },
        "dsp_mul_signed_in_not_reg_out_is_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_out_is_reg",
            "top_module": "dsp_mul_signed_in_not_reg_out_is_reg"
        },
        "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg",
            "top_module": "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg"
        },
        "dsp_mul_signed_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg",
            "top_module": "dsp_mul_signed_reg"
        },
        "dsp_mul_signed_reg_active_low_async_reset": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_async_reset",
            "top_module": "dsp_mul_signed_reg_active_low_async_reset"
        },
        "dsp_mul_signed_reg_active_low_sync_reset": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_sync_reset",
            "top_module": "dsp_mul_signed_reg_active_low_sync_reset"
        },
        "dsp_mul_signed_reg_output_is_not_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_output_is_not_reg",
            "top_module": "dsp_mul_signed_reg_output_is_not_reg"
        },
        "dsp_mul_signed_reg_with_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "dsp_mul_signed_reg_with_accum_output_is_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum_output_is_reg",
            "top_module": "dsp_mul_signed_reg_with_accum_output_is_reg"
        },
        "dsp_mul_unsigned_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_comb",
            "top_module": "dsp_mul_unsigned_comb"
        },
        "dsp_mul_unsigned_parameterized": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_parameterized",
            "top_module": "dsp_mul_unsigned_parameterized"
        },
        "dsp_mul_unsigned_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_reg",
            "top_module": "dsp_mul_unsigned_reg"
        },
        "dsp_multiplier_accum_with_add": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add",
            "top_module": "dsp_multiplier_accum_with_add"
        },
        "dsp_multiplier_accum_with_add_and_sub": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add_and_sub",
            "top_module": "dsp_multiplier_accum_with_add_and_sub"
        },
        "dsp_z_o_wrt_out_select_i": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_z_o_wrt_out_select_i",
            "top_module": "dsp_z_o_wrt_out_select_i"
        },
        "input_to_adder_and_mul_A_input_wrt_feedback_i": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/input_to_adder_and_mul_A_input_wrt_feedback_i",
            "top_module": "input_to_adder_and_mul_A_input_wrt_feedback_i"
        },
        "instantiate_adder_in_mult_and_shifted_input_design": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_adder_in_mult_and_shifted_input_design",
            "top_module": "instantiate_adder_in_mult_and_shifted_input_design"
        },
        "instantiate_mul_in_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_mul_in_accum",
            "top_module": "instantiate_mul_in_accum"
        },
        "load_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/load_accum",
            "top_module": "load_accum"
        },
        "matrix_mult_3x3": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/matrix_mult_3x3",
            "top_module": "matrix_mult_3x3"
        },
        "mul_and_reflect_input_B_as_registered_out": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/mul_and_reflect_input_B_as_registered_out",
            "top_module": "mul_and_reflect_input_B_as_registered_out"
        },
        "multiplier_adder_wrt_Reg_input_i": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/multiplier_adder_wrt_Reg_input_i",
            "top_module": "multiplier_adder_wrt_Reg_input_i"
        },
        "reg_and_not_reg_input_mul_with_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/reg_and_not_reg_input_mul_with_accum",
            "top_module": "reg_and_not_reg_input_mul_with_accum"
        },
        "simple_multiplier_with_adder": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_multiplier_with_adder",
            "top_module": "simple_multiplier_with_adder"
        },
        "simple_unsigned_4tap_fir": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_unsigned_4tap_fir",
            "top_module": "simple_unsigned_4tap_fir"
        },
        "sixteen_mult_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/sixteen_mult_accum",
            "top_module": "sixteen_mult_accum"
        }
    }
}
