# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1633 \
    name x_0_val1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_0_val1 \
    op interface \
    ports { x_0_val1 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1634 \
    name x_1_val2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1_val2 \
    op interface \
    ports { x_1_val2 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1635 \
    name x_2_val3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_val3 \
    op interface \
    ports { x_2_val3 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1636 \
    name x_3_val4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3_val4 \
    op interface \
    ports { x_3_val4 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1637 \
    name x_4_val5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_4_val5 \
    op interface \
    ports { x_4_val5 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1638 \
    name x_5_val6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_5_val6 \
    op interface \
    ports { x_5_val6 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1639 \
    name x_6_val7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6_val7 \
    op interface \
    ports { x_6_val7 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1640 \
    name x_7_val8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_7_val8 \
    op interface \
    ports { x_7_val8 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1641 \
    name x_8_val9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_8_val9 \
    op interface \
    ports { x_8_val9 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1642 \
    name x_9_val10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9_val10 \
    op interface \
    ports { x_9_val10 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1643 \
    name x_10_val11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_10_val11 \
    op interface \
    ports { x_10_val11 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1644 \
    name x_11_val12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_11_val12 \
    op interface \
    ports { x_11_val12 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1645 \
    name x_12_val13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12_val13 \
    op interface \
    ports { x_12_val13 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1646 \
    name x_13_val14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_13_val14 \
    op interface \
    ports { x_13_val14 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1647 \
    name x_14_val15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_14_val15 \
    op interface \
    ports { x_14_val15 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1648 \
    name x_15_val16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_15_val16 \
    op interface \
    ports { x_15_val16 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1649 \
    name x_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_16_val \
    op interface \
    ports { x_16_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1650 \
    name x_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_17_val \
    op interface \
    ports { x_17_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1651 \
    name x_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_18_val \
    op interface \
    ports { x_18_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1652 \
    name x_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_19_val \
    op interface \
    ports { x_19_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1653 \
    name x_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_20_val \
    op interface \
    ports { x_20_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1654 \
    name x_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_21_val \
    op interface \
    ports { x_21_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1655 \
    name x_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_22_val \
    op interface \
    ports { x_22_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1656 \
    name x_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_23_val \
    op interface \
    ports { x_23_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1657 \
    name x_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_24_val \
    op interface \
    ports { x_24_val { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 18 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


