Listing 5.14?HDL Code for an XNOR Gate—VHDL and Verilog
      
      VHDL XNOR Gate Description
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       
       entity XNOR_degrade is
       Port (y : out std_logic; a, b : in std_logic);
       end XNOR_degrade;
       
       architecture XNORgate of XNOR_degrade is
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral); 
       for all : nmos use entity work.mos (nmos_behavioral); 
       constant vdd : std_logic := '1';
       constant gnd : std_logic := '0';
       signal s0 : std_logic;
       
       begin
       p1 : pmos port map (s0, vdd, b);
       p2 : pmos port map (y, s0, a);
       
       n1 : nmos port map (s0, gnd, b);
       n2 : nmos port map (y, b, a);
       
       end XNORgate;
      
      Verilog XNOR Gate Description
       module gate (a, b, y);
       
       input a, b;
       output y;
       
       supply1 vdd;
       supply0 gnd;
       
       pmos p1 (s0, vdd, b); 	
       pmos p2 (y, s0, a);
       
       nmos n1 (s0, gnd, b);
       nmos n2 (y, b, a);
       
       endmodule

