
This report describes the implementation of a simple multi-cycle processor 
supporting a subset of the MIPS instruction set  in VHDL, 
as well as the motivation, process and technical details behind it.

