/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* SCL */
#define SCL_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_0_INBUF_ENABLED 1u
#define SCL_0_INIT_DRIVESTATE 1u
#define SCL_0_INIT_MUXSEL 19u
#define SCL_0_INPUT_SYNC 2u
#define SCL_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_0_NUM 4u
#define SCL_0_PORT GPIO_PRT6
#define SCL_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SCL_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SCL_INBUF_ENABLED 1u
#define SCL_INIT_DRIVESTATE 1u
#define SCL_INIT_MUXSEL 19u
#define SCL_INPUT_SYNC 2u
#define SCL_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SCL_NUM 4u
#define SCL_PORT GPIO_PRT6
#define SCL_SLEWRATE CY_GPIO_SLEW_FAST
#define SCL_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* SDA */
#define SDA_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_0_INBUF_ENABLED 1u
#define SDA_0_INIT_DRIVESTATE 1u
#define SDA_0_INIT_MUXSEL 19u
#define SDA_0_INPUT_SYNC 2u
#define SDA_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_0_NUM 5u
#define SDA_0_PORT GPIO_PRT6
#define SDA_0_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define SDA_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define SDA_INBUF_ENABLED 1u
#define SDA_INIT_DRIVESTATE 1u
#define SDA_INIT_MUXSEL 19u
#define SDA_INPUT_SYNC 2u
#define SDA_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define SDA_NUM 5u
#define SDA_PORT GPIO_PRT6
#define SDA_SLEWRATE CY_GPIO_SLEW_FAST
#define SDA_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_E */
#define CLCD_E_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_E_0_INBUF_ENABLED 0u
#define CLCD_E_0_INIT_DRIVESTATE 0u
#define CLCD_E_0_INIT_MUXSEL 0u
#define CLCD_E_0_INPUT_SYNC 2u
#define CLCD_E_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_E_0_NUM 4u
#define CLCD_E_0_PORT GPIO_PRT5
#define CLCD_E_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_E_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_E_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_E_INBUF_ENABLED 0u
#define CLCD_E_INIT_DRIVESTATE 0u
#define CLCD_E_INIT_MUXSEL 0u
#define CLCD_E_INPUT_SYNC 2u
#define CLCD_E_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_E_NUM 4u
#define CLCD_E_PORT GPIO_PRT5
#define CLCD_E_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_E_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Button1 */
#define Button1_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button1_0_INBUF_ENABLED 1u
#define Button1_0_INIT_DRIVESTATE 0u
#define Button1_0_INIT_MUXSEL 0u
#define Button1_0_INPUT_SYNC 2u
#define Button1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button1_0_NUM 0u
#define Button1_0_PORT GPIO_PRT9
#define Button1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Button1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Button1_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button1_INBUF_ENABLED 1u
#define Button1_INIT_DRIVESTATE 0u
#define Button1_INIT_MUXSEL 0u
#define Button1_INPUT_SYNC 2u
#define Button1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button1_NUM 0u
#define Button1_PORT GPIO_PRT9
#define Button1_SLEWRATE CY_GPIO_SLEW_FAST
#define Button1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Button2 */
#define Button2_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button2_0_INBUF_ENABLED 1u
#define Button2_0_INIT_DRIVESTATE 0u
#define Button2_0_INIT_MUXSEL 0u
#define Button2_0_INPUT_SYNC 2u
#define Button2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button2_0_NUM 1u
#define Button2_0_PORT GPIO_PRT9
#define Button2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Button2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Button2_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button2_INBUF_ENABLED 1u
#define Button2_INIT_DRIVESTATE 0u
#define Button2_INIT_MUXSEL 0u
#define Button2_INPUT_SYNC 2u
#define Button2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button2_NUM 1u
#define Button2_PORT GPIO_PRT9
#define Button2_SLEWRATE CY_GPIO_SLEW_FAST
#define Button2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Button3 */
#define Button3_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button3_0_INBUF_ENABLED 1u
#define Button3_0_INIT_DRIVESTATE 0u
#define Button3_0_INIT_MUXSEL 0u
#define Button3_0_INPUT_SYNC 2u
#define Button3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button3_0_NUM 2u
#define Button3_0_PORT GPIO_PRT9
#define Button3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Button3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Button3_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button3_INBUF_ENABLED 1u
#define Button3_INIT_DRIVESTATE 0u
#define Button3_INIT_MUXSEL 0u
#define Button3_INPUT_SYNC 2u
#define Button3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button3_NUM 2u
#define Button3_PORT GPIO_PRT9
#define Button3_SLEWRATE CY_GPIO_SLEW_FAST
#define Button3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Button4 */
#define Button4_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button4_0_INBUF_ENABLED 1u
#define Button4_0_INIT_DRIVESTATE 0u
#define Button4_0_INIT_MUXSEL 0u
#define Button4_0_INPUT_SYNC 2u
#define Button4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button4_0_NUM 3u
#define Button4_0_PORT GPIO_PRT9
#define Button4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Button4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Button4_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button4_INBUF_ENABLED 1u
#define Button4_INIT_DRIVESTATE 0u
#define Button4_INIT_MUXSEL 0u
#define Button4_INPUT_SYNC 2u
#define Button4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button4_NUM 3u
#define Button4_PORT GPIO_PRT9
#define Button4_SLEWRATE CY_GPIO_SLEW_FAST
#define Button4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Button5 */
#define Button5_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button5_0_INBUF_ENABLED 1u
#define Button5_0_INIT_DRIVESTATE 0u
#define Button5_0_INIT_MUXSEL 0u
#define Button5_0_INPUT_SYNC 2u
#define Button5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button5_0_NUM 4u
#define Button5_0_PORT GPIO_PRT9
#define Button5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Button5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Button5_DRIVEMODE CY_GPIO_DM_HIGHZ
#define Button5_INBUF_ENABLED 1u
#define Button5_INIT_DRIVESTATE 0u
#define Button5_INIT_MUXSEL 0u
#define Button5_INPUT_SYNC 2u
#define Button5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Button5_NUM 4u
#define Button5_PORT GPIO_PRT9
#define Button5_SLEWRATE CY_GPIO_SLEW_FAST
#define Button5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_RS */
#define CLCD_RS_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RS_0_INBUF_ENABLED 0u
#define CLCD_RS_0_INIT_DRIVESTATE 0u
#define CLCD_RS_0_INIT_MUXSEL 0u
#define CLCD_RS_0_INPUT_SYNC 2u
#define CLCD_RS_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RS_0_NUM 2u
#define CLCD_RS_0_PORT GPIO_PRT5
#define CLCD_RS_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RS_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_RS_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RS_INBUF_ENABLED 0u
#define CLCD_RS_INIT_DRIVESTATE 0u
#define CLCD_RS_INIT_MUXSEL 0u
#define CLCD_RS_INPUT_SYNC 2u
#define CLCD_RS_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RS_NUM 2u
#define CLCD_RS_PORT GPIO_PRT5
#define CLCD_RS_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RS_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_RW */
#define CLCD_RW_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RW_0_INBUF_ENABLED 0u
#define CLCD_RW_0_INIT_DRIVESTATE 0u
#define CLCD_RW_0_INIT_MUXSEL 0u
#define CLCD_RW_0_INPUT_SYNC 2u
#define CLCD_RW_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RW_0_NUM 3u
#define CLCD_RW_0_PORT GPIO_PRT5
#define CLCD_RW_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RW_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_RW_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_RW_INBUF_ENABLED 0u
#define CLCD_RW_INIT_DRIVESTATE 0u
#define CLCD_RW_INIT_MUXSEL 0u
#define CLCD_RW_INPUT_SYNC 2u
#define CLCD_RW_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_RW_NUM 3u
#define CLCD_RW_PORT GPIO_PRT5
#define CLCD_RW_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_RW_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB4 */
#define CLCD_DB4_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB4_0_INBUF_ENABLED 0u
#define CLCD_DB4_0_INIT_DRIVESTATE 0u
#define CLCD_DB4_0_INIT_MUXSEL 0u
#define CLCD_DB4_0_INPUT_SYNC 2u
#define CLCD_DB4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB4_0_NUM 0u
#define CLCD_DB4_0_PORT GPIO_PRT10
#define CLCD_DB4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB4_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB4_INBUF_ENABLED 0u
#define CLCD_DB4_INIT_DRIVESTATE 0u
#define CLCD_DB4_INIT_MUXSEL 0u
#define CLCD_DB4_INPUT_SYNC 2u
#define CLCD_DB4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB4_NUM 0u
#define CLCD_DB4_PORT GPIO_PRT10
#define CLCD_DB4_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB5 */
#define CLCD_DB5_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB5_0_INBUF_ENABLED 0u
#define CLCD_DB5_0_INIT_DRIVESTATE 0u
#define CLCD_DB5_0_INIT_MUXSEL 0u
#define CLCD_DB5_0_INPUT_SYNC 2u
#define CLCD_DB5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB5_0_NUM 1u
#define CLCD_DB5_0_PORT GPIO_PRT10
#define CLCD_DB5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB5_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB5_INBUF_ENABLED 0u
#define CLCD_DB5_INIT_DRIVESTATE 0u
#define CLCD_DB5_INIT_MUXSEL 0u
#define CLCD_DB5_INPUT_SYNC 2u
#define CLCD_DB5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB5_NUM 1u
#define CLCD_DB5_PORT GPIO_PRT10
#define CLCD_DB5_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB6 */
#define CLCD_DB6_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB6_0_INBUF_ENABLED 0u
#define CLCD_DB6_0_INIT_DRIVESTATE 0u
#define CLCD_DB6_0_INIT_MUXSEL 0u
#define CLCD_DB6_0_INPUT_SYNC 2u
#define CLCD_DB6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB6_0_NUM 2u
#define CLCD_DB6_0_PORT GPIO_PRT10
#define CLCD_DB6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB6_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB6_INBUF_ENABLED 0u
#define CLCD_DB6_INIT_DRIVESTATE 0u
#define CLCD_DB6_INIT_MUXSEL 0u
#define CLCD_DB6_INPUT_SYNC 2u
#define CLCD_DB6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB6_NUM 2u
#define CLCD_DB6_PORT GPIO_PRT10
#define CLCD_DB6_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* CLCD_DB7 */
#define CLCD_DB7_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB7_0_INBUF_ENABLED 0u
#define CLCD_DB7_0_INIT_DRIVESTATE 0u
#define CLCD_DB7_0_INIT_MUXSEL 0u
#define CLCD_DB7_0_INPUT_SYNC 2u
#define CLCD_DB7_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB7_0_NUM 3u
#define CLCD_DB7_0_PORT GPIO_PRT10
#define CLCD_DB7_0_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB7_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define CLCD_DB7_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define CLCD_DB7_INBUF_ENABLED 0u
#define CLCD_DB7_INIT_DRIVESTATE 0u
#define CLCD_DB7_INIT_MUXSEL 0u
#define CLCD_DB7_INPUT_SYNC 2u
#define CLCD_DB7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define CLCD_DB7_NUM 3u
#define CLCD_DB7_PORT GPIO_PRT10
#define CLCD_DB7_SLEWRATE CY_GPIO_SLEW_FAST
#define CLCD_DB7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Channel0 */
#define Channel0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Channel0_0_INBUF_ENABLED 0u
#define Channel0_0_INIT_DRIVESTATE 1u
#define Channel0_0_INIT_MUXSEL 4u
#define Channel0_0_INPUT_SYNC 2u
#define Channel0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Channel0_0_NUM 2u
#define Channel0_0_PORT GPIO_PRT6
#define Channel0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Channel0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Channel0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Channel0_INBUF_ENABLED 0u
#define Channel0_INIT_DRIVESTATE 1u
#define Channel0_INIT_MUXSEL 4u
#define Channel0_INPUT_SYNC 2u
#define Channel0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Channel0_NUM 2u
#define Channel0_PORT GPIO_PRT6
#define Channel0_SLEWRATE CY_GPIO_SLEW_FAST
#define Channel0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Red1 */
#define RGB_Red1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Red1_0_INBUF_ENABLED 0u
#define RGB_Red1_0_INIT_DRIVESTATE 1u
#define RGB_Red1_0_INIT_MUXSEL 8u
#define RGB_Red1_0_INPUT_SYNC 2u
#define RGB_Red1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Red1_0_NUM 3u
#define RGB_Red1_0_PORT GPIO_PRT6
#define RGB_Red1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Red1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Red1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Red1_INBUF_ENABLED 0u
#define RGB_Red1_INIT_DRIVESTATE 1u
#define RGB_Red1_INIT_MUXSEL 8u
#define RGB_Red1_INPUT_SYNC 2u
#define RGB_Red1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Red1_NUM 3u
#define RGB_Red1_PORT GPIO_PRT6
#define RGB_Red1_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Red1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Red2 */
#define RGB_Red2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Red2_0_INBUF_ENABLED 0u
#define RGB_Red2_0_INIT_DRIVESTATE 1u
#define RGB_Red2_0_INIT_MUXSEL 8u
#define RGB_Red2_0_INPUT_SYNC 2u
#define RGB_Red2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Red2_0_NUM 5u
#define RGB_Red2_0_PORT GPIO_PRT9
#define RGB_Red2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Red2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Red2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Red2_INBUF_ENABLED 0u
#define RGB_Red2_INIT_DRIVESTATE 1u
#define RGB_Red2_INIT_MUXSEL 8u
#define RGB_Red2_INPUT_SYNC 2u
#define RGB_Red2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Red2_NUM 5u
#define RGB_Red2_PORT GPIO_PRT9
#define RGB_Red2_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Red2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Red3 */
#define RGB_Red3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Red3_0_INBUF_ENABLED 0u
#define RGB_Red3_0_INIT_DRIVESTATE 1u
#define RGB_Red3_0_INIT_MUXSEL 3u
#define RGB_Red3_0_INPUT_SYNC 2u
#define RGB_Red3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Red3_0_NUM 4u
#define RGB_Red3_0_PORT GPIO_PRT10
#define RGB_Red3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Red3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Red3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Red3_INBUF_ENABLED 0u
#define RGB_Red3_INIT_DRIVESTATE 1u
#define RGB_Red3_INIT_MUXSEL 3u
#define RGB_Red3_INPUT_SYNC 2u
#define RGB_Red3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Red3_NUM 4u
#define RGB_Red3_PORT GPIO_PRT10
#define RGB_Red3_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Red3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Blue1 */
#define RGB_Blue1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Blue1_0_INBUF_ENABLED 0u
#define RGB_Blue1_0_INIT_DRIVESTATE 1u
#define RGB_Blue1_0_INIT_MUXSEL 3u
#define RGB_Blue1_0_INPUT_SYNC 2u
#define RGB_Blue1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Blue1_0_NUM 6u
#define RGB_Blue1_0_PORT GPIO_PRT9
#define RGB_Blue1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Blue1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Blue1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Blue1_INBUF_ENABLED 0u
#define RGB_Blue1_INIT_DRIVESTATE 1u
#define RGB_Blue1_INIT_MUXSEL 3u
#define RGB_Blue1_INPUT_SYNC 2u
#define RGB_Blue1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Blue1_NUM 6u
#define RGB_Blue1_PORT GPIO_PRT9
#define RGB_Blue1_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Blue1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Blue2 */
#define RGB_Blue2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Blue2_0_INBUF_ENABLED 0u
#define RGB_Blue2_0_INIT_DRIVESTATE 1u
#define RGB_Blue2_0_INIT_MUXSEL 3u
#define RGB_Blue2_0_INPUT_SYNC 2u
#define RGB_Blue2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Blue2_0_NUM 6u
#define RGB_Blue2_0_PORT GPIO_PRT10
#define RGB_Blue2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Blue2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Blue2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Blue2_INBUF_ENABLED 0u
#define RGB_Blue2_INIT_DRIVESTATE 1u
#define RGB_Blue2_INIT_MUXSEL 3u
#define RGB_Blue2_INPUT_SYNC 2u
#define RGB_Blue2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Blue2_NUM 6u
#define RGB_Blue2_PORT GPIO_PRT10
#define RGB_Blue2_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Blue2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Blue3 */
#define RGB_Blue3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Blue3_0_INBUF_ENABLED 0u
#define RGB_Blue3_0_INIT_DRIVESTATE 1u
#define RGB_Blue3_0_INIT_MUXSEL 8u
#define RGB_Blue3_0_INPUT_SYNC 2u
#define RGB_Blue3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Blue3_0_NUM 5u
#define RGB_Blue3_0_PORT GPIO_PRT5
#define RGB_Blue3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Blue3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Blue3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Blue3_INBUF_ENABLED 0u
#define RGB_Blue3_INIT_DRIVESTATE 1u
#define RGB_Blue3_INIT_MUXSEL 8u
#define RGB_Blue3_INPUT_SYNC 2u
#define RGB_Blue3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Blue3_NUM 5u
#define RGB_Blue3_PORT GPIO_PRT5
#define RGB_Blue3_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Blue3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Green1 */
#define RGB_Green1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Green1_0_INBUF_ENABLED 0u
#define RGB_Green1_0_INIT_DRIVESTATE 1u
#define RGB_Green1_0_INIT_MUXSEL 8u
#define RGB_Green1_0_INPUT_SYNC 2u
#define RGB_Green1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Green1_0_NUM 1u
#define RGB_Green1_0_PORT GPIO_PRT7
#define RGB_Green1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Green1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Green1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Green1_INBUF_ENABLED 0u
#define RGB_Green1_INIT_DRIVESTATE 1u
#define RGB_Green1_INIT_MUXSEL 8u
#define RGB_Green1_INPUT_SYNC 2u
#define RGB_Green1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Green1_NUM 1u
#define RGB_Green1_PORT GPIO_PRT7
#define RGB_Green1_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Green1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Green2 */
#define RGB_Green2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Green2_0_INBUF_ENABLED 0u
#define RGB_Green2_0_INIT_DRIVESTATE 1u
#define RGB_Green2_0_INIT_MUXSEL 9u
#define RGB_Green2_0_INPUT_SYNC 2u
#define RGB_Green2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Green2_0_NUM 5u
#define RGB_Green2_0_PORT GPIO_PRT10
#define RGB_Green2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Green2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Green2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Green2_INBUF_ENABLED 0u
#define RGB_Green2_INIT_DRIVESTATE 1u
#define RGB_Green2_INIT_MUXSEL 9u
#define RGB_Green2_INPUT_SYNC 2u
#define RGB_Green2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Green2_NUM 5u
#define RGB_Green2_PORT GPIO_PRT10
#define RGB_Green2_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Green2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RGB_Green3 */
#define RGB_Green3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Green3_0_INBUF_ENABLED 0u
#define RGB_Green3_0_INIT_DRIVESTATE 1u
#define RGB_Green3_0_INIT_MUXSEL 3u
#define RGB_Green3_0_INPUT_SYNC 2u
#define RGB_Green3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Green3_0_NUM 6u
#define RGB_Green3_0_PORT GPIO_PRT5
#define RGB_Green3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Green3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RGB_Green3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RGB_Green3_INBUF_ENABLED 0u
#define RGB_Green3_INIT_DRIVESTATE 1u
#define RGB_Green3_INIT_MUXSEL 3u
#define RGB_Green3_INPUT_SYNC 2u
#define RGB_Green3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RGB_Green3_NUM 6u
#define RGB_Green3_PORT GPIO_PRT5
#define RGB_Green3_SLEWRATE CY_GPIO_SLEW_FAST
#define RGB_Green3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LoadSwitch1 */
#define LoadSwitch1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LoadSwitch1_0_INBUF_ENABLED 0u
#define LoadSwitch1_0_INIT_DRIVESTATE 0u
#define LoadSwitch1_0_INIT_MUXSEL 0u
#define LoadSwitch1_0_INPUT_SYNC 2u
#define LoadSwitch1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LoadSwitch1_0_NUM 6u
#define LoadSwitch1_0_PORT GPIO_PRT12
#define LoadSwitch1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LoadSwitch1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LoadSwitch1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LoadSwitch1_INBUF_ENABLED 0u
#define LoadSwitch1_INIT_DRIVESTATE 0u
#define LoadSwitch1_INIT_MUXSEL 0u
#define LoadSwitch1_INPUT_SYNC 2u
#define LoadSwitch1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LoadSwitch1_NUM 6u
#define LoadSwitch1_PORT GPIO_PRT12
#define LoadSwitch1_SLEWRATE CY_GPIO_SLEW_FAST
#define LoadSwitch1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LoadSwitch2 */
#define LoadSwitch2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LoadSwitch2_0_INBUF_ENABLED 0u
#define LoadSwitch2_0_INIT_DRIVESTATE 0u
#define LoadSwitch2_0_INIT_MUXSEL 0u
#define LoadSwitch2_0_INPUT_SYNC 2u
#define LoadSwitch2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LoadSwitch2_0_NUM 7u
#define LoadSwitch2_0_PORT GPIO_PRT12
#define LoadSwitch2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LoadSwitch2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LoadSwitch2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LoadSwitch2_INBUF_ENABLED 0u
#define LoadSwitch2_INIT_DRIVESTATE 0u
#define LoadSwitch2_INIT_MUXSEL 0u
#define LoadSwitch2_INPUT_SYNC 2u
#define LoadSwitch2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LoadSwitch2_NUM 7u
#define LoadSwitch2_PORT GPIO_PRT12
#define LoadSwitch2_SLEWRATE CY_GPIO_SLEW_FAST
#define LoadSwitch2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
