// Seed: 3779165987
module module_0 ();
  assign id_1 = id_1;
  module_2();
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply1 id_6
);
  assign id_3 = ~id_4;
  module_0();
endmodule
module module_2 ();
  always id_1 <= 1;
  id_3(
      .id_0(1), .id_1(), .id_2(id_2), .id_3(id_1)
  );
endmodule
