<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPAE C API: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPAE C API
   &#160;<span id="projectnumber">-..</span>
   </div>
   <div id="projectbrief">FPGA API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="contents">
&#160;

<h3><a id="index_f"></a>- f -</h3><ul>
<li>FPGA_ACCELERATOR
: <a class="el" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a5c3973a253ffaabddd0a083f05abebc7">types_enum.h</a>
</li>
<li>FPGA_ACCELERATOR_ASSIGNED
: <a class="el" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbeaa1212584ffe16949e0ed25c04a679786">types_enum.h</a>
</li>
<li>FPGA_ACCELERATOR_UNASSIGNED
: <a class="el" href="types__enum_8h.html#a90d0d4dfde2d893585fb72ba51f0bfbea35c1c5720c92650e289c592abfd5e2b8">types_enum.h</a>
</li>
<li>FPGA_BUF_PREALLOCATED
: <a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5a625a9b51ada35d27da1079ff747d04db">types_enum.h</a>
</li>
<li>FPGA_BUF_QUIET
: <a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5abc99b8f3e50fb4eac1dbbeae4aca7957">types_enum.h</a>
</li>
<li>FPGA_BUF_READ_ONLY
: <a class="el" href="types__enum_8h.html#a99f1b7a7fb02d7fa8e5823749b9005e5ae69aa057dde55423090ab4f7b9f3c200">types_enum.h</a>
</li>
<li>FPGA_BUSY
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7785c48a8a9ab76b21bcd1627832fdd4">types_enum.h</a>
</li>
<li>FPGA_DEVICE
: <a class="el" href="types__enum_8h.html#a9b2ddb9e533441e79f19d45fa0a24934a91f784c1c357473adbde7188a244219a">types_enum.h</a>
</li>
<li>FPGA_EVENT_ERROR
: <a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ae06578392a4b6edada24bb375b05d800">types_enum.h</a>
</li>
<li>FPGA_EVENT_INTERRUPT
: <a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6a4927c38c144629dfd0ac7b798853d18f">types_enum.h</a>
</li>
<li>FPGA_EVENT_POWER_THERMAL
: <a class="el" href="types__enum_8h.html#a6eccf38d4643d14fbc51f34e03131fa6ac5bbf42f4aadeb692ba00bc87d2a1d63">types_enum.h</a>
</li>
<li>FPGA_EXCEPTION
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8527745386f7cea8d8aa64f96f2249a4">types_enum.h</a>
</li>
<li>FPGA_IFC_DFL
: <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cbada6c2b32c7c5e8eba60cebe80b38355c">types_enum.h</a>
</li>
<li>FPGA_IFC_SIM_DFL
: <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba77bd30a60ce179d221303a4577d9ae17">types_enum.h</a>
</li>
<li>FPGA_IFC_SIM_VFIO
: <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba6d64205e510545526e3b01ad672293da">types_enum.h</a>
</li>
<li>FPGA_IFC_UIO
: <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba47104e3152df9613560b18b507995691">types_enum.h</a>
</li>
<li>FPGA_IFC_VFIO
: <a class="el" href="types__enum_8h.html#a9b433f944fba4b80dd796dec286412cba950d486b953b25fc8729fca05ea10962">types_enum.h</a>
</li>
<li>FPGA_INVALID_PARAM
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da72e05d22cb414d8a35945301b79302f9">types_enum.h</a>
</li>
<li>FPGA_METRIC_DATATYPE_BOOL
: <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42af89cdb2fd1aaf8209950ff080a684">types_enum.h</a>
</li>
<li>FPGA_METRIC_DATATYPE_DOUBLE
: <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca0ef125e071fb8bb97d89e083055b350a">types_enum.h</a>
</li>
<li>FPGA_METRIC_DATATYPE_FLOAT
: <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca42b7558a3659d44b5291a68329ac59ba">types_enum.h</a>
</li>
<li>FPGA_METRIC_DATATYPE_INT
: <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bcca7e4011246e4e6ce4c62cbcd54c6b6446">types_enum.h</a>
</li>
<li>FPGA_METRIC_DATATYPE_UNKNOWN
: <a class="el" href="types__enum_8h.html#ab10f51ceeb88998e5d0389cbd3d55bccad5f469dac4b7a5961008918926f399dc">types_enum.h</a>
</li>
<li>FPGA_METRIC_TYPE_AFU
: <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094afcaecf93ad13bf9558197c925c87d6c2">types_enum.h</a>
</li>
<li>FPGA_METRIC_TYPE_PERFORMANCE_CTR
: <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a0090631e9c7498fcb11d73aae843d4c0">types_enum.h</a>
</li>
<li>FPGA_METRIC_TYPE_POWER
: <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a19df4d36912e022021758321d7dfaca1">types_enum.h</a>
</li>
<li>FPGA_METRIC_TYPE_THERMAL
: <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094a1b615b52e8ec5f4339139567bcabd9d0">types_enum.h</a>
</li>
<li>FPGA_METRIC_TYPE_UNKNOWN
: <a class="el" href="types__enum_8h.html#a04334291d3fe08ee2385f534629f3094aeccc87ae6dc265c54200f71aad44d43b">types_enum.h</a>
</li>
<li>FPGA_NO_ACCESS
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da6c7a58c1e0907394fe270a539b104b0e">types_enum.h</a>
</li>
<li>FPGA_NO_DAEMON
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6daefcce3ebcef5f12e194f3812b43c7322">types_enum.h</a>
</li>
<li>FPGA_NO_DRIVER
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da8b18856fa126c4b659346cf5decda0b5">types_enum.h</a>
</li>
<li>FPGA_NO_MEMORY
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da01318ecc0ead885cee673d213bb4eeab">types_enum.h</a>
</li>
<li>FPGA_NOT_FOUND
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da7aee5958cf7f46e9d80c4ee50d42d86c">types_enum.h</a>
</li>
<li>FPGA_NOT_SUPPORTED
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da51eacd9111ef14917f0b958bfeda4f66">types_enum.h</a>
</li>
<li>FPGA_OBJECT_ATTRIBUTE
: <a class="el" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299ae05d85061319b15fc4fc8fbcbf6cf12c">types_enum.h</a>
</li>
<li>FPGA_OBJECT_CONTAINER
: <a class="el" href="types__enum_8h.html#a3ac77596a20038a5e0691ec8bb6c6299a9fdf8108c74c6fd8dec16f3c1bd7b46c">types_enum.h</a>
</li>
<li>FPGA_OBJECT_GLOB
: <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbaa8bfa7ba531a8b610b44f9364201e425">types_enum.h</a>
</li>
<li>FPGA_OBJECT_RAW
: <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbacfaa8f881c5a8a3dd212e4fb4d070bf4">types_enum.h</a>
</li>
<li>FPGA_OBJECT_RECURSE_ALL
: <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba33387b602459cddf06b3eeab96eca47b">types_enum.h</a>
</li>
<li>FPGA_OBJECT_RECURSE_ONE
: <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afbade8c9f9040403d5e7e08e3aede541844">types_enum.h</a>
</li>
<li>FPGA_OBJECT_SYNC
: <a class="el" href="types__enum_8h.html#a9cacfdee4baf5ca62998913596412afba2d41c9cc1db0d054ac8a8e1afb707231">types_enum.h</a>
</li>
<li>FPGA_OK
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da727cb0690aa450810ffc8f5371401327">types_enum.h</a>
</li>
<li>FPGA_OPEN_SHARED
: <a class="el" href="types__enum_8h.html#a3a32599a1213352a3217f6e068651fc6a7eb08309368b559a0ecaf8193053a94c">types_enum.h</a>
</li>
<li>FPGA_RECONF_ERROR
: <a class="el" href="types__enum_8h.html#a27aaa9bd2d94c9b53602b1a7af49fc6da4fe9aead9176152c1e47e600d5415e56">types_enum.h</a>
</li>
<li>FPGA_RECONF_FORCE
: <a class="el" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a3eb0a410afacbd5b85d308fc51fc8cd8">types_enum.h</a>
</li>
<li>FPGA_RECONF_SKIP_USRCLK
: <a class="el" href="types__enum_8h.html#a9a4d903f00f7511b06eea9809d81aae7a4e1616b36eedc9094a04666edcfa36f1">types_enum.h</a>
</li>
</ul>


<h3><a id="index_m"></a>- m -</h3><ul>
<li>MATCHES_SIZE
: <a class="el" href="he__cache__test_8h.html#ac205be2172292384dd687b5471a87eddaf55f3a57a0940f0e7803957d4bf84b90">he_cache_test.h</a>
</li>
</ul>


<h3><a id="index_o"></a>- o -</h3><ul>
<li>OPAE_HASH_MAP_UNIQUE_KEYSPACE
: <a class="el" href="hash__map_8h.html#a2f858c6198f438f243a9b886e361fa0ca4089fe07cd9c5d05ea168d2b49beae5d">hash_map.h</a>
</li>
<li>OPAE_LOG_DEBUG
: <a class="el" href="log_8h.html#a1446ee33d55fcd970394399676673140aea6bac5e767d7f06f069a351258ce42d">log.h</a>
</li>
<li>OPAE_LOG_ERROR
: <a class="el" href="log_8h.html#a1446ee33d55fcd970394399676673140a952b12fed7c3961af4b59295d239f085">log.h</a>
</li>
<li>OPAE_LOG_MESSAGE
: <a class="el" href="log_8h.html#a1446ee33d55fcd970394399676673140a3a3d401b3f2271629ac784e073cec6ca">log.h</a>
</li>
<li>OPAE_VFIO_BUF_PREALLOCATED
: <a class="el" href="vfio_8h.html#adea46291b4fdd1878def41704f8acb5ca0ff03bd0152afe6ff864e32e78af2702">vfio.h</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
