
Banaszek_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008578  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08008748  08008748  00009748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008988  08008988  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008988  08008988  00009988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008990  08008990  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008990  08008990  00009990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008994  08008994  00009994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008998  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ef4  2000006c  08008a04  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002f60  08008a04  0000af60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011eba  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002459  00000000  00000000  0001bf56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  0001e3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc1  00000000  00000000  0001f4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000228be  00000000  00000000  00020261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a62  00000000  00000000  00042b1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4340  00000000  00000000  00057581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b8c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e64  00000000  00000000  0012b904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00130768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008730 	.word	0x08008730

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08008730 	.word	0x08008730

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <App_GetTick>:
};

// Timer aplikacyjny oparty o 3 (1ms)
static __IO uint32_t app_tick = 0;

static uint32_t App_GetTick(void) {
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
	return app_tick;
 80005f0:	4b03      	ldr	r3, [pc, #12]	@ (8000600 <App_GetTick+0x14>)
 80005f2:	681b      	ldr	r3, [r3, #0]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	20000eb8 	.word	0x20000eb8

08000604 <USART_kbhit>:
#define MEASUREMENT_BUFFER_SIZE 1000
static measurement_entry_t measurement_buffer[MEASUREMENT_BUFFER_SIZE];
static uint16_t measurement_write_index = 0;  // Indeks do zapisu (head)
static uint16_t measurement_count = 0;       // Liczba zapisanych pomiarów (max 1000)

uint8_t USART_kbhit() {
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
	if (USART_RX_Empty == USART_RX_Busy) {
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <USART_kbhit+0x20>)
 800060a:	681a      	ldr	r2, [r3, #0]
 800060c:	4b06      	ldr	r3, [pc, #24]	@ (8000628 <USART_kbhit+0x24>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	429a      	cmp	r2, r3
 8000612:	d101      	bne.n	8000618 <USART_kbhit+0x14>
		return 0; //Buffer is empty
 8000614:	2300      	movs	r3, #0
 8000616:	e000      	b.n	800061a <USART_kbhit+0x16>
	} else {
		return 1; //Buffer has data
 8000618:	2301      	movs	r3, #1
	}
} //USART_kbhit
 800061a:	4618      	mov	r0, r3
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	20000a90 	.word	0x20000a90
 8000628:	20000a94 	.word	0x20000a94

0800062c <USART_getchar>:

int16_t USART_getchar() {
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (USART_RX_Empty != USART_RX_Busy) {
 8000632:	4b11      	ldr	r3, [pc, #68]	@ (8000678 <USART_getchar+0x4c>)
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	4b11      	ldr	r3, [pc, #68]	@ (800067c <USART_getchar+0x50>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	429a      	cmp	r2, r3
 800063c:	d014      	beq.n	8000668 <USART_getchar+0x3c>
		tmp = USART_RxBuf[USART_RX_Busy];
 800063e:	4b0f      	ldr	r3, [pc, #60]	@ (800067c <USART_getchar+0x50>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a0f      	ldr	r2, [pc, #60]	@ (8000680 <USART_getchar+0x54>)
 8000644:	5cd3      	ldrb	r3, [r2, r3]
 8000646:	80fb      	strh	r3, [r7, #6]
		USART_RX_Busy++;
 8000648:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <USART_getchar+0x50>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	3301      	adds	r3, #1
 800064e:	4a0b      	ldr	r2, [pc, #44]	@ (800067c <USART_getchar+0x50>)
 8000650:	6013      	str	r3, [r2, #0]
		if (USART_RX_Busy >= USART_RXBUF_LEN)
 8000652:	4b0a      	ldr	r3, [pc, #40]	@ (800067c <USART_getchar+0x50>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800065a:	db02      	blt.n	8000662 <USART_getchar+0x36>
			USART_RX_Busy = 0;
 800065c:	4b07      	ldr	r3, [pc, #28]	@ (800067c <USART_getchar+0x50>)
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
		return tmp;
 8000662:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000666:	e001      	b.n	800066c <USART_getchar+0x40>
	} else
		return -1;
 8000668:	f04f 33ff 	mov.w	r3, #4294967295
} //USART_getchar
 800066c:	4618      	mov	r0, r3
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	20000a90 	.word	0x20000a90
 800067c:	20000a94 	.word	0x20000a94
 8000680:	20000888 	.word	0x20000888

08000684 <USART_fsend>:

void USART_fsend(char *format, ...) {
 8000684:	b40f      	push	{r0, r1, r2, r3}
 8000686:	b580      	push	{r7, lr}
 8000688:	b0d0      	sub	sp, #320	@ 0x140
 800068a:	af00      	add	r7, sp, #0
	char tmp_rs[300];  // Zwiększone dla maksymalnej ramki (271) + margines
	int i;
	__IO int idx;
	va_list arglist;
	va_start(arglist, format);
 800068c:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8000690:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000694:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8000698:	601a      	str	r2, [r3, #0]
	vsprintf(tmp_rs, format, arglist);
 800069a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800069e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80006a2:	f107 0010 	add.w	r0, r7, #16
 80006a6:	681a      	ldr	r2, [r3, #0]
 80006a8:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 80006ac:	f007 fbb8 	bl	8007e20 <vsiprintf>
	va_end(arglist);
	idx = USART_TX_Empty;
 80006b0:	4b42      	ldr	r3, [pc, #264]	@ (80007bc <USART_fsend+0x138>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006bc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006be:	2300      	movs	r3, #0
 80006c0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80006c4:	e02c      	b.n	8000720 <USART_fsend+0x9c>
		USART_TxBuf[idx] = tmp_rs[i];
 80006c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006ca:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80006d4:	f5a2 7198 	sub.w	r1, r2, #304	@ 0x130
 80006d8:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80006dc:	440a      	add	r2, r1
 80006de:	7811      	ldrb	r1, [r2, #0]
 80006e0:	4a37      	ldr	r2, [pc, #220]	@ (80007c0 <USART_fsend+0x13c>)
 80006e2:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006e4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	1c5a      	adds	r2, r3, #1
 80006f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006f8:	601a      	str	r2, [r3, #0]
		if (idx >= USART_TXBUF_LEN)
 80006fa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006fe:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000708:	db05      	blt.n	8000716 <USART_fsend+0x92>
			idx = 0;
 800070a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800070e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 8000716:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800071a:	3301      	adds	r3, #1
 800071c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000720:	f107 0310 	add.w	r3, r7, #16
 8000724:	4618      	mov	r0, r3
 8000726:	f7ff fd73 	bl	8000210 <strlen>
 800072a:	4602      	mov	r2, r0
 800072c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000730:	429a      	cmp	r2, r3
 8000732:	d8c8      	bhi.n	80006c6 <USART_fsend+0x42>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000734:	b672      	cpsid	i
}
 8000736:	bf00      	nop
	}
	__disable_irq();
	if ((USART_TX_Empty == USART_TX_Busy)
 8000738:	4b20      	ldr	r3, [pc, #128]	@ (80007bc <USART_fsend+0x138>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	4b21      	ldr	r3, [pc, #132]	@ (80007c4 <USART_fsend+0x140>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	429a      	cmp	r2, r3
 8000742:	d12a      	bne.n	800079a <USART_fsend+0x116>
			&& (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE) == SET)) { //sprawdzic dodatkowo zajetosc bufora nadajnika
 8000744:	4b20      	ldr	r3, [pc, #128]	@ (80007c8 <USART_fsend+0x144>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800074e:	2b80      	cmp	r3, #128	@ 0x80
 8000750:	d123      	bne.n	800079a <USART_fsend+0x116>
		USART_TX_Empty = idx;
 8000752:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000756:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a17      	ldr	r2, [pc, #92]	@ (80007bc <USART_fsend+0x138>)
 800075e:	6013      	str	r3, [r2, #0]
		uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 8000760:	4b18      	ldr	r3, [pc, #96]	@ (80007c4 <USART_fsend+0x140>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a16      	ldr	r2, [pc, #88]	@ (80007c0 <USART_fsend+0x13c>)
 8000766:	5cd2      	ldrb	r2, [r2, r3]
 8000768:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800076c:	f2a3 1339 	subw	r3, r3, #313	@ 0x139
 8000770:	701a      	strb	r2, [r3, #0]
		USART_TX_Busy++;
 8000772:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <USART_fsend+0x140>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	3301      	adds	r3, #1
 8000778:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <USART_fsend+0x140>)
 800077a:	6013      	str	r3, [r2, #0]
		if (USART_TX_Busy >= USART_TXBUF_LEN)
 800077c:	4b11      	ldr	r3, [pc, #68]	@ (80007c4 <USART_fsend+0x140>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000784:	db02      	blt.n	800078c <USART_fsend+0x108>
			USART_TX_Busy = 0;
 8000786:	4b0f      	ldr	r3, [pc, #60]	@ (80007c4 <USART_fsend+0x140>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 800078c:	1dfb      	adds	r3, r7, #7
 800078e:	2201      	movs	r2, #1
 8000790:	4619      	mov	r1, r3
 8000792:	480d      	ldr	r0, [pc, #52]	@ (80007c8 <USART_fsend+0x144>)
 8000794:	f006 fb42 	bl	8006e1c <HAL_UART_Transmit_IT>
			&& (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE) == SET)) { //sprawdzic dodatkowo zajetosc bufora nadajnika
 8000798:	e006      	b.n	80007a8 <USART_fsend+0x124>
	} else {
		USART_TX_Empty = idx;
 800079a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800079e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a05      	ldr	r2, [pc, #20]	@ (80007bc <USART_fsend+0x138>)
 80007a6:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007a8:	b662      	cpsie	i
}
 80007aa:	bf00      	nop
	}
	__enable_irq();
} //fsend
 80007ac:	bf00      	nop
 80007ae:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 80007b2:	46bd      	mov	sp, r7
 80007b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007b8:	b004      	add	sp, #16
 80007ba:	4770      	bx	lr
 80007bc:	20000a88 	.word	0x20000a88
 80007c0:	200002a0 	.word	0x200002a0
 80007c4:	20000a8c 	.word	0x20000a8c
 80007c8:	200000dc 	.word	0x200000dc

080007cc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	4a13      	ldr	r2, [pc, #76]	@ (8000824 <HAL_UART_TxCpltCallback+0x58>)
 80007d8:	4293      	cmp	r3, r2
 80007da:	d11e      	bne.n	800081a <HAL_UART_TxCpltCallback+0x4e>
		if (USART_TX_Empty != USART_TX_Busy) {
 80007dc:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <HAL_UART_TxCpltCallback+0x5c>)
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	4b12      	ldr	r3, [pc, #72]	@ (800082c <HAL_UART_TxCpltCallback+0x60>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d018      	beq.n	800081a <HAL_UART_TxCpltCallback+0x4e>
			uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 80007e8:	4b10      	ldr	r3, [pc, #64]	@ (800082c <HAL_UART_TxCpltCallback+0x60>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a10      	ldr	r2, [pc, #64]	@ (8000830 <HAL_UART_TxCpltCallback+0x64>)
 80007ee:	5cd3      	ldrb	r3, [r2, r3]
 80007f0:	73fb      	strb	r3, [r7, #15]
			USART_TX_Busy++;
 80007f2:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <HAL_UART_TxCpltCallback+0x60>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	3301      	adds	r3, #1
 80007f8:	4a0c      	ldr	r2, [pc, #48]	@ (800082c <HAL_UART_TxCpltCallback+0x60>)
 80007fa:	6013      	str	r3, [r2, #0]
			if (USART_TX_Busy >= USART_TXBUF_LEN)
 80007fc:	4b0b      	ldr	r3, [pc, #44]	@ (800082c <HAL_UART_TxCpltCallback+0x60>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000804:	db02      	blt.n	800080c <HAL_UART_TxCpltCallback+0x40>
				USART_TX_Busy = 0;
 8000806:	4b09      	ldr	r3, [pc, #36]	@ (800082c <HAL_UART_TxCpltCallback+0x60>)
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 800080c:	f107 030f 	add.w	r3, r7, #15
 8000810:	2201      	movs	r2, #1
 8000812:	4619      	mov	r1, r3
 8000814:	4803      	ldr	r0, [pc, #12]	@ (8000824 <HAL_UART_TxCpltCallback+0x58>)
 8000816:	f006 fb01 	bl	8006e1c <HAL_UART_Transmit_IT>
		}
	}
}
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	200000dc 	.word	0x200000dc
 8000828:	20000a88 	.word	0x20000a88
 800082c:	20000a8c 	.word	0x20000a8c
 8000830:	200002a0 	.word	0x200002a0

08000834 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <HAL_UART_RxCpltCallback+0x5c>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d121      	bne.n	8000888 <HAL_UART_RxCpltCallback+0x54>
		int next_head = (USART_RX_Empty + 1) % USART_RXBUF_LEN;
 8000844:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <HAL_UART_RxCpltCallback+0x60>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	3301      	adds	r3, #1
 800084a:	425a      	negs	r2, r3
 800084c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000854:	bf58      	it	pl
 8000856:	4253      	negpl	r3, r2
 8000858:	60fb      	str	r3, [r7, #12]
		if (next_head == USART_RX_Busy) {
 800085a:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <HAL_UART_RxCpltCallback+0x64>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	68fa      	ldr	r2, [r7, #12]
 8000860:	429a      	cmp	r2, r3
 8000862:	d103      	bne.n	800086c <HAL_UART_RxCpltCallback+0x38>
			USART_RxBufOverflow = 1;
 8000864:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <HAL_UART_RxCpltCallback+0x68>)
 8000866:	2201      	movs	r2, #1
 8000868:	701a      	strb	r2, [r3, #0]
 800086a:	e008      	b.n	800087e <HAL_UART_RxCpltCallback+0x4a>
		} else {
			USART_RxBuf[USART_RX_Empty] = rx_byte;
 800086c:	4b09      	ldr	r3, [pc, #36]	@ (8000894 <HAL_UART_RxCpltCallback+0x60>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a0b      	ldr	r2, [pc, #44]	@ (80008a0 <HAL_UART_RxCpltCallback+0x6c>)
 8000872:	7811      	ldrb	r1, [r2, #0]
 8000874:	4a0b      	ldr	r2, [pc, #44]	@ (80008a4 <HAL_UART_RxCpltCallback+0x70>)
 8000876:	54d1      	strb	r1, [r2, r3]
			USART_RX_Empty = next_head;
 8000878:	4a06      	ldr	r2, [pc, #24]	@ (8000894 <HAL_UART_RxCpltCallback+0x60>)
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	6013      	str	r3, [r2, #0]
		}
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800087e:	2201      	movs	r2, #1
 8000880:	4907      	ldr	r1, [pc, #28]	@ (80008a0 <HAL_UART_RxCpltCallback+0x6c>)
 8000882:	4803      	ldr	r0, [pc, #12]	@ (8000890 <HAL_UART_RxCpltCallback+0x5c>)
 8000884:	f006 fb00 	bl	8006e88 <HAL_UART_Receive_IT>
	}
}
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	200000dc 	.word	0x200000dc
 8000894:	20000a90 	.word	0x20000a90
 8000898:	20000a94 	.word	0x20000a94
 800089c:	20000a98 	.word	0x20000a98
 80008a0:	2000016c 	.word	0x2000016c
 80008a4:	20000888 	.word	0x20000888

080008a8 <I2C_Transmit_IT>:

// Funkcje obsługi buforów I2C
HAL_StatusTypeDef I2C_Transmit_IT(uint8_t address, uint8_t *data, uint16_t len) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	6039      	str	r1, [r7, #0]
 80008b2:	71fb      	strb	r3, [r7, #7]
 80008b4:	4613      	mov	r3, r2
 80008b6:	80bb      	strh	r3, [r7, #4]
	if (i2c_op.pending) {
 80008b8:	4b28      	ldr	r3, [pc, #160]	@ (800095c <I2C_Transmit_IT+0xb4>)
 80008ba:	7adb      	ldrb	r3, [r3, #11]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <I2C_Transmit_IT+0x1c>
		return HAL_BUSY; // Operacja w toku
 80008c0:	2302      	movs	r3, #2
 80008c2:	e047      	b.n	8000954 <I2C_Transmit_IT+0xac>
	}
	
	if (len > I2C_TXBUF_LEN) {
 80008c4:	88bb      	ldrh	r3, [r7, #4]
 80008c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80008ca:	d901      	bls.n	80008d0 <I2C_Transmit_IT+0x28>
		return HAL_ERROR; // Zbyt duże dane
 80008cc:	2301      	movs	r3, #1
 80008ce:	e041      	b.n	8000954 <I2C_Transmit_IT+0xac>
	}
	
	// Sprawdź stan HAL I2C
	HAL_I2C_StateTypeDef state = HAL_I2C_GetState(&hi2c1);
 80008d0:	4823      	ldr	r0, [pc, #140]	@ (8000960 <I2C_Transmit_IT+0xb8>)
 80008d2:	f003 fcab 	bl	800422c <HAL_I2C_GetState>
 80008d6:	4603      	mov	r3, r0
 80008d8:	737b      	strb	r3, [r7, #13]
	if (state != HAL_I2C_STATE_READY) {
 80008da:	7b7b      	ldrb	r3, [r7, #13]
 80008dc:	2b20      	cmp	r3, #32
 80008de:	d007      	beq.n	80008f0 <I2C_Transmit_IT+0x48>
		// Próba resetu
		HAL_I2C_DeInit(&hi2c1);
 80008e0:	481f      	ldr	r0, [pc, #124]	@ (8000960 <I2C_Transmit_IT+0xb8>)
 80008e2:	f002 ff83 	bl	80037ec <HAL_I2C_DeInit>
		HAL_I2C_Init(&hi2c1);
 80008e6:	481e      	ldr	r0, [pc, #120]	@ (8000960 <I2C_Transmit_IT+0xb8>)
 80008e8:	f002 fe3c 	bl	8003564 <HAL_I2C_Init>
		return HAL_ERROR;
 80008ec:	2301      	movs	r3, #1
 80008ee:	e031      	b.n	8000954 <I2C_Transmit_IT+0xac>
	}
	
	
	// Kopiowanie danych do bufora
	for (uint16_t i = 0; i < len; i++) {
 80008f0:	2300      	movs	r3, #0
 80008f2:	81fb      	strh	r3, [r7, #14]
 80008f4:	e009      	b.n	800090a <I2C_Transmit_IT+0x62>
		I2C_TxBuf[i] = data[i];
 80008f6:	89fb      	ldrh	r3, [r7, #14]
 80008f8:	683a      	ldr	r2, [r7, #0]
 80008fa:	441a      	add	r2, r3
 80008fc:	89fb      	ldrh	r3, [r7, #14]
 80008fe:	7811      	ldrb	r1, [r2, #0]
 8000900:	4a18      	ldr	r2, [pc, #96]	@ (8000964 <I2C_Transmit_IT+0xbc>)
 8000902:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i = 0; i < len; i++) {
 8000904:	89fb      	ldrh	r3, [r7, #14]
 8000906:	3301      	adds	r3, #1
 8000908:	81fb      	strh	r3, [r7, #14]
 800090a:	89fa      	ldrh	r2, [r7, #14]
 800090c:	88bb      	ldrh	r3, [r7, #4]
 800090e:	429a      	cmp	r2, r3
 8000910:	d3f1      	bcc.n	80008f6 <I2C_Transmit_IT+0x4e>
	}
	
	i2c_op.address = address;
 8000912:	4a12      	ldr	r2, [pc, #72]	@ (800095c <I2C_Transmit_IT+0xb4>)
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	7013      	strb	r3, [r2, #0]
	i2c_op.data = I2C_TxBuf;
 8000918:	4b10      	ldr	r3, [pc, #64]	@ (800095c <I2C_Transmit_IT+0xb4>)
 800091a:	4a12      	ldr	r2, [pc, #72]	@ (8000964 <I2C_Transmit_IT+0xbc>)
 800091c:	605a      	str	r2, [r3, #4]
	i2c_op.len = len;
 800091e:	4a0f      	ldr	r2, [pc, #60]	@ (800095c <I2C_Transmit_IT+0xb4>)
 8000920:	88bb      	ldrh	r3, [r7, #4]
 8000922:	8113      	strh	r3, [r2, #8]
	i2c_op.operation = 0; // TX
 8000924:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <I2C_Transmit_IT+0xb4>)
 8000926:	2200      	movs	r2, #0
 8000928:	729a      	strb	r2, [r3, #10]
	i2c_op.pending = 1;
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <I2C_Transmit_IT+0xb4>)
 800092c:	2201      	movs	r2, #1
 800092e:	72da      	strb	r2, [r3, #11]
	
	// Rozpoczęcie transmisji przez przerwania
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit_IT(&hi2c1, address << 1, I2C_TxBuf, len);
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	b29b      	uxth	r3, r3
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	b299      	uxth	r1, r3
 8000938:	88bb      	ldrh	r3, [r7, #4]
 800093a:	4a0a      	ldr	r2, [pc, #40]	@ (8000964 <I2C_Transmit_IT+0xbc>)
 800093c:	4808      	ldr	r0, [pc, #32]	@ (8000960 <I2C_Transmit_IT+0xb8>)
 800093e:	f002 ff99 	bl	8003874 <HAL_I2C_Master_Transmit_IT>
 8000942:	4603      	mov	r3, r0
 8000944:	733b      	strb	r3, [r7, #12]
	
	if (status != HAL_OK) {
 8000946:	7b3b      	ldrb	r3, [r7, #12]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d002      	beq.n	8000952 <I2C_Transmit_IT+0xaa>
		i2c_op.pending = 0;
 800094c:	4b03      	ldr	r3, [pc, #12]	@ (800095c <I2C_Transmit_IT+0xb4>)
 800094e:	2200      	movs	r2, #0
 8000950:	72da      	strb	r2, [r3, #11]
	}
	
	return status;
 8000952:	7b3b      	ldrb	r3, [r7, #12]
}
 8000954:	4618      	mov	r0, r3
 8000956:	3710      	adds	r7, #16
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	20000ea0 	.word	0x20000ea0
 8000960:	20000088 	.word	0x20000088
 8000964:	20000a9c 	.word	0x20000a9c

08000968 <I2C_Receive_IT>:

HAL_StatusTypeDef I2C_Receive_IT(uint8_t address, uint8_t *data, uint16_t len) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
 8000974:	4613      	mov	r3, r2
 8000976:	80bb      	strh	r3, [r7, #4]
	if (i2c_op.pending) {
 8000978:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <I2C_Receive_IT+0x7c>)
 800097a:	7adb      	ldrb	r3, [r3, #11]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <I2C_Receive_IT+0x1c>
		return HAL_BUSY; // Operacja w toku
 8000980:	2302      	movs	r3, #2
 8000982:	e02a      	b.n	80009da <I2C_Receive_IT+0x72>
	}
	
	if (len > I2C_RXBUF_LEN) {
 8000984:	88bb      	ldrh	r3, [r7, #4]
 8000986:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800098a:	d901      	bls.n	8000990 <I2C_Receive_IT+0x28>
		return HAL_ERROR; // Zbyt duże dane
 800098c:	2301      	movs	r3, #1
 800098e:	e024      	b.n	80009da <I2C_Receive_IT+0x72>
	}
	
	i2c_op.address = address;
 8000990:	4a14      	ldr	r2, [pc, #80]	@ (80009e4 <I2C_Receive_IT+0x7c>)
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	7013      	strb	r3, [r2, #0]
	i2c_op.data = data;
 8000996:	4a13      	ldr	r2, [pc, #76]	@ (80009e4 <I2C_Receive_IT+0x7c>)
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	6053      	str	r3, [r2, #4]
	i2c_op.len = len;
 800099c:	4a11      	ldr	r2, [pc, #68]	@ (80009e4 <I2C_Receive_IT+0x7c>)
 800099e:	88bb      	ldrh	r3, [r7, #4]
 80009a0:	8113      	strh	r3, [r2, #8]
	i2c_op.operation = 1; // RX
 80009a2:	4b10      	ldr	r3, [pc, #64]	@ (80009e4 <I2C_Receive_IT+0x7c>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	729a      	strb	r2, [r3, #10]
	i2c_op.pending = 1;
 80009a8:	4b0e      	ldr	r3, [pc, #56]	@ (80009e4 <I2C_Receive_IT+0x7c>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	72da      	strb	r2, [r3, #11]
	
	// Rozpoczęcie odbioru przez przerwania
	HAL_StatusTypeDef status = HAL_I2C_Master_Receive_IT(&hi2c1, (address << 1) | 0x01, I2C_RxBuf, len);
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	b21b      	sxth	r3, r3
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	b21b      	sxth	r3, r3
 80009b6:	f043 0301 	orr.w	r3, r3, #1
 80009ba:	b21b      	sxth	r3, r3
 80009bc:	b299      	uxth	r1, r3
 80009be:	88bb      	ldrh	r3, [r7, #4]
 80009c0:	4a09      	ldr	r2, [pc, #36]	@ (80009e8 <I2C_Receive_IT+0x80>)
 80009c2:	480a      	ldr	r0, [pc, #40]	@ (80009ec <I2C_Receive_IT+0x84>)
 80009c4:	f002 fff8 	bl	80039b8 <HAL_I2C_Master_Receive_IT>
 80009c8:	4603      	mov	r3, r0
 80009ca:	73fb      	strb	r3, [r7, #15]
	
	if (status != HAL_OK) {
 80009cc:	7bfb      	ldrb	r3, [r7, #15]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d002      	beq.n	80009d8 <I2C_Receive_IT+0x70>
		i2c_op.pending = 0;
 80009d2:	4b04      	ldr	r3, [pc, #16]	@ (80009e4 <I2C_Receive_IT+0x7c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	72da      	strb	r2, [r3, #11]
	}
	
	return status;
 80009d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	20000ea0 	.word	0x20000ea0
 80009e8:	20000c9c 	.word	0x20000c9c
 80009ec:	20000088 	.word	0x20000088

080009f0 <I2C_Scan_FirstAddress>:

// Prosty skan I2C - zwraca pierwszy znaleziony adres (7-bit)
uint8_t I2C_Scan_FirstAddress(uint8_t *found_addr) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
	if (!found_addr) {
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d101      	bne.n	8000a02 <I2C_Scan_FirstAddress+0x12>
		return 0;
 80009fe:	2300      	movs	r3, #0
 8000a00:	e03b      	b.n	8000a7a <I2C_Scan_FirstAddress+0x8a>
	}
	*found_addr = 0;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]

	HAL_I2C_StateTypeDef state = HAL_I2C_GetState(&hi2c1);
 8000a08:	481e      	ldr	r0, [pc, #120]	@ (8000a84 <I2C_Scan_FirstAddress+0x94>)
 8000a0a:	f003 fc0f 	bl	800422c <HAL_I2C_GetState>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	73bb      	strb	r3, [r7, #14]

	if (state != HAL_I2C_STATE_READY) {
 8000a12:	7bbb      	ldrb	r3, [r7, #14]
 8000a14:	2b20      	cmp	r3, #32
 8000a16:	d00a      	beq.n	8000a2e <I2C_Scan_FirstAddress+0x3e>
		HAL_I2C_DeInit(&hi2c1);
 8000a18:	481a      	ldr	r0, [pc, #104]	@ (8000a84 <I2C_Scan_FirstAddress+0x94>)
 8000a1a:	f002 fee7 	bl	80037ec <HAL_I2C_DeInit>
		if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000a1e:	4819      	ldr	r0, [pc, #100]	@ (8000a84 <I2C_Scan_FirstAddress+0x94>)
 8000a20:	f002 fda0 	bl	8003564 <HAL_I2C_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <I2C_Scan_FirstAddress+0x3e>
			return 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	e025      	b.n	8000a7a <I2C_Scan_FirstAddress+0x8a>
		}
	}

	uint8_t test_addrs[] = {0x23, 0x5C}; // BH1750 adresy
 8000a2e:	f645 4323 	movw	r3, #23587	@ 0x5c23
 8000a32:	813b      	strh	r3, [r7, #8]
	for (uint8_t i = 0; i < 2; i++) {
 8000a34:	2300      	movs	r3, #0
 8000a36:	73fb      	strb	r3, [r7, #15]
 8000a38:	e01b      	b.n	8000a72 <I2C_Scan_FirstAddress+0x82>
		uint8_t addr = test_addrs[i];
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	3310      	adds	r3, #16
 8000a3e:	443b      	add	r3, r7
 8000a40:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8000a44:	737b      	strb	r3, [r7, #13]
		HAL_StatusTypeDef result = HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 3, 100);
 8000a46:	7b7b      	ldrb	r3, [r7, #13]
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	b299      	uxth	r1, r3
 8000a4e:	2364      	movs	r3, #100	@ 0x64
 8000a50:	2203      	movs	r2, #3
 8000a52:	480c      	ldr	r0, [pc, #48]	@ (8000a84 <I2C_Scan_FirstAddress+0x94>)
 8000a54:	f003 f85a 	bl	8003b0c <HAL_I2C_IsDeviceReady>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	733b      	strb	r3, [r7, #12]
		
		if (result == HAL_OK) {
 8000a5c:	7b3b      	ldrb	r3, [r7, #12]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d104      	bne.n	8000a6c <I2C_Scan_FirstAddress+0x7c>
			*found_addr = addr;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	7b7a      	ldrb	r2, [r7, #13]
 8000a66:	701a      	strb	r2, [r3, #0]
			return 1;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	e006      	b.n	8000a7a <I2C_Scan_FirstAddress+0x8a>
	for (uint8_t i = 0; i < 2; i++) {
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	73fb      	strb	r3, [r7, #15]
 8000a72:	7bfb      	ldrb	r3, [r7, #15]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d9e0      	bls.n	8000a3a <I2C_Scan_FirstAddress+0x4a>
		}
	}

	return 0;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	3710      	adds	r7, #16
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000088 	.word	0x20000088

08000a88 <hex2byte>:
// poprawic przykład dla X i Y
// Konwersja dwóch znaków hex na bajt
uint8_t hex2byte(char hi, char lo) {
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	460a      	mov	r2, r1
 8000a92:	71fb      	strb	r3, [r7, #7]
 8000a94:	4613      	mov	r3, r2
 8000a96:	71bb      	strb	r3, [r7, #6]
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	2b2f      	cmp	r3, #47	@ 0x2f
 8000a9c:	d906      	bls.n	8000aac <hex2byte+0x24>
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	2b39      	cmp	r3, #57	@ 0x39
 8000aa2:	d803      	bhi.n	8000aac <hex2byte+0x24>
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	3b30      	subs	r3, #48	@ 0x30
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	e014      	b.n	8000ad6 <hex2byte+0x4e>
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	2b40      	cmp	r3, #64	@ 0x40
 8000ab0:	d906      	bls.n	8000ac0 <hex2byte+0x38>
					(hi >= 'A' && hi <= 'F') ? hi - 'A' + 10 :
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	2b46      	cmp	r3, #70	@ 0x46
 8000ab6:	d803      	bhi.n	8000ac0 <hex2byte+0x38>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	3b37      	subs	r3, #55	@ 0x37
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	e00a      	b.n	8000ad6 <hex2byte+0x4e>
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	2b60      	cmp	r3, #96	@ 0x60
 8000ac4:	d906      	bls.n	8000ad4 <hex2byte+0x4c>
					(hi >= 'a' && hi <= 'f') ? hi - 'a' + 10 : 0;
 8000ac6:	79fb      	ldrb	r3, [r7, #7]
 8000ac8:	2b66      	cmp	r3, #102	@ 0x66
 8000aca:	d803      	bhi.n	8000ad4 <hex2byte+0x4c>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	3b57      	subs	r3, #87	@ 0x57
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	e000      	b.n	8000ad6 <hex2byte+0x4e>
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	73fb      	strb	r3, [r7, #15]
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	2b2f      	cmp	r3, #47	@ 0x2f
 8000adc:	d906      	bls.n	8000aec <hex2byte+0x64>
 8000ade:	79bb      	ldrb	r3, [r7, #6]
 8000ae0:	2b39      	cmp	r3, #57	@ 0x39
 8000ae2:	d803      	bhi.n	8000aec <hex2byte+0x64>
 8000ae4:	79bb      	ldrb	r3, [r7, #6]
 8000ae6:	3b30      	subs	r3, #48	@ 0x30
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	e014      	b.n	8000b16 <hex2byte+0x8e>
 8000aec:	79bb      	ldrb	r3, [r7, #6]
 8000aee:	2b40      	cmp	r3, #64	@ 0x40
 8000af0:	d906      	bls.n	8000b00 <hex2byte+0x78>
					(lo >= 'A' && lo <= 'F') ? lo - 'A' + 10 :
 8000af2:	79bb      	ldrb	r3, [r7, #6]
 8000af4:	2b46      	cmp	r3, #70	@ 0x46
 8000af6:	d803      	bhi.n	8000b00 <hex2byte+0x78>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8000af8:	79bb      	ldrb	r3, [r7, #6]
 8000afa:	3b37      	subs	r3, #55	@ 0x37
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	e00a      	b.n	8000b16 <hex2byte+0x8e>
 8000b00:	79bb      	ldrb	r3, [r7, #6]
 8000b02:	2b60      	cmp	r3, #96	@ 0x60
 8000b04:	d906      	bls.n	8000b14 <hex2byte+0x8c>
					(lo >= 'a' && lo <= 'f') ? lo - 'a' + 10 : 0;
 8000b06:	79bb      	ldrb	r3, [r7, #6]
 8000b08:	2b66      	cmp	r3, #102	@ 0x66
 8000b0a:	d803      	bhi.n	8000b14 <hex2byte+0x8c>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8000b0c:	79bb      	ldrb	r3, [r7, #6]
 8000b0e:	3b57      	subs	r3, #87	@ 0x57
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	e000      	b.n	8000b16 <hex2byte+0x8e>
 8000b14:	2300      	movs	r3, #0
 8000b16:	73bb      	strb	r3, [r7, #14]
	return (high << 4) | low;
 8000b18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b1c:	011b      	lsls	r3, r3, #4
 8000b1e:	b25a      	sxtb	r2, r3
 8000b20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	b25b      	sxtb	r3, r3
 8000b28:	b2db      	uxtb	r3, r3
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3714      	adds	r7, #20
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <crc8>:

// Obliczanie CRC-8 (polinom 0x07)
uint8_t crc8(uint8_t *data, uint16_t len) {
 8000b36:	b480      	push	{r7}
 8000b38:	b085      	sub	sp, #20
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
 8000b3e:	460b      	mov	r3, r1
 8000b40:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0x00;
 8000b42:	2300      	movs	r3, #0
 8000b44:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++) {
 8000b46:	2300      	movs	r3, #0
 8000b48:	81bb      	strh	r3, [r7, #12]
 8000b4a:	e022      	b.n	8000b92 <crc8+0x5c>
		crc ^= data[i];
 8000b4c:	89bb      	ldrh	r3, [r7, #12]
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	4413      	add	r3, r2
 8000b52:	781a      	ldrb	r2, [r3, #0]
 8000b54:	7bfb      	ldrb	r3, [r7, #15]
 8000b56:	4053      	eors	r3, r2
 8000b58:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	72fb      	strb	r3, [r7, #11]
 8000b5e:	e012      	b.n	8000b86 <crc8+0x50>
			if (crc & 0x80)
 8000b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	da08      	bge.n	8000b7a <crc8+0x44>
				crc = (crc << 1) ^ 0x07;
 8000b68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	b25b      	sxtb	r3, r3
 8000b70:	f083 0307 	eor.w	r3, r3, #7
 8000b74:	b25b      	sxtb	r3, r3
 8000b76:	73fb      	strb	r3, [r7, #15]
 8000b78:	e002      	b.n	8000b80 <crc8+0x4a>
			else
				crc <<= 1;
 8000b7a:	7bfb      	ldrb	r3, [r7, #15]
 8000b7c:	005b      	lsls	r3, r3, #1
 8000b7e:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000b80:	7afb      	ldrb	r3, [r7, #11]
 8000b82:	3301      	adds	r3, #1
 8000b84:	72fb      	strb	r3, [r7, #11]
 8000b86:	7afb      	ldrb	r3, [r7, #11]
 8000b88:	2b07      	cmp	r3, #7
 8000b8a:	d9e9      	bls.n	8000b60 <crc8+0x2a>
	for (uint16_t i = 0; i < len; i++) {
 8000b8c:	89bb      	ldrh	r3, [r7, #12]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	81bb      	strh	r3, [r7, #12]
 8000b92:	89ba      	ldrh	r2, [r7, #12]
 8000b94:	887b      	ldrh	r3, [r7, #2]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d3d8      	bcc.n	8000b4c <crc8+0x16>
		}
	}
	return crc;
 8000b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3714      	adds	r7, #20
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <byte2hex>:

// Konwersja bajtu na dwa znaki hex
void byte2hex(uint8_t byte, char *hex) {
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
	static const char hex_chars[] = "0123456789ABCDEF";
	hex[0] = hex_chars[(byte >> 4) & 0x0F];
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	091b      	lsrs	r3, r3, #4
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	f003 030f 	and.w	r3, r3, #15
 8000bbe:	4a09      	ldr	r2, [pc, #36]	@ (8000be4 <byte2hex+0x3c>)
 8000bc0:	5cd2      	ldrb	r2, [r2, r3]
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	701a      	strb	r2, [r3, #0]
	hex[1] = hex_chars[byte & 0x0F];
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	f003 020f 	and.w	r2, r3, #15
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	4904      	ldr	r1, [pc, #16]	@ (8000be4 <byte2hex+0x3c>)
 8000bd2:	5c8a      	ldrb	r2, [r1, r2]
 8000bd4:	701a      	strb	r2, [r3, #0]
}
 8000bd6:	bf00      	nop
 8000bd8:	370c      	adds	r7, #12
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	08008828 	.word	0x08008828

08000be8 <is_digits_only>:

// Funkcja sprawdzająca czy string zawiera tylko cyfry
uint8_t is_digits_only(const char *str, uint16_t len) {
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	81fb      	strh	r3, [r7, #14]
 8000bf8:	e010      	b.n	8000c1c <is_digits_only+0x34>
		if (str[i] < '0' || str[i] > '9') {
 8000bfa:	89fb      	ldrh	r3, [r7, #14]
 8000bfc:	687a      	ldr	r2, [r7, #4]
 8000bfe:	4413      	add	r3, r2
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	2b2f      	cmp	r3, #47	@ 0x2f
 8000c04:	d905      	bls.n	8000c12 <is_digits_only+0x2a>
 8000c06:	89fb      	ldrh	r3, [r7, #14]
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	2b39      	cmp	r3, #57	@ 0x39
 8000c10:	d901      	bls.n	8000c16 <is_digits_only+0x2e>
			return 0;
 8000c12:	2300      	movs	r3, #0
 8000c14:	e007      	b.n	8000c26 <is_digits_only+0x3e>
	for (uint16_t i = 0; i < len; i++) {
 8000c16:	89fb      	ldrh	r3, [r7, #14]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	81fb      	strh	r3, [r7, #14]
 8000c1c:	89fa      	ldrh	r2, [r7, #14]
 8000c1e:	887b      	ldrh	r3, [r7, #2]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d3ea      	bcc.n	8000bfa <is_digits_only+0x12>
		}
	}
	return 1;
 8000c24:	2301      	movs	r3, #1
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <is_addr_char_valid>:

static uint8_t is_addr_char_valid(char c) {
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	4603      	mov	r3, r0
 8000c3a:	71fb      	strb	r3, [r7, #7]
	return (c >= 0x21 && c <= 0x7E && c != '&' && c != '*');
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	2b20      	cmp	r3, #32
 8000c40:	d90a      	bls.n	8000c58 <is_addr_char_valid+0x26>
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	2b7e      	cmp	r3, #126	@ 0x7e
 8000c46:	d807      	bhi.n	8000c58 <is_addr_char_valid+0x26>
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	2b26      	cmp	r3, #38	@ 0x26
 8000c4c:	d004      	beq.n	8000c58 <is_addr_char_valid+0x26>
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c52:	d001      	beq.n	8000c58 <is_addr_char_valid+0x26>
 8000c54:	2301      	movs	r3, #1
 8000c56:	e000      	b.n	8000c5a <is_addr_char_valid+0x28>
 8000c58:	2300      	movs	r3, #0
 8000c5a:	b2db      	uxtb	r3, r3
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <send_response_frame>:

// Funkcja do wysyłania ramki odpowiedzi
void send_response_frame(const char *src_addr, const char *dst_addr, const char *id, const char *data) {
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	f507 7418 	add.w	r4, r7, #608	@ 0x260
 8000c74:	f5a4 7415 	sub.w	r4, r4, #596	@ 0x254
 8000c78:	6020      	str	r0, [r4, #0]
 8000c7a:	f507 7018 	add.w	r0, r7, #608	@ 0x260
 8000c7e:	f5a0 7016 	sub.w	r0, r0, #600	@ 0x258
 8000c82:	6001      	str	r1, [r0, #0]
 8000c84:	f507 7118 	add.w	r1, r7, #608	@ 0x260
 8000c88:	f5a1 7117 	sub.w	r1, r1, #604	@ 0x25c
 8000c8c:	600a      	str	r2, [r1, #0]
 8000c8e:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000c92:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 8000c96:	6013      	str	r3, [r2, #0]
	char frame[271];
	uint16_t pos = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	uint8_t crc_buf[300];
	uint16_t crc_pos = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// Budowanie ramki: & SRC DST ID LEN DATA CRC *
	frame[pos++] = '&';
 8000ca4:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000ca8:	1c5a      	adds	r2, r3, #1
 8000caa:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 8000cae:	461a      	mov	r2, r3
 8000cb0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000cb4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000cb8:	2126      	movs	r1, #38	@ 0x26
 8000cba:	5499      	strb	r1, [r3, r2]
	
	// SRC (3 znaki) - adres nadawcy odpowiedzi (był odbiorcą w ramce wejściowej)
	memcpy(&frame[pos], src_addr, 3);
 8000cbc:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000cc0:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000cc4:	18d0      	adds	r0, r2, r3
 8000cc6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000cca:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8000cce:	2203      	movs	r2, #3
 8000cd0:	6819      	ldr	r1, [r3, #0]
 8000cd2:	f007 f8e3 	bl	8007e9c <memcpy>
	pos += 3;
 8000cd6:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000cda:	3303      	adds	r3, #3
 8000cdc:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], src_addr, 3);
 8000ce0:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000ce4:	f107 021c 	add.w	r2, r7, #28
 8000ce8:	18d0      	adds	r0, r2, r3
 8000cea:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000cee:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	6819      	ldr	r1, [r3, #0]
 8000cf6:	f007 f8d1 	bl	8007e9c <memcpy>
	crc_pos += 3;
 8000cfa:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000cfe:	3303      	adds	r3, #3
 8000d00:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// DST (3 znaki) - adres odbiorcy odpowiedzi (był nadawcą w ramce wejściowej)
	memcpy(&frame[pos], dst_addr, 3);
 8000d04:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d08:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000d0c:	18d0      	adds	r0, r2, r3
 8000d0e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000d12:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8000d16:	2203      	movs	r2, #3
 8000d18:	6819      	ldr	r1, [r3, #0]
 8000d1a:	f007 f8bf 	bl	8007e9c <memcpy>
	pos += 3;
 8000d1e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d22:	3303      	adds	r3, #3
 8000d24:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], dst_addr, 3);
 8000d28:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d2c:	f107 021c 	add.w	r2, r7, #28
 8000d30:	18d0      	adds	r0, r2, r3
 8000d32:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000d36:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	6819      	ldr	r1, [r3, #0]
 8000d3e:	f007 f8ad 	bl	8007e9c <memcpy>
	crc_pos += 3;
 8000d42:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d46:	3303      	adds	r3, #3
 8000d48:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// ID (2 znaki)
	memcpy(&frame[pos], id, 2);
 8000d4c:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d50:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000d54:	4413      	add	r3, r2
 8000d56:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000d5a:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000d5e:	6812      	ldr	r2, [r2, #0]
 8000d60:	8812      	ldrh	r2, [r2, #0]
 8000d62:	b292      	uxth	r2, r2
 8000d64:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8000d66:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], id, 2);
 8000d70:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d74:	f107 021c 	add.w	r2, r7, #28
 8000d78:	4413      	add	r3, r2
 8000d7a:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000d7e:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000d82:	6812      	ldr	r2, [r2, #0]
 8000d84:	8812      	ldrh	r2, [r2, #0]
 8000d86:	b292      	uxth	r2, r2
 8000d88:	801a      	strh	r2, [r3, #0]
	crc_pos += 2;
 8000d8a:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d8e:	3302      	adds	r3, #2
 8000d90:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// LEN (3 znaki) - długość danych
	uint16_t data_len = strlen(data);
 8000d94:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000d98:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000d9c:	6818      	ldr	r0, [r3, #0]
 8000d9e:	f7ff fa37 	bl	8000210 <strlen>
 8000da2:	4603      	mov	r3, r0
 8000da4:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	if (data_len > 256) {
 8000da8:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000dac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000db0:	f200 80da 	bhi.w	8000f68 <send_response_frame+0x300>
		return; // Przekroczony maksymalny rozmiar danych
	}
	char len_str[4];
	// Formatowanie długości na 3 cyfry bez snprintf
	len_str[0] = '0' + (data_len / 100) % 10;
 8000db4:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000db8:	4a6e      	ldr	r2, [pc, #440]	@ (8000f74 <send_response_frame+0x30c>)
 8000dba:	fba2 2303 	umull	r2, r3, r2, r3
 8000dbe:	095b      	lsrs	r3, r3, #5
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	4b6d      	ldr	r3, [pc, #436]	@ (8000f78 <send_response_frame+0x310>)
 8000dc4:	fba3 1302 	umull	r1, r3, r3, r2
 8000dc8:	08d9      	lsrs	r1, r3, #3
 8000dca:	460b      	mov	r3, r1
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	440b      	add	r3, r1
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	1ad3      	subs	r3, r2, r3
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	3330      	adds	r3, #48	@ 0x30
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000de0:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000de4:	701a      	strb	r2, [r3, #0]
	len_str[1] = '0' + (data_len / 10) % 10;
 8000de6:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000dea:	4a63      	ldr	r2, [pc, #396]	@ (8000f78 <send_response_frame+0x310>)
 8000dec:	fba2 2303 	umull	r2, r3, r2, r3
 8000df0:	08db      	lsrs	r3, r3, #3
 8000df2:	b29a      	uxth	r2, r3
 8000df4:	4b60      	ldr	r3, [pc, #384]	@ (8000f78 <send_response_frame+0x310>)
 8000df6:	fba3 1302 	umull	r1, r3, r3, r2
 8000dfa:	08d9      	lsrs	r1, r3, #3
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	440b      	add	r3, r1
 8000e02:	005b      	lsls	r3, r3, #1
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	3330      	adds	r3, #48	@ 0x30
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e12:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e16:	705a      	strb	r2, [r3, #1]
	len_str[2] = '0' + data_len % 10;
 8000e18:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8000e1c:	4b56      	ldr	r3, [pc, #344]	@ (8000f78 <send_response_frame+0x310>)
 8000e1e:	fba3 1302 	umull	r1, r3, r3, r2
 8000e22:	08d9      	lsrs	r1, r3, #3
 8000e24:	460b      	mov	r3, r1
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	440b      	add	r3, r1
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	3330      	adds	r3, #48	@ 0x30
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e3a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e3e:	709a      	strb	r2, [r3, #2]
	len_str[3] = 0;
 8000e40:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e44:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e48:	2200      	movs	r2, #0
 8000e4a:	70da      	strb	r2, [r3, #3]
	memcpy(&frame[pos], len_str, 3);
 8000e4c:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000e50:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000e54:	4413      	add	r3, r2
 8000e56:	f107 0118 	add.w	r1, r7, #24
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f007 f81d 	bl	8007e9c <memcpy>
	pos += 3;
 8000e62:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000e66:	3303      	adds	r3, #3
 8000e68:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], len_str, 3);
 8000e6c:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000e70:	f107 021c 	add.w	r2, r7, #28
 8000e74:	4413      	add	r3, r2
 8000e76:	f107 0118 	add.w	r1, r7, #24
 8000e7a:	2203      	movs	r2, #3
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f007 f80d 	bl	8007e9c <memcpy>
	crc_pos += 3;
 8000e82:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000e86:	3303      	adds	r3, #3
 8000e88:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// DATA
	memcpy(&frame[pos], data, data_len);
 8000e8c:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000e90:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000e94:	18d0      	adds	r0, r2, r3
 8000e96:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8000e9a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e9e:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000ea2:	6819      	ldr	r1, [r3, #0]
 8000ea4:	f006 fffa 	bl	8007e9c <memcpy>
	pos += data_len;
 8000ea8:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8000eac:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000eb0:	4413      	add	r3, r2
 8000eb2:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], data, data_len);
 8000eb6:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000eba:	f107 021c 	add.w	r2, r7, #28
 8000ebe:	18d0      	adds	r0, r2, r3
 8000ec0:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8000ec4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000ec8:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000ecc:	6819      	ldr	r1, [r3, #0]
 8000ece:	f006 ffe5 	bl	8007e9c <memcpy>
	crc_pos += data_len;
 8000ed2:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8000ed6:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000eda:	4413      	add	r3, r2
 8000edc:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// Obliczanie CRC
	uint8_t crc = crc8(crc_buf, crc_pos);
 8000ee0:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8000ee4:	f107 031c 	add.w	r3, r7, #28
 8000ee8:	4611      	mov	r1, r2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fe23 	bl	8000b36 <crc8>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	f887 3259 	strb.w	r3, [r7, #601]	@ 0x259
	char crc_hex[3];
	byte2hex(crc, crc_hex);
 8000ef6:	f107 0214 	add.w	r2, r7, #20
 8000efa:	f897 3259 	ldrb.w	r3, [r7, #601]	@ 0x259
 8000efe:	4611      	mov	r1, r2
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff fe51 	bl	8000ba8 <byte2hex>
	crc_hex[2] = 0;
 8000f06:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000f0a:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000f0e:	2200      	movs	r2, #0
 8000f10:	709a      	strb	r2, [r3, #2]
	
	// CRC (2 znaki hex)
	memcpy(&frame[pos], crc_hex, 2);
 8000f12:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f16:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000f1a:	4413      	add	r3, r2
 8000f1c:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000f20:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 8000f24:	8812      	ldrh	r2, [r2, #0]
 8000f26:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8000f28:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	
	// Zakończenie ramki
	frame[pos++] = '*';
 8000f32:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f36:	1c5a      	adds	r2, r3, #1
 8000f38:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000f42:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f46:	212a      	movs	r1, #42	@ 0x2a
 8000f48:	5499      	strb	r1, [r3, r2]
	frame[pos] = 0;
 8000f4a:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f4e:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000f52:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000f56:	2100      	movs	r1, #0
 8000f58:	54d1      	strb	r1, [r2, r3]
	
	// Wysyłanie ramki przez USART
	USART_fsend("%s", frame);
 8000f5a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4806      	ldr	r0, [pc, #24]	@ (8000f7c <send_response_frame+0x314>)
 8000f62:	f7ff fb8f 	bl	8000684 <USART_fsend>
 8000f66:	e000      	b.n	8000f6a <send_response_frame+0x302>
		return; // Przekroczony maksymalny rozmiar danych
 8000f68:	bf00      	nop
}
 8000f6a:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd90      	pop	{r4, r7, pc}
 8000f72:	bf00      	nop
 8000f74:	51eb851f 	.word	0x51eb851f
 8000f78:	cccccccd 	.word	0xcccccccd
 8000f7c:	08008748 	.word	0x08008748

08000f80 <BH1750_StartTiming>:

/**
 * @brief Rozpoczęcie śledzenia czasu oczekiwania dla BH1750
 * @param wait_time_ms: Czas oczekiwania w milisekundach
 */
void BH1750_StartTiming(uint32_t wait_time_ms) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	bh1750_timing.start_time = App_GetTick();
 8000f88:	f7ff fb30 	bl	80005ec <App_GetTick>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	4a06      	ldr	r2, [pc, #24]	@ (8000fa8 <BH1750_StartTiming+0x28>)
 8000f90:	6013      	str	r3, [r2, #0]
	bh1750_timing.wait_time = wait_time_ms;
 8000f92:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <BH1750_StartTiming+0x28>)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6053      	str	r3, [r2, #4]
	bh1750_timing.active = 1;
 8000f98:	4b03      	ldr	r3, [pc, #12]	@ (8000fa8 <BH1750_StartTiming+0x28>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	721a      	strb	r2, [r3, #8]
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000eac 	.word	0x20000eac

08000fac <BH1750_Init_Process>:

/**
 * @brief Inicjalizacja BH1750 bez blokowania (Power On -> Reset -> Set Mode)
 */
void BH1750_Init_Process(void) {
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
	static uint32_t last_retry_time = 0;
	
	if (bh1750_initialized) {
 8000fb2:	4b44      	ldr	r3, [pc, #272]	@ (80010c4 <BH1750_Init_Process+0x118>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d16f      	bne.n	800109a <BH1750_Init_Process+0xee>
		return;
	}

	// Inicjuj tylko gdy automatyczny pomiar jest włączony
	if (!measurement_auto.enabled) {
 8000fba:	4b43      	ldr	r3, [pc, #268]	@ (80010c8 <BH1750_Init_Process+0x11c>)
 8000fbc:	7a1b      	ldrb	r3, [r3, #8]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d06d      	beq.n	800109e <BH1750_Init_Process+0xf2>
		return;
	}

	// Jeśli był błąd I2C, zresetuj stan inicjalizacji
	if (I2C_Error) {
 8000fc2:	4b42      	ldr	r3, [pc, #264]	@ (80010cc <BH1750_Init_Process+0x120>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d009      	beq.n	8000fe0 <BH1750_Init_Process+0x34>
		I2C_Error = 0;
 8000fcc:	4b3f      	ldr	r3, [pc, #252]	@ (80010cc <BH1750_Init_Process+0x120>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	701a      	strb	r2, [r3, #0]
		bh1750_initialized = 0;
 8000fd2:	4b3c      	ldr	r3, [pc, #240]	@ (80010c4 <BH1750_Init_Process+0x118>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]
		bh1750_init_state = BH1750_INIT_IDLE;
 8000fd8:	4b3d      	ldr	r3, [pc, #244]	@ (80010d0 <BH1750_Init_Process+0x124>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	701a      	strb	r2, [r3, #0]
		return;
 8000fde:	e06d      	b.n	80010bc <BH1750_Init_Process+0x110>
	}

	// Nie rozpoczynaj kolejnego kroku, jeśli I2C jest zajęte
	if (i2c_op.pending) {
 8000fe0:	4b3c      	ldr	r3, [pc, #240]	@ (80010d4 <BH1750_Init_Process+0x128>)
 8000fe2:	7adb      	ldrb	r3, [r3, #11]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d15c      	bne.n	80010a2 <BH1750_Init_Process+0xf6>
		return;
	}
	
	// Throttling - nie próbuj zbyt często (1 sekunda między próbami)
	if (bh1750_init_state == BH1750_INIT_IDLE) {
 8000fe8:	4b39      	ldr	r3, [pc, #228]	@ (80010d0 <BH1750_Init_Process+0x124>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d10c      	bne.n	800100a <BH1750_Init_Process+0x5e>
		uint32_t now = App_GetTick();
 8000ff0:	f7ff fafc 	bl	80005ec <App_GetTick>
 8000ff4:	6078      	str	r0, [r7, #4]
		if (now - last_retry_time < 1000) {
 8000ff6:	4b38      	ldr	r3, [pc, #224]	@ (80010d8 <BH1750_Init_Process+0x12c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001002:	d350      	bcc.n	80010a6 <BH1750_Init_Process+0xfa>
			return; // Czekaj
		}
		last_retry_time = now;
 8001004:	4a34      	ldr	r2, [pc, #208]	@ (80010d8 <BH1750_Init_Process+0x12c>)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6013      	str	r3, [r2, #0]
	}

	switch (bh1750_init_state) {
 800100a:	4b31      	ldr	r3, [pc, #196]	@ (80010d0 <BH1750_Init_Process+0x124>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b03      	cmp	r3, #3
 8001010:	d84b      	bhi.n	80010aa <BH1750_Init_Process+0xfe>
 8001012:	a201      	add	r2, pc, #4	@ (adr r2, 8001018 <BH1750_Init_Process+0x6c>)
 8001014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001018:	08001029 	.word	0x08001029
 800101c:	0800104d 	.word	0x0800104d
 8001020:	0800106d 	.word	0x0800106d
 8001024:	08001085 	.word	0x08001085
		case BH1750_INIT_IDLE: {
			uint8_t cmd = 0x01; // POWER ON
 8001028:	2301      	movs	r3, #1
 800102a:	70bb      	strb	r3, [r7, #2]
			HAL_StatusTypeDef status = I2C_Transmit_IT(bh1750_addr, &cmd, 1);
 800102c:	4b2b      	ldr	r3, [pc, #172]	@ (80010dc <BH1750_Init_Process+0x130>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	1cb9      	adds	r1, r7, #2
 8001032:	2201      	movs	r2, #1
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fc37 	bl	80008a8 <I2C_Transmit_IT>
 800103a:	4603      	mov	r3, r0
 800103c:	70fb      	strb	r3, [r7, #3]
			if (status == HAL_OK) {
 800103e:	78fb      	ldrb	r3, [r7, #3]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d134      	bne.n	80010ae <BH1750_Init_Process+0x102>
				bh1750_init_state = BH1750_INIT_PWRON;
 8001044:	4b22      	ldr	r3, [pc, #136]	@ (80010d0 <BH1750_Init_Process+0x124>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
			}
			break;
 800104a:	e030      	b.n	80010ae <BH1750_Init_Process+0x102>
		}
		case BH1750_INIT_PWRON: {
			uint8_t cmd = 0x07; // RESET
 800104c:	2307      	movs	r3, #7
 800104e:	707b      	strb	r3, [r7, #1]
			if (I2C_Transmit_IT(bh1750_addr, &cmd, 1) == HAL_OK) {
 8001050:	4b22      	ldr	r3, [pc, #136]	@ (80010dc <BH1750_Init_Process+0x130>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	1c79      	adds	r1, r7, #1
 8001056:	2201      	movs	r2, #1
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fc25 	bl	80008a8 <I2C_Transmit_IT>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d126      	bne.n	80010b2 <BH1750_Init_Process+0x106>
				bh1750_init_state = BH1750_INIT_RESET;
 8001064:	4b1a      	ldr	r3, [pc, #104]	@ (80010d0 <BH1750_Init_Process+0x124>)
 8001066:	2202      	movs	r2, #2
 8001068:	701a      	strb	r2, [r3, #0]
			}
			break;
 800106a:	e022      	b.n	80010b2 <BH1750_Init_Process+0x106>
		}
		case BH1750_INIT_RESET: {
			if (BH1750_SetMode(bh1750_current_mode) == HAL_OK) {
 800106c:	4b1c      	ldr	r3, [pc, #112]	@ (80010e0 <BH1750_Init_Process+0x134>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f000 f837 	bl	80010e4 <BH1750_SetMode>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d11c      	bne.n	80010b6 <BH1750_Init_Process+0x10a>
				bh1750_init_state = BH1750_INIT_MODE;
 800107c:	4b14      	ldr	r3, [pc, #80]	@ (80010d0 <BH1750_Init_Process+0x124>)
 800107e:	2203      	movs	r2, #3
 8001080:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001082:	e018      	b.n	80010b6 <BH1750_Init_Process+0x10a>
		}
		case BH1750_INIT_MODE:
			if (!i2c_op.pending) {
 8001084:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <BH1750_Init_Process+0x128>)
 8001086:	7adb      	ldrb	r3, [r3, #11]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d116      	bne.n	80010ba <BH1750_Init_Process+0x10e>
				bh1750_initialized = 1;
 800108c:	4b0d      	ldr	r3, [pc, #52]	@ (80010c4 <BH1750_Init_Process+0x118>)
 800108e:	2201      	movs	r2, #1
 8001090:	701a      	strb	r2, [r3, #0]
				bh1750_init_state = BH1750_INIT_DONE;
 8001092:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <BH1750_Init_Process+0x124>)
 8001094:	2204      	movs	r2, #4
 8001096:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001098:	e00f      	b.n	80010ba <BH1750_Init_Process+0x10e>
		return;
 800109a:	bf00      	nop
 800109c:	e00e      	b.n	80010bc <BH1750_Init_Process+0x110>
		return;
 800109e:	bf00      	nop
 80010a0:	e00c      	b.n	80010bc <BH1750_Init_Process+0x110>
		return;
 80010a2:	bf00      	nop
 80010a4:	e00a      	b.n	80010bc <BH1750_Init_Process+0x110>
			return; // Czekaj
 80010a6:	bf00      	nop
 80010a8:	e008      	b.n	80010bc <BH1750_Init_Process+0x110>
		default:
			break;
 80010aa:	bf00      	nop
 80010ac:	e006      	b.n	80010bc <BH1750_Init_Process+0x110>
			break;
 80010ae:	bf00      	nop
 80010b0:	e004      	b.n	80010bc <BH1750_Init_Process+0x110>
			break;
 80010b2:	bf00      	nop
 80010b4:	e002      	b.n	80010bc <BH1750_Init_Process+0x110>
			break;
 80010b6:	bf00      	nop
 80010b8:	e000      	b.n	80010bc <BH1750_Init_Process+0x110>
			break;
 80010ba:	bf00      	nop
	}
}
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	2000016d 	.word	0x2000016d
 80010c8:	20000004 	.word	0x20000004
 80010cc:	20000e9c 	.word	0x20000e9c
 80010d0:	2000016e 	.word	0x2000016e
 80010d4:	20000ea0 	.word	0x20000ea0
 80010d8:	20002e0c 	.word	0x20002e0c
 80010dc:	20000001 	.word	0x20000001
 80010e0:	20000000 	.word	0x20000000

080010e4 <BH1750_SetMode>:
/**
 * @brief Ustawienie trybu pracy czujnika BH1750 (przez przerwania)
 * @param mode: Tryb pracy (jedna z komend BH1750: 0x10, 0x11, 0x13, 0x20, 0x21, 0x23)
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef BH1750_SetMode(uint8_t mode) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;
	uint8_t addr = bh1750_addr; // Adres I2C (7-bit, bez przesunięcia - funkcja I2C_Transmit_IT zrobi to)
 80010ee:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <BH1750_SetMode+0x50>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	73fb      	strb	r3, [r7, #15]
	
	// Wysyłanie komendy trybu do czujnika przez przerwania
	status = I2C_Transmit_IT(addr, &mode, 1);
 80010f4:	1df9      	adds	r1, r7, #7
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	2201      	movs	r2, #1
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fbd4 	bl	80008a8 <I2C_Transmit_IT>
 8001100:	4603      	mov	r3, r0
 8001102:	73bb      	strb	r3, [r7, #14]
	
	if (status == HAL_OK) {
 8001104:	7bbb      	ldrb	r3, [r7, #14]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d10f      	bne.n	800112a <BH1750_SetMode+0x46>
		bh1750_current_mode = mode;
 800110a:	79fa      	ldrb	r2, [r7, #7]
 800110c:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <BH1750_SetMode+0x54>)
 800110e:	701a      	strb	r2, [r3, #0]
		
		// Rozpoczęcie śledzenia czasu oczekiwania
		// Opóźnienie w zależności od trybu (120ms dla high res, 16ms dla low res)
		if (mode == BH1750_CONTINUOUS_LOW_RES_MODE || mode == BH1750_ONETIME_LOW_RES_MODE) {
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b13      	cmp	r3, #19
 8001114:	d002      	beq.n	800111c <BH1750_SetMode+0x38>
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b23      	cmp	r3, #35	@ 0x23
 800111a:	d103      	bne.n	8001124 <BH1750_SetMode+0x40>
			BH1750_StartTiming(16);
 800111c:	2010      	movs	r0, #16
 800111e:	f7ff ff2f 	bl	8000f80 <BH1750_StartTiming>
 8001122:	e002      	b.n	800112a <BH1750_SetMode+0x46>
		} else {
			BH1750_StartTiming(120);
 8001124:	2078      	movs	r0, #120	@ 0x78
 8001126:	f7ff ff2b 	bl	8000f80 <BH1750_StartTiming>
		}
	}
	
	return status;
 800112a:	7bbb      	ldrb	r3, [r7, #14]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000001 	.word	0x20000001
 8001138:	20000000 	.word	0x20000000

0800113c <Measurement_AddEntry>:

/**
 * @brief Dodanie nowego pomiaru do bufora
 * @param lux: Wartość natężenia światła w luksach
 */
void Measurement_AddEntry(float lux) {
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	ed87 0a01 	vstr	s0, [r7, #4]
	// Zapisanie pomiaru do bufora
	measurement_buffer[measurement_write_index].lux = lux;
 8001146:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <Measurement_AddEntry+0x68>)
 8001148:	881b      	ldrh	r3, [r3, #0]
 800114a:	4a17      	ldr	r2, [pc, #92]	@ (80011a8 <Measurement_AddEntry+0x6c>)
 800114c:	00db      	lsls	r3, r3, #3
 800114e:	4413      	add	r3, r2
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	601a      	str	r2, [r3, #0]
	measurement_buffer[measurement_write_index].timestamp = App_GetTick();
 8001154:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <Measurement_AddEntry+0x68>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	461c      	mov	r4, r3
 800115a:	f7ff fa47 	bl	80005ec <App_GetTick>
 800115e:	4602      	mov	r2, r0
 8001160:	4911      	ldr	r1, [pc, #68]	@ (80011a8 <Measurement_AddEntry+0x6c>)
 8001162:	00e3      	lsls	r3, r4, #3
 8001164:	440b      	add	r3, r1
 8001166:	605a      	str	r2, [r3, #4]
	
	// Aktualizacja indeksu (bufor cykliczny)
	measurement_write_index++;
 8001168:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <Measurement_AddEntry+0x68>)
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	3301      	adds	r3, #1
 800116e:	b29a      	uxth	r2, r3
 8001170:	4b0c      	ldr	r3, [pc, #48]	@ (80011a4 <Measurement_AddEntry+0x68>)
 8001172:	801a      	strh	r2, [r3, #0]
	if (measurement_write_index >= MEASUREMENT_BUFFER_SIZE) {
 8001174:	4b0b      	ldr	r3, [pc, #44]	@ (80011a4 <Measurement_AddEntry+0x68>)
 8001176:	881b      	ldrh	r3, [r3, #0]
 8001178:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800117c:	d302      	bcc.n	8001184 <Measurement_AddEntry+0x48>
		measurement_write_index = 0; // Zawinięcie bufora
 800117e:	4b09      	ldr	r3, [pc, #36]	@ (80011a4 <Measurement_AddEntry+0x68>)
 8001180:	2200      	movs	r2, #0
 8001182:	801a      	strh	r2, [r3, #0]
	}
	
	// Aktualizacja licznika (max 1000)
	if (measurement_count < MEASUREMENT_BUFFER_SIZE) {
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <Measurement_AddEntry+0x70>)
 8001186:	881b      	ldrh	r3, [r3, #0]
 8001188:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800118c:	d205      	bcs.n	800119a <Measurement_AddEntry+0x5e>
		measurement_count++;
 800118e:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <Measurement_AddEntry+0x70>)
 8001190:	881b      	ldrh	r3, [r3, #0]
 8001192:	3301      	adds	r3, #1
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b05      	ldr	r3, [pc, #20]	@ (80011ac <Measurement_AddEntry+0x70>)
 8001198:	801a      	strh	r2, [r3, #0]
	}
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20002e08 	.word	0x20002e08
 80011a8:	20000ec8 	.word	0x20000ec8
 80011ac:	20002e0a 	.word	0x20002e0a

080011b0 <Measurement_FillTestData>:

// Tymczasowe wypełnienie bufora pomiarów danymi testowymi (stałe wartości)
void Measurement_FillTestData(void) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
	// Dodajemy 2500 pomiarów, żeby przetestować bufor cykliczny
	// Bufor ma 1000 miejsc, więc pierwsze 1500 zostanie nadpisanych
	// Zostanie nam 1000 najnowszych pomiarów (od #1501 do #2500)
	for (uint16_t i = 1; i <= 2500; i++) {
 80011b6:	2301      	movs	r3, #1
 80011b8:	80fb      	strh	r3, [r7, #6]
 80011ba:	e011      	b.n	80011e0 <Measurement_FillTestData+0x30>
		// Każdy pomiar ma wartość bazową + numer (np. 100.0 + 1 = 101.0)
		float lux_value = 100.0f + (float)i;
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011c6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80011f4 <Measurement_FillTestData+0x44>
 80011ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011ce:	edc7 7a00 	vstr	s15, [r7]
		Measurement_AddEntry(lux_value);
 80011d2:	ed97 0a00 	vldr	s0, [r7]
 80011d6:	f7ff ffb1 	bl	800113c <Measurement_AddEntry>
	for (uint16_t i = 1; i <= 2500; i++) {
 80011da:	88fb      	ldrh	r3, [r7, #6]
 80011dc:	3301      	adds	r3, #1
 80011de:	80fb      	strh	r3, [r7, #6]
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d9e8      	bls.n	80011bc <Measurement_FillTestData+0xc>
	// Po tej operacji:
	// - measurement_count = 1000 (bufor pełny)
	// - measurement_write_index = 500 (bo 2500 % 1000 = 500)
	// - Najstarszy pomiar (indeks logiczny 0) będzie pomiar #1501 (wartość 1601.0) na fizycznym indeksie 500
	// - Najnowszy pomiar (indeks logiczny 999) będzie pomiar #2500 (wartość 2600.0) na fizycznym indeksie 499
}
 80011ea:	bf00      	nop
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	42c80000 	.word	0x42c80000

080011f8 <Measurement_GetCount>:

/**
 * @brief Pobranie liczby zapisanych pomiarów
 * @retval Liczba pomiarów (0-1000)
 */
uint16_t Measurement_GetCount(void) {
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
	return measurement_count;
 80011fc:	4b03      	ldr	r3, [pc, #12]	@ (800120c <Measurement_GetCount+0x14>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
}
 8001200:	4618      	mov	r0, r3
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	20002e0a 	.word	0x20002e0a

08001210 <Measurement_GetEntry>:
/**
 * @brief Pobranie wpisu pomiaru z bufora
 * @param index: Indeks pomiaru (0 to najstarszy, count-1 to najnowszy)
 * @retval Wskaźnik do wpisu pomiaru lub NULL jeśli indeks nieprawidłowy
 */
measurement_entry_t* Measurement_GetEntry(uint16_t index) {
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	80fb      	strh	r3, [r7, #6]
	if (index >= measurement_count) {
 800121a:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <Measurement_GetEntry+0x60>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	88fa      	ldrh	r2, [r7, #6]
 8001220:	429a      	cmp	r2, r3
 8001222:	d301      	bcc.n	8001228 <Measurement_GetEntry+0x18>
		return NULL; // Nieprawidłowy indeks
 8001224:	2300      	movs	r3, #0
 8001226:	e01d      	b.n	8001264 <Measurement_GetEntry+0x54>
	}
	
	// Obliczenie rzeczywistego indeksu w buforze cyklicznym
	// Najstarszy pomiar jest na początku, jeśli bufor jest pełny
	uint16_t real_index;
	if (measurement_count < MEASUREMENT_BUFFER_SIZE) {
 8001228:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <Measurement_GetEntry+0x60>)
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001230:	d202      	bcs.n	8001238 <Measurement_GetEntry+0x28>
		// Bufor nie jest jeszcze pełny - indeksy są liniowe
		real_index = index;
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	81fb      	strh	r3, [r7, #14]
 8001236:	e011      	b.n	800125c <Measurement_GetEntry+0x4c>
	} else {
		// Bufor jest pełny - najstarszy jest po najnowszym
		real_index = (measurement_write_index + index) % MEASUREMENT_BUFFER_SIZE;
 8001238:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <Measurement_GetEntry+0x64>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	461a      	mov	r2, r3
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	4413      	add	r3, r2
 8001242:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <Measurement_GetEntry+0x68>)
 8001244:	fb82 1203 	smull	r1, r2, r2, r3
 8001248:	1191      	asrs	r1, r2, #6
 800124a:	17da      	asrs	r2, r3, #31
 800124c:	1a8a      	subs	r2, r1, r2
 800124e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001252:	fb01 f202 	mul.w	r2, r1, r2
 8001256:	1a9a      	subs	r2, r3, r2
 8001258:	4613      	mov	r3, r2
 800125a:	81fb      	strh	r3, [r7, #14]
	}
	
	return &measurement_buffer[real_index];
 800125c:	89fb      	ldrh	r3, [r7, #14]
 800125e:	00db      	lsls	r3, r3, #3
 8001260:	4a06      	ldr	r2, [pc, #24]	@ (800127c <Measurement_GetEntry+0x6c>)
 8001262:	4413      	add	r3, r2
}
 8001264:	4618      	mov	r0, r3
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	20002e0a 	.word	0x20002e0a
 8001274:	20002e08 	.word	0x20002e08
 8001278:	10624dd3 	.word	0x10624dd3
 800127c:	20000ec8 	.word	0x20000ec8

08001280 <BH1750_ReadLight>:
/**
 * @brief Odczyt wartości natężenia światła z BH1750 (przez przerwania)
 * @param lux: Wskaźnik do zmiennej, gdzie zostanie zapisana wartość w luksach
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef BH1750_ReadLight(float *lux) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	uint8_t addr = bh1750_addr;
 8001288:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <BH1750_ReadLight+0x50>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	73fb      	strb	r3, [r7, #15]
	
	// Sprawdzenie czy operacja I2C nie jest w toku
	if (i2c_op.pending) {
 800128e:	4b11      	ldr	r3, [pc, #68]	@ (80012d4 <BH1750_ReadLight+0x54>)
 8001290:	7adb      	ldrb	r3, [r3, #11]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <BH1750_ReadLight+0x1a>
		return HAL_BUSY;
 8001296:	2302      	movs	r3, #2
 8001298:	e015      	b.n	80012c6 <BH1750_ReadLight+0x46>
	}
	
	// Sprawdzenie czy ostatni odczyt jest gotowy
	if (bh1750_read_ready) {
 800129a:	4b0f      	ldr	r3, [pc, #60]	@ (80012d8 <BH1750_ReadLight+0x58>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d008      	beq.n	80012b4 <BH1750_ReadLight+0x34>
		*lux = bh1750_last_lux;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <BH1750_ReadLight+0x5c>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	601a      	str	r2, [r3, #0]
		bh1750_read_ready = 0;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	@ (80012d8 <BH1750_ReadLight+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	701a      	strb	r2, [r3, #0]
		return HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e008      	b.n	80012c6 <BH1750_ReadLight+0x46>
	}
	
	// Rozpoczęcie odczytu przez przerwania
	HAL_StatusTypeDef status = I2C_Receive_IT(addr, bh1750_read_buffer, 2);
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
 80012b6:	2202      	movs	r2, #2
 80012b8:	4909      	ldr	r1, [pc, #36]	@ (80012e0 <BH1750_ReadLight+0x60>)
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff fb54 	bl	8000968 <I2C_Receive_IT>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73bb      	strb	r3, [r7, #14]
	
	return status; // Wartość zostanie przetworzona w callbacku
 80012c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000001 	.word	0x20000001
 80012d4:	20000ea0 	.word	0x20000ea0
 80012d8:	20000ec4 	.word	0x20000ec4
 80012dc:	20000ec0 	.word	0x20000ec0
 80012e0:	20000ebc 	.word	0x20000ebc

080012e4 <Measurement_SetInterval>:

/**
 * @brief Ustawienie interwału automatycznego odczytu pomiarów
 * @param interval_ms: Interwał w milisekundach
 */
void Measurement_SetInterval(uint32_t interval_ms) {
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	measurement_auto.interval_ms = interval_ms;
 80012ec:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <Measurement_SetInterval+0x1c>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	20000004 	.word	0x20000004

08001304 <Measurement_EnableAutoRead>:

/**
 * @brief Włączenie/wyłączenie automatycznego odczytu pomiarów
 * @param enable: 1 = włącz, 0 = wyłącz
 */
void Measurement_EnableAutoRead(uint8_t enable) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
	measurement_auto.enabled = enable;
 800130e:	4a07      	ldr	r2, [pc, #28]	@ (800132c <Measurement_EnableAutoRead+0x28>)
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	7213      	strb	r3, [r2, #8]
	if (enable) {
 8001314:	79fb      	ldrb	r3, [r7, #7]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d004      	beq.n	8001324 <Measurement_EnableAutoRead+0x20>
		measurement_auto.last_measurement = App_GetTick();
 800131a:	f7ff f967 	bl	80005ec <App_GetTick>
 800131e:	4603      	mov	r3, r0
 8001320:	4a02      	ldr	r2, [pc, #8]	@ (800132c <Measurement_EnableAutoRead+0x28>)
 8001322:	6053      	str	r3, [r2, #4]
	}
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20000004 	.word	0x20000004

08001330 <Measurement_AutoRead_Process>:

/**
 * @brief Przetwarzanie automatycznego odczytu pomiarów (wywoływane w pętli głównej)
 */
void Measurement_AutoRead_Process(void) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
	if (!measurement_auto.enabled) {
 8001336:	4b1f      	ldr	r3, [pc, #124]	@ (80013b4 <Measurement_AutoRead_Process+0x84>)
 8001338:	7a1b      	ldrb	r3, [r3, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d033      	beq.n	80013a6 <Measurement_AutoRead_Process+0x76>
		return; // Automatyczny odczyt wyłączony
	}
	if (!bh1750_initialized) {
 800133e:	4b1e      	ldr	r3, [pc, #120]	@ (80013b8 <Measurement_AutoRead_Process+0x88>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d031      	beq.n	80013aa <Measurement_AutoRead_Process+0x7a>
		return; // Czekaj na zakończenie inicjalizacji BH1750
	}
	
	// Sprawdzenie czy dane z odczytu są gotowe i zapisanie ich
	if (bh1750_read_ready) {
 8001346:	4b1d      	ldr	r3, [pc, #116]	@ (80013bc <Measurement_AutoRead_Process+0x8c>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d009      	beq.n	8001362 <Measurement_AutoRead_Process+0x32>
		// Zapis pomiaru do bufora
		Measurement_AddEntry(bh1750_last_lux);
 800134e:	4b1c      	ldr	r3, [pc, #112]	@ (80013c0 <Measurement_AutoRead_Process+0x90>)
 8001350:	edd3 7a00 	vldr	s15, [r3]
 8001354:	eeb0 0a67 	vmov.f32	s0, s15
 8001358:	f7ff fef0 	bl	800113c <Measurement_AddEntry>
		bh1750_read_ready = 0; // Wyzeruj flagę po zapisaniu
 800135c:	4b17      	ldr	r3, [pc, #92]	@ (80013bc <Measurement_AutoRead_Process+0x8c>)
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]
	}

	// Sprawdzenie czy minął interwał
	uint32_t current_time = App_GetTick();
 8001362:	f7ff f943 	bl	80005ec <App_GetTick>
 8001366:	6078      	str	r0, [r7, #4]
	if ((current_time - measurement_auto.last_measurement) >= measurement_auto.interval_ms) {
 8001368:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <Measurement_AutoRead_Process+0x84>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	1ad2      	subs	r2, r2, r3
 8001370:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <Measurement_AutoRead_Process+0x84>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	429a      	cmp	r2, r3
 8001376:	d319      	bcc.n	80013ac <Measurement_AutoRead_Process+0x7c>
		measurement_auto.last_measurement = current_time; // Zaktualizuj czas
 8001378:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <Measurement_AutoRead_Process+0x84>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6053      	str	r3, [r2, #4]
		
		// Sprawdzenie czy I2C nie jest zajęty
		if (!i2c_op.pending) {
 800137e:	4b11      	ldr	r3, [pc, #68]	@ (80013c4 <Measurement_AutoRead_Process+0x94>)
 8001380:	7adb      	ldrb	r3, [r3, #11]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d112      	bne.n	80013ac <Measurement_AutoRead_Process+0x7c>
			// Rozpoczęcie nowego odczytu z czujnika
			bh1750_read_ready = 0; // Wyzeruj flagę przed rozpoczęciem odczytu
 8001386:	4b0d      	ldr	r3, [pc, #52]	@ (80013bc <Measurement_AutoRead_Process+0x8c>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
			HAL_StatusTypeDef status = BH1750_ReadLight(&bh1750_last_lux);
 800138c:	480c      	ldr	r0, [pc, #48]	@ (80013c0 <Measurement_AutoRead_Process+0x90>)
 800138e:	f7ff ff77 	bl	8001280 <BH1750_ReadLight>
 8001392:	4603      	mov	r3, r0
 8001394:	70fb      	strb	r3, [r7, #3]
			
			// Jeśli I2C zawiódł, dodaj wartość 0 jako wskaźnik błędu
			if (status != HAL_OK) {
 8001396:	78fb      	ldrb	r3, [r7, #3]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d007      	beq.n	80013ac <Measurement_AutoRead_Process+0x7c>
				Measurement_AddEntry(0.0f); // Błąd I2C
 800139c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 80013c8 <Measurement_AutoRead_Process+0x98>
 80013a0:	f7ff fecc 	bl	800113c <Measurement_AddEntry>
 80013a4:	e002      	b.n	80013ac <Measurement_AutoRead_Process+0x7c>
		return; // Automatyczny odczyt wyłączony
 80013a6:	bf00      	nop
 80013a8:	e000      	b.n	80013ac <Measurement_AutoRead_Process+0x7c>
		return; // Czekaj na zakończenie inicjalizacji BH1750
 80013aa:	bf00      	nop
			}
		}
	}
}
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000004 	.word	0x20000004
 80013b8:	2000016d 	.word	0x2000016d
 80013bc:	20000ec4 	.word	0x20000ec4
 80013c0:	20000ec0 	.word	0x20000ec0
 80013c4:	20000ea0 	.word	0x20000ea0
 80013c8:	00000000 	.word	0x00000000

080013cc <handle_command>:

void handle_command(char *cmd, const char *src_addr, const char *dst_addr, const char *id) {
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b0dd      	sub	sp, #372	@ 0x174
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	f507 74b8 	add.w	r4, r7, #368	@ 0x170
 80013d6:	f5a4 74b2 	sub.w	r4, r4, #356	@ 0x164
 80013da:	6020      	str	r0, [r4, #0]
 80013dc:	f507 70b8 	add.w	r0, r7, #368	@ 0x170
 80013e0:	f5a0 70b4 	sub.w	r0, r0, #360	@ 0x168
 80013e4:	6001      	str	r1, [r0, #0]
 80013e6:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 80013ea:	f5a1 71b6 	sub.w	r1, r1, #364	@ 0x16c
 80013ee:	600a      	str	r2, [r1, #0]
 80013f0:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 80013f4:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 80013f8:	6013      	str	r3, [r2, #0]
	const char *device_addr = dst_addr;
 80013fa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80013fe:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
	
	// Zakres dozwolonych wartości interwału
	const uint16_t MIN_INTERVAL = 1;
 8001408:	2301      	movs	r3, #1
 800140a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
	const uint16_t MAX_INTERVAL = 9999;
 800140e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001412:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
	
	// Sprawdzenie minimalnej długości (kod komendy = 2 cyfry)
	if (strlen(cmd) < 2 || !is_digits_only(cmd, 2)) {
 8001416:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800141a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800141e:	6818      	ldr	r0, [r3, #0]
 8001420:	f7fe fef6 	bl	8000210 <strlen>
 8001424:	4603      	mov	r3, r0
 8001426:	2b01      	cmp	r3, #1
 8001428:	d90a      	bls.n	8001440 <handle_command+0x74>
 800142a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800142e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001432:	2102      	movs	r1, #2
 8001434:	6818      	ldr	r0, [r3, #0]
 8001436:	f7ff fbd7 	bl	8000be8 <is_digits_only>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d104      	bne.n	800144a <handle_command+0x7e>
		USART_fsend("ERR: INVALID CMD\r\n");
 8001440:	48c6      	ldr	r0, [pc, #792]	@ (800175c <handle_command+0x390>)
 8001442:	f7ff f91f 	bl	8000684 <USART_fsend>
		return;
 8001446:	f000 bd02 	b.w	8001e4e <handle_command+0xa82>
	}
	
	// Wyodrębnienie kodu komendy (pierwsze 2 cyfry)
	uint8_t cmd_code = (cmd[0] - '0') * 10 + (cmd[1] - '0');
 800144a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800144e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	3b30      	subs	r3, #48	@ 0x30
 8001458:	b2db      	uxtb	r3, r3
 800145a:	461a      	mov	r2, r3
 800145c:	0092      	lsls	r2, r2, #2
 800145e:	4413      	add	r3, r2
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	b2da      	uxtb	r2, r3
 8001464:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001468:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	3301      	adds	r3, #1
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	4413      	add	r3, r2
 8001474:	b2db      	uxtb	r3, r3
 8001476:	3b30      	subs	r3, #48	@ 0x30
 8001478:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
	const char *params = (strlen(cmd) > 2) ? &cmd[2] : "";
 800147c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001480:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	f7fe fec3 	bl	8000210 <strlen>
 800148a:	4603      	mov	r3, r0
 800148c:	2b02      	cmp	r3, #2
 800148e:	d906      	bls.n	800149e <handle_command+0xd2>
 8001490:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001494:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	3302      	adds	r3, #2
 800149c:	e000      	b.n	80014a0 <handle_command+0xd4>
 800149e:	4bb0      	ldr	r3, [pc, #704]	@ (8001760 <handle_command+0x394>)
 80014a0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
	
	// 10 - START
	if (cmd_code == 10) {
 80014a4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80014a8:	2b0a      	cmp	r3, #10
 80014aa:	d113      	bne.n	80014d4 <handle_command+0x108>
		Measurement_EnableAutoRead(1);
 80014ac:	2001      	movs	r0, #1
 80014ae:	f7ff ff29 	bl	8001304 <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00"); // OK
 80014b2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014b6:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80014ba:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014be:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80014c2:	4ba8      	ldr	r3, [pc, #672]	@ (8001764 <handle_command+0x398>)
 80014c4:	6812      	ldr	r2, [r2, #0]
 80014c6:	6809      	ldr	r1, [r1, #0]
 80014c8:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80014cc:	f7ff fbcc 	bl	8000c68 <send_response_frame>
 80014d0:	f000 bcbd 	b.w	8001e4e <handle_command+0xa82>
	}
	// 11 - STOP
	else if (cmd_code == 11) {
 80014d4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80014d8:	2b0b      	cmp	r3, #11
 80014da:	d113      	bne.n	8001504 <handle_command+0x138>
		Measurement_EnableAutoRead(0);
 80014dc:	2000      	movs	r0, #0
 80014de:	f7ff ff11 	bl	8001304 <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00"); // OK
 80014e2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014e6:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80014ea:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014ee:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80014f2:	4b9c      	ldr	r3, [pc, #624]	@ (8001764 <handle_command+0x398>)
 80014f4:	6812      	ldr	r2, [r2, #0]
 80014f6:	6809      	ldr	r1, [r1, #0]
 80014f8:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80014fc:	f7ff fbb4 	bl	8000c68 <send_response_frame>
 8001500:	f000 bca5 	b.w	8001e4e <handle_command+0xa82>
	}
	// 12 - DOWNLOAD (ostatni pomiar)
	else if (cmd_code == 12) {
 8001504:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001508:	2b0c      	cmp	r3, #12
 800150a:	f040 80b0 	bne.w	800166e <handle_command+0x2a2>
		uint16_t count = Measurement_GetCount();
 800150e:	f7ff fe73 	bl	80011f8 <Measurement_GetCount>
 8001512:	4603      	mov	r3, r0
 8001514:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
		if (count == 0) {
 8001518:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 800151c:	2b00      	cmp	r3, #0
 800151e:	d110      	bne.n	8001542 <handle_command+0x176>
			send_response_frame(device_addr, src_addr, id, "03"); // ERR_NO_DATA
 8001520:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001524:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001528:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800152c:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001530:	4b8d      	ldr	r3, [pc, #564]	@ (8001768 <handle_command+0x39c>)
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	6809      	ldr	r1, [r1, #0]
 8001536:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 800153a:	f7ff fb95 	bl	8000c68 <send_response_frame>
			return;
 800153e:	f000 bc86 	b.w	8001e4e <handle_command+0xa82>
		}
		measurement_entry_t *entry = Measurement_GetEntry(count - 1);
 8001542:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001546:	3b01      	subs	r3, #1
 8001548:	b29b      	uxth	r3, r3
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fe60 	bl	8001210 <Measurement_GetEntry>
 8001550:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
		if (!entry) {
 8001554:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001558:	2b00      	cmp	r3, #0
 800155a:	d110      	bne.n	800157e <handle_command+0x1b2>
			send_response_frame(device_addr, src_addr, id, "03"); // ERR_NO_DATA
 800155c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001560:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001564:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001568:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 800156c:	4b7e      	ldr	r3, [pc, #504]	@ (8001768 <handle_command+0x39c>)
 800156e:	6812      	ldr	r2, [r2, #0]
 8001570:	6809      	ldr	r1, [r1, #0]
 8001572:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001576:	f7ff fb77 	bl	8000c68 <send_response_frame>
			return;
 800157a:	f000 bc68 	b.w	8001e4e <handle_command+0xa82>
		}
		uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 800157e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001582:	edd3 7a00 	vldr	s15, [r3]
 8001586:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800158a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800158e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001592:	ee17 3a90 	vmov	r3, s15
 8001596:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		if (lux_val > 9999) {
 800159a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800159e:	f242 720f 	movw	r2, #9999	@ 0x270f
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d903      	bls.n	80015ae <handle_command+0x1e2>
			lux_val = 9999;
 80015a6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80015aa:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		}
		char response[5];
		response[0] = '0' + (lux_val / 1000) % 10;
 80015ae:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80015b2:	4a6e      	ldr	r2, [pc, #440]	@ (800176c <handle_command+0x3a0>)
 80015b4:	fba2 2303 	umull	r2, r3, r2, r3
 80015b8:	0999      	lsrs	r1, r3, #6
 80015ba:	4b6d      	ldr	r3, [pc, #436]	@ (8001770 <handle_command+0x3a4>)
 80015bc:	fba3 2301 	umull	r2, r3, r3, r1
 80015c0:	08da      	lsrs	r2, r3, #3
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	1aca      	subs	r2, r1, r3
 80015cc:	b2d3      	uxtb	r3, r2
 80015ce:	3330      	adds	r3, #48	@ 0x30
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f887 3128 	strb.w	r3, [r7, #296]	@ 0x128
		response[1] = '0' + (lux_val / 100) % 10;
 80015d6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80015da:	4a66      	ldr	r2, [pc, #408]	@ (8001774 <handle_command+0x3a8>)
 80015dc:	fba2 2303 	umull	r2, r3, r2, r3
 80015e0:	0959      	lsrs	r1, r3, #5
 80015e2:	4b63      	ldr	r3, [pc, #396]	@ (8001770 <handle_command+0x3a4>)
 80015e4:	fba3 2301 	umull	r2, r3, r3, r1
 80015e8:	08da      	lsrs	r2, r3, #3
 80015ea:	4613      	mov	r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	4413      	add	r3, r2
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	1aca      	subs	r2, r1, r3
 80015f4:	b2d3      	uxtb	r3, r2
 80015f6:	3330      	adds	r3, #48	@ 0x30
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	f887 3129 	strb.w	r3, [r7, #297]	@ 0x129
		response[2] = '0' + (lux_val / 10) % 10;
 80015fe:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001602:	4a5b      	ldr	r2, [pc, #364]	@ (8001770 <handle_command+0x3a4>)
 8001604:	fba2 2303 	umull	r2, r3, r2, r3
 8001608:	08d9      	lsrs	r1, r3, #3
 800160a:	4b59      	ldr	r3, [pc, #356]	@ (8001770 <handle_command+0x3a4>)
 800160c:	fba3 2301 	umull	r2, r3, r3, r1
 8001610:	08da      	lsrs	r2, r3, #3
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	1aca      	subs	r2, r1, r3
 800161c:	b2d3      	uxtb	r3, r2
 800161e:	3330      	adds	r3, #48	@ 0x30
 8001620:	b2db      	uxtb	r3, r3
 8001622:	f887 312a 	strb.w	r3, [r7, #298]	@ 0x12a
		response[3] = '0' + lux_val % 10;
 8001626:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800162a:	4b51      	ldr	r3, [pc, #324]	@ (8001770 <handle_command+0x3a4>)
 800162c:	fba3 2301 	umull	r2, r3, r3, r1
 8001630:	08da      	lsrs	r2, r3, #3
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	1aca      	subs	r2, r1, r3
 800163c:	b2d3      	uxtb	r3, r2
 800163e:	3330      	adds	r3, #48	@ 0x30
 8001640:	b2db      	uxtb	r3, r3
 8001642:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
		response[4] = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c
		send_response_frame(device_addr, src_addr, id, response);
 800164c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001650:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001654:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001658:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800165c:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001660:	6812      	ldr	r2, [r2, #0]
 8001662:	6809      	ldr	r1, [r1, #0]
 8001664:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001668:	f7ff fafe 	bl	8000c68 <send_response_frame>
 800166c:	e3ef      	b.n	8001e4e <handle_command+0xa82>
	}
	// 13 - VIEW (+ xxzz parametry)
	else if (cmd_code == 13) {
 800166e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001672:	2b0d      	cmp	r3, #13
 8001674:	f040 81b8 	bne.w	80019e8 <handle_command+0x61c>
		if (strlen(params) < 4) {
 8001678:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800167c:	f7fe fdc8 	bl	8000210 <strlen>
 8001680:	4603      	mov	r3, r0
 8001682:	2b03      	cmp	r3, #3
 8001684:	d80f      	bhi.n	80016a6 <handle_command+0x2da>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001686:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800168a:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800168e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001692:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001696:	4b38      	ldr	r3, [pc, #224]	@ (8001778 <handle_command+0x3ac>)
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	6809      	ldr	r1, [r1, #0]
 800169c:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80016a0:	f7ff fae2 	bl	8000c68 <send_response_frame>
			return;
 80016a4:	e3d3      	b.n	8001e4e <handle_command+0xa82>
		}
		uint8_t start_offset = (params[0] - '0') * 10 + (params[1] - '0');
 80016a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	3b30      	subs	r3, #48	@ 0x30
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	461a      	mov	r2, r3
 80016b2:	0092      	lsls	r2, r2, #2
 80016b4:	4413      	add	r3, r2
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80016be:	3301      	adds	r3, #1
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	3b30      	subs	r3, #48	@ 0x30
 80016c8:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
		uint8_t count_req = (params[2] - '0') * 10 + (params[3] - '0');
 80016cc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80016d0:	3302      	adds	r3, #2
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	3b30      	subs	r3, #48	@ 0x30
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	461a      	mov	r2, r3
 80016da:	0092      	lsls	r2, r2, #2
 80016dc:	4413      	add	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80016e6:	3303      	adds	r3, #3
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	4413      	add	r3, r2
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	3b30      	subs	r3, #48	@ 0x30
 80016f0:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
		if (count_req == 0) {
 80016f4:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d10f      	bne.n	800171c <handle_command+0x350>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 80016fc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001700:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001704:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001708:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 800170c:	4b1a      	ldr	r3, [pc, #104]	@ (8001778 <handle_command+0x3ac>)
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	6809      	ldr	r1, [r1, #0]
 8001712:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001716:	f7ff faa7 	bl	8000c68 <send_response_frame>
			return;
 800171a:	e398      	b.n	8001e4e <handle_command+0xa82>
		}
		uint16_t count = Measurement_GetCount();
 800171c:	f7ff fd6c 	bl	80011f8 <Measurement_GetCount>
 8001720:	4603      	mov	r3, r0
 8001722:	f8a7 3144 	strh.w	r3, [r7, #324]	@ 0x144
		
		// Sprawdzenie czy offset nie przekracza liczby pomiarów
		if (start_offset >= count) {
 8001726:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 800172a:	b29b      	uxth	r3, r3
 800172c:	f8b7 2144 	ldrh.w	r2, [r7, #324]	@ 0x144
 8001730:	429a      	cmp	r2, r3
 8001732:	d80f      	bhi.n	8001754 <handle_command+0x388>
			send_response_frame(device_addr, src_addr, id, "03"); // ERR_NO_DATA
 8001734:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001738:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800173c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001740:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001744:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <handle_command+0x39c>)
 8001746:	6812      	ldr	r2, [r2, #0]
 8001748:	6809      	ldr	r1, [r1, #0]
 800174a:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 800174e:	f7ff fa8b 	bl	8000c68 <send_response_frame>
			return;
 8001752:	e37c      	b.n	8001e4e <handle_command+0xa82>
		
		// Maksymalna liczba pomiarów na ramkę: (256 - 2) / 4 = 63
		// Format: xxLLLLLLLLLLLL... (offset 2 znaki + N*4 znaki lux)
		#define MAX_MEASUREMENTS_PER_FRAME 63
		char data_out[256];
		uint8_t measurements_sent = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
		
		while (measurements_sent < count_req) {
 800175a:	e13d      	b.n	80019d8 <handle_command+0x60c>
 800175c:	0800874c 	.word	0x0800874c
 8001760:	08008760 	.word	0x08008760
 8001764:	08008764 	.word	0x08008764
 8001768:	08008768 	.word	0x08008768
 800176c:	10624dd3 	.word	0x10624dd3
 8001770:	cccccccd 	.word	0xcccccccd
 8001774:	51eb851f 	.word	0x51eb851f
 8001778:	0800876c 	.word	0x0800876c
			uint8_t current_offset = start_offset + measurements_sent;
 800177c:	f897 2147 	ldrb.w	r2, [r7, #327]	@ 0x147
 8001780:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8001784:	4413      	add	r3, r2
 8001786:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
			uint8_t batch_size = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	f887 316a 	strb.w	r3, [r7, #362]	@ 0x16a
			uint16_t data_pos = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			
			// Offset (2 znaki)
			data_out[data_pos++] = '0' + (current_offset / 10) % 10;
 8001796:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800179a:	4abd      	ldr	r2, [pc, #756]	@ (8001a90 <handle_command+0x6c4>)
 800179c:	fba2 2303 	umull	r2, r3, r2, r3
 80017a0:	08db      	lsrs	r3, r3, #3
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	4bba      	ldr	r3, [pc, #744]	@ (8001a90 <handle_command+0x6c4>)
 80017a6:	fba3 1302 	umull	r1, r3, r3, r2
 80017aa:	08d9      	lsrs	r1, r3, #3
 80017ac:	460b      	mov	r3, r1
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	440b      	add	r3, r1
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80017bc:	1c59      	adds	r1, r3, #1
 80017be:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 80017c2:	4619      	mov	r1, r3
 80017c4:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017ce:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80017d2:	545a      	strb	r2, [r3, r1]
			data_out[data_pos++] = '0' + current_offset % 10;
 80017d4:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 80017d8:	4bad      	ldr	r3, [pc, #692]	@ (8001a90 <handle_command+0x6c4>)
 80017da:	fba3 1302 	umull	r1, r3, r3, r2
 80017de:	08d9      	lsrs	r1, r3, #3
 80017e0:	460b      	mov	r3, r1
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	440b      	add	r3, r1
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80017f0:	1c59      	adds	r1, r3, #1
 80017f2:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 80017f6:	4619      	mov	r1, r3
 80017f8:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80017fc:	b2da      	uxtb	r2, r3
 80017fe:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001802:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001806:	545a      	strb	r2, [r3, r1]
			
			// Pakowanie pomiarów do ramki
			for (uint8_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 8001808:	2300      	movs	r3, #0
 800180a:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
 800180e:	e0b7      	b.n	8001980 <handle_command+0x5b4>
				int32_t idx = (int32_t)count - 1 - (int32_t)current_offset - (int32_t)i;
 8001810:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 8001814:	1e5a      	subs	r2, r3, #1
 8001816:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 800181a:	1ad2      	subs	r2, r2, r3
 800181c:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
				if (idx < 0) {
 8001826:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800182a:	2b00      	cmp	r3, #0
 800182c:	f2c0 80b4 	blt.w	8001998 <handle_command+0x5cc>
					break;
				}
				measurement_entry_t *entry = Measurement_GetEntry((uint16_t)idx);
 8001830:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001834:	b29b      	uxth	r3, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fcea 	bl	8001210 <Measurement_GetEntry>
 800183c:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
				if (!entry) {
 8001840:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80a9 	beq.w	800199c <handle_command+0x5d0>
					break;
				}
				uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 800184a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800184e:	edd3 7a00 	vldr	s15, [r3]
 8001852:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001856:	ee77 7a87 	vadd.f32	s15, s15, s14
 800185a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800185e:	ee17 3a90 	vmov	r3, s15
 8001862:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
				if (lux_val > 9999) {
 8001866:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800186a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800186e:	4293      	cmp	r3, r2
 8001870:	d903      	bls.n	800187a <handle_command+0x4ae>
					lux_val = 9999;
 8001872:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001876:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
				}
				// Dodanie 4-cyfrowej wartości lux
				data_out[data_pos++] = '0' + (lux_val / 1000) % 10;
 800187a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800187e:	4a85      	ldr	r2, [pc, #532]	@ (8001a94 <handle_command+0x6c8>)
 8001880:	fba2 2303 	umull	r2, r3, r2, r3
 8001884:	0999      	lsrs	r1, r3, #6
 8001886:	4b82      	ldr	r3, [pc, #520]	@ (8001a90 <handle_command+0x6c4>)
 8001888:	fba3 2301 	umull	r2, r3, r3, r1
 800188c:	08da      	lsrs	r2, r3, #3
 800188e:	4613      	mov	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	1aca      	subs	r2, r1, r3
 8001898:	b2d2      	uxtb	r2, r2
 800189a:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800189e:	1c59      	adds	r1, r3, #1
 80018a0:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 80018a4:	4619      	mov	r1, r3
 80018a6:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80018b0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80018b4:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 100) % 10;
 80018b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80018ba:	4a77      	ldr	r2, [pc, #476]	@ (8001a98 <handle_command+0x6cc>)
 80018bc:	fba2 2303 	umull	r2, r3, r2, r3
 80018c0:	0959      	lsrs	r1, r3, #5
 80018c2:	4b73      	ldr	r3, [pc, #460]	@ (8001a90 <handle_command+0x6c4>)
 80018c4:	fba3 2301 	umull	r2, r3, r3, r1
 80018c8:	08da      	lsrs	r2, r3, #3
 80018ca:	4613      	mov	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	4413      	add	r3, r2
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	1aca      	subs	r2, r1, r3
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80018da:	1c59      	adds	r1, r3, #1
 80018dc:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 80018e0:	4619      	mov	r1, r3
 80018e2:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80018e6:	b2da      	uxtb	r2, r3
 80018e8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80018ec:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80018f0:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 10) % 10;
 80018f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80018f6:	4a66      	ldr	r2, [pc, #408]	@ (8001a90 <handle_command+0x6c4>)
 80018f8:	fba2 2303 	umull	r2, r3, r2, r3
 80018fc:	08d9      	lsrs	r1, r3, #3
 80018fe:	4b64      	ldr	r3, [pc, #400]	@ (8001a90 <handle_command+0x6c4>)
 8001900:	fba3 2301 	umull	r2, r3, r3, r1
 8001904:	08da      	lsrs	r2, r3, #3
 8001906:	4613      	mov	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	1aca      	subs	r2, r1, r3
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001916:	1c59      	adds	r1, r3, #1
 8001918:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 800191c:	4619      	mov	r1, r3
 800191e:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001922:	b2da      	uxtb	r2, r3
 8001924:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001928:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800192c:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + lux_val % 10;
 800192e:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8001932:	4b57      	ldr	r3, [pc, #348]	@ (8001a90 <handle_command+0x6c4>)
 8001934:	fba3 2301 	umull	r2, r3, r3, r1
 8001938:	08da      	lsrs	r2, r3, #3
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	1aca      	subs	r2, r1, r3
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800194a:	1c59      	adds	r1, r3, #1
 800194c:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 8001950:	4619      	mov	r1, r3
 8001952:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001956:	b2da      	uxtb	r2, r3
 8001958:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800195c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001960:	545a      	strb	r2, [r3, r1]
				batch_size++;
 8001962:	f897 316a 	ldrb.w	r3, [r7, #362]	@ 0x16a
 8001966:	3301      	adds	r3, #1
 8001968:	f887 316a 	strb.w	r3, [r7, #362]	@ 0x16a
				measurements_sent++;
 800196c:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 8001970:	3301      	adds	r3, #1
 8001972:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			for (uint8_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 8001976:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800197a:	3301      	adds	r3, #1
 800197c:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
 8001980:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001984:	2b3e      	cmp	r3, #62	@ 0x3e
 8001986:	d80a      	bhi.n	800199e <handle_command+0x5d2>
 8001988:	f897 216b 	ldrb.w	r2, [r7, #363]	@ 0x16b
 800198c:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001990:	429a      	cmp	r2, r3
 8001992:	f4ff af3d 	bcc.w	8001810 <handle_command+0x444>
 8001996:	e002      	b.n	800199e <handle_command+0x5d2>
					break;
 8001998:	bf00      	nop
 800199a:	e000      	b.n	800199e <handle_command+0x5d2>
					break;
 800199c:	bf00      	nop
			}
			
			data_out[data_pos] = 0;
 800199e:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80019a2:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 80019a6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80019aa:	2100      	movs	r1, #0
 80019ac:	54d1      	strb	r1, [r2, r3]
			send_response_frame(device_addr, src_addr, id, data_out);
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 80019b6:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 80019ba:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 80019be:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	6809      	ldr	r1, [r1, #0]
 80019c6:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80019ca:	f7ff f94d 	bl	8000c68 <send_response_frame>
			
			// Jeśli nie wysłano żadnych pomiarów, przerwij
			if (batch_size == 0) {
 80019ce:	f897 316a 	ldrb.w	r3, [r7, #362]	@ 0x16a
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 823a 	beq.w	8001e4c <handle_command+0xa80>
		while (measurements_sent < count_req) {
 80019d8:	f897 216b 	ldrb.w	r2, [r7, #363]	@ 0x16b
 80019dc:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 80019e0:	429a      	cmp	r2, r3
 80019e2:	f4ff aecb 	bcc.w	800177c <handle_command+0x3b0>
 80019e6:	e232      	b.n	8001e4e <handle_command+0xa82>
				break;
			}
		}
	}
	// 14 - SET_INTERVAL (+ xxxx parametr)
	else if (cmd_code == 14) {
 80019e8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80019ec:	2b0e      	cmp	r3, #14
 80019ee:	d15b      	bne.n	8001aa8 <handle_command+0x6dc>
		if (strlen(params) < 4) {
 80019f0:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 80019f4:	f7fe fc0c 	bl	8000210 <strlen>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b03      	cmp	r3, #3
 80019fc:	d80f      	bhi.n	8001a1e <handle_command+0x652>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 80019fe:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a02:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a06:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a0a:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a0e:	4b23      	ldr	r3, [pc, #140]	@ (8001a9c <handle_command+0x6d0>)
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	6809      	ldr	r1, [r1, #0]
 8001a14:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001a18:	f7ff f926 	bl	8000c68 <send_response_frame>
			return;
 8001a1c:	e217      	b.n	8001e4e <handle_command+0xa82>
		}
		uint16_t interval_ms = atoi(params);
 8001a1e:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 8001a22:	f006 f95f 	bl	8007ce4 <atoi>
 8001a26:	4603      	mov	r3, r0
 8001a28:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
		if (interval_ms < MIN_INTERVAL || interval_ms > MAX_INTERVAL) {
 8001a2c:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8001a30:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d305      	bcc.n	8001a44 <handle_command+0x678>
 8001a38:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8001a3c:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d90f      	bls.n	8001a64 <handle_command+0x698>
			send_response_frame(device_addr, src_addr, id, "02"); // ERR_RANGE
 8001a44:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a48:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a4c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a50:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a54:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <handle_command+0x6d4>)
 8001a56:	6812      	ldr	r2, [r2, #0]
 8001a58:	6809      	ldr	r1, [r1, #0]
 8001a5a:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001a5e:	f7ff f903 	bl	8000c68 <send_response_frame>
			return;
 8001a62:	e1f4      	b.n	8001e4e <handle_command+0xa82>
		}
		Measurement_SetInterval(interval_ms);
 8001a64:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fc3b 	bl	80012e4 <Measurement_SetInterval>
		send_response_frame(device_addr, src_addr, id, "00"); // OK
 8001a6e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a72:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a76:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a7a:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <handle_command+0x6d8>)
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	6809      	ldr	r1, [r1, #0]
 8001a84:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001a88:	f7ff f8ee 	bl	8000c68 <send_response_frame>
 8001a8c:	e1df      	b.n	8001e4e <handle_command+0xa82>
 8001a8e:	bf00      	nop
 8001a90:	cccccccd 	.word	0xcccccccd
 8001a94:	10624dd3 	.word	0x10624dd3
 8001a98:	51eb851f 	.word	0x51eb851f
 8001a9c:	0800876c 	.word	0x0800876c
 8001aa0:	08008770 	.word	0x08008770
 8001aa4:	08008764 	.word	0x08008764
	}
	// 15 - GET_INTERVAL
	else if (cmd_code == 15) {
 8001aa8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001aac:	2b0f      	cmp	r3, #15
 8001aae:	d174      	bne.n	8001b9a <handle_command+0x7ce>
		uint16_t interval_ms = measurement_auto.interval_ms;
 8001ab0:	4bcf      	ldr	r3, [pc, #828]	@ (8001df0 <handle_command+0xa24>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
		if (interval_ms > 9999) {
 8001ab8:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001abc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d903      	bls.n	8001acc <handle_command+0x700>
			interval_ms = 9999;
 8001ac4:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001ac8:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
		}
		char response[6];
		response[0] = '0' + (interval_ms / 1000) % 10;
 8001acc:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001ad0:	4ac8      	ldr	r2, [pc, #800]	@ (8001df4 <handle_command+0xa28>)
 8001ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ad6:	099b      	lsrs	r3, r3, #6
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	4bc7      	ldr	r3, [pc, #796]	@ (8001df8 <handle_command+0xa2c>)
 8001adc:	fba3 1302 	umull	r1, r3, r3, r2
 8001ae0:	08d9      	lsrs	r1, r3, #3
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	3330      	adds	r3, #48	@ 0x30
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
		response[1] = '0' + (interval_ms / 100) % 10;
 8001af8:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001afc:	4abf      	ldr	r2, [pc, #764]	@ (8001dfc <handle_command+0xa30>)
 8001afe:	fba2 2303 	umull	r2, r3, r2, r3
 8001b02:	095b      	lsrs	r3, r3, #5
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	4bbc      	ldr	r3, [pc, #752]	@ (8001df8 <handle_command+0xa2c>)
 8001b08:	fba3 1302 	umull	r1, r3, r3, r2
 8001b0c:	08d9      	lsrs	r1, r3, #3
 8001b0e:	460b      	mov	r3, r1
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	440b      	add	r3, r1
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	3330      	adds	r3, #48	@ 0x30
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
		response[2] = '0' + (interval_ms / 10) % 10;
 8001b24:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001b28:	4ab3      	ldr	r2, [pc, #716]	@ (8001df8 <handle_command+0xa2c>)
 8001b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b2e:	08db      	lsrs	r3, r3, #3
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	4bb1      	ldr	r3, [pc, #708]	@ (8001df8 <handle_command+0xa2c>)
 8001b34:	fba3 1302 	umull	r1, r3, r3, r2
 8001b38:	08d9      	lsrs	r1, r3, #3
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	440b      	add	r3, r1
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	3330      	adds	r3, #48	@ 0x30
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
		response[3] = '0' + interval_ms % 10;
 8001b50:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8001b54:	4ba8      	ldr	r3, [pc, #672]	@ (8001df8 <handle_command+0xa2c>)
 8001b56:	fba3 1302 	umull	r1, r3, r3, r2
 8001b5a:	08d9      	lsrs	r1, r3, #3
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	3330      	adds	r3, #48	@ 0x30
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
		response[4] = 0;
 8001b72:	2300      	movs	r3, #0
 8001b74:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
		send_response_frame(device_addr, src_addr, id, response);
 8001b78:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b7c:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001b80:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001b84:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001b88:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001b8c:	6812      	ldr	r2, [r2, #0]
 8001b8e:	6809      	ldr	r1, [r1, #0]
 8001b90:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001b94:	f7ff f868 	bl	8000c68 <send_response_frame>
 8001b98:	e159      	b.n	8001e4e <handle_command+0xa82>
	}
	// 16 - SET_MODE (+ x parametr)
	else if (cmd_code == 16) {
 8001b9a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001b9e:	2b10      	cmp	r3, #16
 8001ba0:	f040 808e 	bne.w	8001cc0 <handle_command+0x8f4>
		if (strlen(params) < 1 || params[0] < '1' || params[0] > '6') {
 8001ba4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d009      	beq.n	8001bc2 <handle_command+0x7f6>
 8001bae:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b30      	cmp	r3, #48	@ 0x30
 8001bb6:	d904      	bls.n	8001bc2 <handle_command+0x7f6>
 8001bb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b36      	cmp	r3, #54	@ 0x36
 8001bc0:	d90f      	bls.n	8001be2 <handle_command+0x816>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001bc2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001bc6:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001bca:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001bce:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001bd2:	4b8b      	ldr	r3, [pc, #556]	@ (8001e00 <handle_command+0xa34>)
 8001bd4:	6812      	ldr	r2, [r2, #0]
 8001bd6:	6809      	ldr	r1, [r1, #0]
 8001bd8:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001bdc:	f7ff f844 	bl	8000c68 <send_response_frame>
			return;
 8001be0:	e135      	b.n	8001e4e <handle_command+0xa82>
		}
		uint8_t mode_num = params[0] - '0';
 8001be2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	3b30      	subs	r3, #48	@ 0x30
 8001bea:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
		uint8_t mode_value;
		switch (mode_num) {
 8001bee:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	2b05      	cmp	r3, #5
 8001bf6:	d827      	bhi.n	8001c48 <handle_command+0x87c>
 8001bf8:	a201      	add	r2, pc, #4	@ (adr r2, 8001c00 <handle_command+0x834>)
 8001bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bfe:	bf00      	nop
 8001c00:	08001c19 	.word	0x08001c19
 8001c04:	08001c21 	.word	0x08001c21
 8001c08:	08001c29 	.word	0x08001c29
 8001c0c:	08001c31 	.word	0x08001c31
 8001c10:	08001c39 	.word	0x08001c39
 8001c14:	08001c41 	.word	0x08001c41
			case 1: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE; break;
 8001c18:	2310      	movs	r3, #16
 8001c1a:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c1e:	e023      	b.n	8001c68 <handle_command+0x89c>
			case 2: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE_2; break;
 8001c20:	2311      	movs	r3, #17
 8001c22:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c26:	e01f      	b.n	8001c68 <handle_command+0x89c>
			case 3: mode_value = BH1750_CONTINUOUS_LOW_RES_MODE; break;
 8001c28:	2313      	movs	r3, #19
 8001c2a:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c2e:	e01b      	b.n	8001c68 <handle_command+0x89c>
			case 4: mode_value = BH1750_ONETIME_HIGH_RES_MODE; break;
 8001c30:	2320      	movs	r3, #32
 8001c32:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c36:	e017      	b.n	8001c68 <handle_command+0x89c>
			case 5: mode_value = BH1750_ONETIME_HIGH_RES_MODE_2; break;
 8001c38:	2321      	movs	r3, #33	@ 0x21
 8001c3a:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c3e:	e013      	b.n	8001c68 <handle_command+0x89c>
			case 6: mode_value = BH1750_ONETIME_LOW_RES_MODE; break;
 8001c40:	2323      	movs	r3, #35	@ 0x23
 8001c42:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c46:	e00f      	b.n	8001c68 <handle_command+0x89c>
			default:
				send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001c48:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c4c:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001c50:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c54:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001c58:	4b69      	ldr	r3, [pc, #420]	@ (8001e00 <handle_command+0xa34>)
 8001c5a:	6812      	ldr	r2, [r2, #0]
 8001c5c:	6809      	ldr	r1, [r1, #0]
 8001c5e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001c62:	f7ff f801 	bl	8000c68 <send_response_frame>
				return;
 8001c66:	e0f2      	b.n	8001e4e <handle_command+0xa82>
		}
		HAL_StatusTypeDef status = BH1750_SetMode(mode_value);
 8001c68:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fa39 	bl	80010e4 <BH1750_SetMode>
 8001c72:	4603      	mov	r3, r0
 8001c74:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
		if (status == HAL_OK) {
 8001c78:	f897 314a 	ldrb.w	r3, [r7, #330]	@ 0x14a
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d10f      	bne.n	8001ca0 <handle_command+0x8d4>
			send_response_frame(device_addr, src_addr, id, "00"); // OK
 8001c80:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c84:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001c88:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c8c:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001c90:	4b5c      	ldr	r3, [pc, #368]	@ (8001e04 <handle_command+0xa38>)
 8001c92:	6812      	ldr	r2, [r2, #0]
 8001c94:	6809      	ldr	r1, [r1, #0]
 8001c96:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001c9a:	f7fe ffe5 	bl	8000c68 <send_response_frame>
 8001c9e:	e0d6      	b.n	8001e4e <handle_command+0xa82>
		} else {
			send_response_frame(device_addr, src_addr, id, "04"); // ERR_I2C
 8001ca0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ca4:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001ca8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001cac:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001cb0:	4b55      	ldr	r3, [pc, #340]	@ (8001e08 <handle_command+0xa3c>)
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	6809      	ldr	r1, [r1, #0]
 8001cb6:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001cba:	f7fe ffd5 	bl	8000c68 <send_response_frame>
 8001cbe:	e0c6      	b.n	8001e4e <handle_command+0xa82>
		}
	}
	// 17 - GET_MODE
	else if (cmd_code == 17) {
 8001cc0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001cc4:	2b11      	cmp	r3, #17
 8001cc6:	d167      	bne.n	8001d98 <handle_command+0x9cc>
		char mode_char = '1';
 8001cc8:	2331      	movs	r3, #49	@ 0x31
 8001cca:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
		switch (bh1750_current_mode) {
 8001cce:	4b4f      	ldr	r3, [pc, #316]	@ (8001e0c <handle_command+0xa40>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	3b10      	subs	r3, #16
 8001cd4:	2b13      	cmp	r3, #19
 8001cd6:	d843      	bhi.n	8001d60 <handle_command+0x994>
 8001cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ce0 <handle_command+0x914>)
 8001cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cde:	bf00      	nop
 8001ce0:	08001d31 	.word	0x08001d31
 8001ce4:	08001d39 	.word	0x08001d39
 8001ce8:	08001d61 	.word	0x08001d61
 8001cec:	08001d41 	.word	0x08001d41
 8001cf0:	08001d61 	.word	0x08001d61
 8001cf4:	08001d61 	.word	0x08001d61
 8001cf8:	08001d61 	.word	0x08001d61
 8001cfc:	08001d61 	.word	0x08001d61
 8001d00:	08001d61 	.word	0x08001d61
 8001d04:	08001d61 	.word	0x08001d61
 8001d08:	08001d61 	.word	0x08001d61
 8001d0c:	08001d61 	.word	0x08001d61
 8001d10:	08001d61 	.word	0x08001d61
 8001d14:	08001d61 	.word	0x08001d61
 8001d18:	08001d61 	.word	0x08001d61
 8001d1c:	08001d61 	.word	0x08001d61
 8001d20:	08001d49 	.word	0x08001d49
 8001d24:	08001d51 	.word	0x08001d51
 8001d28:	08001d61 	.word	0x08001d61
 8001d2c:	08001d59 	.word	0x08001d59
			case BH1750_CONTINUOUS_HIGH_RES_MODE: mode_char = '1'; break;
 8001d30:	2331      	movs	r3, #49	@ 0x31
 8001d32:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001d36:	e017      	b.n	8001d68 <handle_command+0x99c>
			case BH1750_CONTINUOUS_HIGH_RES_MODE_2: mode_char = '2'; break;
 8001d38:	2332      	movs	r3, #50	@ 0x32
 8001d3a:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001d3e:	e013      	b.n	8001d68 <handle_command+0x99c>
			case BH1750_CONTINUOUS_LOW_RES_MODE: mode_char = '3'; break;
 8001d40:	2333      	movs	r3, #51	@ 0x33
 8001d42:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001d46:	e00f      	b.n	8001d68 <handle_command+0x99c>
			case BH1750_ONETIME_HIGH_RES_MODE: mode_char = '4'; break;
 8001d48:	2334      	movs	r3, #52	@ 0x34
 8001d4a:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001d4e:	e00b      	b.n	8001d68 <handle_command+0x99c>
			case BH1750_ONETIME_HIGH_RES_MODE_2: mode_char = '5'; break;
 8001d50:	2335      	movs	r3, #53	@ 0x35
 8001d52:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001d56:	e007      	b.n	8001d68 <handle_command+0x99c>
			case BH1750_ONETIME_LOW_RES_MODE: mode_char = '6'; break;
 8001d58:	2336      	movs	r3, #54	@ 0x36
 8001d5a:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001d5e:	e003      	b.n	8001d68 <handle_command+0x99c>
			default: mode_char = '1'; break;
 8001d60:	2331      	movs	r3, #49	@ 0x31
 8001d62:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001d66:	bf00      	nop
		}
		char response[2];
		response[0] = mode_char;
 8001d68:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8001d6c:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
		response[1] = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
		send_response_frame(device_addr, src_addr, id, response);
 8001d76:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001d7a:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001d7e:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001d82:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001d86:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001d8a:	6812      	ldr	r2, [r2, #0]
 8001d8c:	6809      	ldr	r1, [r1, #0]
 8001d8e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001d92:	f7fe ff69 	bl	8000c68 <send_response_frame>
 8001d96:	e05a      	b.n	8001e4e <handle_command+0xa82>
	}
	// 18 - I2C_SCAN (zwraca pierwszy znaleziony adres)
	else if (cmd_code == 18) {
 8001d98:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001d9c:	2b12      	cmp	r3, #18
 8001d9e:	d151      	bne.n	8001e44 <handle_command+0xa78>
		uint8_t found_addr = 0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
		char response[5];
		if (I2C_Scan_FirstAddress(&found_addr)) {
 8001da6:	f207 131b 	addw	r3, r7, #283	@ 0x11b
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fe20 	bl	80009f0 <I2C_Scan_FirstAddress>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d02c      	beq.n	8001e10 <handle_command+0xa44>
			// Odpowiedź: hex adresu (2 znaki)
			byte2hex(found_addr, &response[0]);
 8001db6:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001dba:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fef1 	bl	8000ba8 <byte2hex>
			response[2] = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
			send_response_frame(device_addr, src_addr, id, response);
 8001dcc:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001dd0:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001dd4:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001dd8:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001ddc:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001de0:	6812      	ldr	r2, [r2, #0]
 8001de2:	6809      	ldr	r1, [r1, #0]
 8001de4:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001de8:	f7fe ff3e 	bl	8000c68 <send_response_frame>
 8001dec:	e02f      	b.n	8001e4e <handle_command+0xa82>
 8001dee:	bf00      	nop
 8001df0:	20000004 	.word	0x20000004
 8001df4:	10624dd3 	.word	0x10624dd3
 8001df8:	cccccccd 	.word	0xcccccccd
 8001dfc:	51eb851f 	.word	0x51eb851f
 8001e00:	0800876c 	.word	0x0800876c
 8001e04:	08008764 	.word	0x08008764
 8001e08:	08008774 	.word	0x08008774
 8001e0c:	20000000 	.word	0x20000000
		} else {
			// Brak urządzeń - wysyłamy "00"
			response[0] = '0';
 8001e10:	2330      	movs	r3, #48	@ 0x30
 8001e12:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			response[1] = '0';
 8001e16:	2330      	movs	r3, #48	@ 0x30
 8001e18:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			response[2] = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
			send_response_frame(device_addr, src_addr, id, response);
 8001e22:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001e26:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001e2a:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001e2e:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001e32:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001e36:	6812      	ldr	r2, [r2, #0]
 8001e38:	6809      	ldr	r1, [r1, #0]
 8001e3a:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001e3e:	f7fe ff13 	bl	8000c68 <send_response_frame>
 8001e42:	e004      	b.n	8001e4e <handle_command+0xa82>
		}
	}
	// Nieznany kod komendy
	else {
		USART_fsend("ERR: UNKNOWN CMD\r\n");
 8001e44:	4804      	ldr	r0, [pc, #16]	@ (8001e58 <handle_command+0xa8c>)
 8001e46:	f7fe fc1d 	bl	8000684 <USART_fsend>
 8001e4a:	e000      	b.n	8001e4e <handle_command+0xa82>
				break;
 8001e4c:	bf00      	nop
	}
}
 8001e4e:	f507 77ba 	add.w	r7, r7, #372	@ 0x174
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd90      	pop	{r4, r7, pc}
 8001e56:	bf00      	nop
 8001e58:	08008778 	.word	0x08008778

08001e5c <validate_frame>:

void validate_frame(char *f, uint16_t flen)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001e68:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001e6c:	6018      	str	r0, [r3, #0]
 8001e6e:	460a      	mov	r2, r1
 8001e70:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001e74:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 8001e78:	801a      	strh	r2, [r3, #0]
	char src[4], dst[4], id[3], len_str[4];
	
	/* ====== Sprawdzenie minimalnej długości ramki ====== */
	/* Minimalna ramka: & SRC(3) DST(3) ID(2) LEN(3) CRC(2) * = 13 znaków */
	if(flen < 13)
 8001e7a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001e7e:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	2b0c      	cmp	r3, #12
 8001e86:	d803      	bhi.n	8001e90 <validate_frame+0x34>
	{
		// Ramka zbyt krótka - błąd strukturalny
		USART_fsend("ERR: TOO SHORT\r\n");
 8001e88:	48ca      	ldr	r0, [pc, #808]	@ (80021b4 <validate_frame+0x358>)
 8001e8a:	f7fe fbfb 	bl	8000684 <USART_fsend>
		return;
 8001e8e:	e18d      	b.n	80021ac <validate_frame+0x350>
	}

	/* ====== Parsowanie pól ====== */
	uint16_t pos = 1;  // po '&'
 8001e90:	2301      	movs	r3, #1
 8001e92:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c

	memcpy(src, &f[pos], 3); src[3]=0; pos+=3;
 8001e96:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001e9a:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001e9e:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8001ea2:	6812      	ldr	r2, [r2, #0]
 8001ea4:	18d1      	adds	r1, r2, r3
 8001ea6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001eaa:	2203      	movs	r2, #3
 8001eac:	4618      	mov	r0, r3
 8001eae:	f005 fff5 	bl	8007e9c <memcpy>
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f887 322b 	strb.w	r3, [r7, #555]	@ 0x22b
 8001eb8:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001ebc:	3303      	adds	r3, #3
 8001ebe:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(dst, &f[pos], 3); dst[3]=0; pos+=3;
 8001ec2:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001ec6:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001eca:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	18d1      	adds	r1, r2, r3
 8001ed2:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8001ed6:	2203      	movs	r2, #3
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f005 ffdf 	bl	8007e9c <memcpy>
 8001ede:	2300      	movs	r3, #0
 8001ee0:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
 8001ee4:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001ee8:	3303      	adds	r3, #3
 8001eea:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(id,  &f[pos], 2); id[2]=0;  pos+=2;
 8001eee:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001ef2:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001ef6:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8001efa:	6812      	ldr	r2, [r2, #0]
 8001efc:	4413      	add	r3, r2
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	f8a7 3220 	strh.w	r3, [r7, #544]	@ 0x220
 8001f06:	2300      	movs	r3, #0
 8001f08:	f887 3222 	strb.w	r3, [r7, #546]	@ 0x222
 8001f0c:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001f10:	3302      	adds	r3, #2
 8001f12:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(len_str, &f[pos], 3); len_str[3]=0; pos+=3;
 8001f16:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001f1a:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001f1e:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8001f22:	6812      	ldr	r2, [r2, #0]
 8001f24:	18d1      	adds	r1, r2, r3
 8001f26:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f005 ffb5 	bl	8007e9c <memcpy>
 8001f32:	2300      	movs	r3, #0
 8001f34:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f
 8001f38:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001f3c:	3303      	adds	r3, #3
 8001f3e:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c

	/* ====== Walidacja znaków SRC/DST ====== */
	for (uint8_t i = 0; i < 3; i++) {
 8001f42:	2300      	movs	r3, #0
 8001f44:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
 8001f48:	e022      	b.n	8001f90 <validate_frame+0x134>
		if (!is_addr_char_valid(src[i]) || !is_addr_char_valid(dst[i])) {
 8001f4a:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001f4e:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8001f52:	443b      	add	r3, r7
 8001f54:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7fe fe6a 	bl	8000c32 <is_addr_char_valid>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00c      	beq.n	8001f7e <validate_frame+0x122>
 8001f64:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001f68:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 8001f6c:	443b      	add	r3, r7
 8001f6e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7fe fe5d 	bl	8000c32 <is_addr_char_valid>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d103      	bne.n	8001f86 <validate_frame+0x12a>
			// Nieprawidłowe znaki w adresach - błąd strukturalny
			USART_fsend("ERR: INVALID ADDR\r\n");
 8001f7e:	488e      	ldr	r0, [pc, #568]	@ (80021b8 <validate_frame+0x35c>)
 8001f80:	f7fe fb80 	bl	8000684 <USART_fsend>
			return;
 8001f84:	e112      	b.n	80021ac <validate_frame+0x350>
	for (uint8_t i = 0; i < 3; i++) {
 8001f86:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
 8001f90:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d9d8      	bls.n	8001f4a <validate_frame+0xee>
		}
	}

	/* ====== Sprawdzenie formatu ID (tylko cyfry 0-9) ====== */
	if(!is_digits_only(id, 2))
 8001f98:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8001f9c:	2102      	movs	r1, #2
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fe22 	bl	8000be8 <is_digits_only>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d103      	bne.n	8001fb2 <validate_frame+0x156>
	{
		// Nieprawidłowe znaki w ID - błąd strukturalny
		USART_fsend("ERR: INVALID ID\r\n");
 8001faa:	4884      	ldr	r0, [pc, #528]	@ (80021bc <validate_frame+0x360>)
 8001fac:	f7fe fb6a 	bl	8000684 <USART_fsend>
		return;
 8001fb0:	e0fc      	b.n	80021ac <validate_frame+0x350>
	}

	/* ====== Sprawdzenie formatu długości (tylko cyfry 0-9) ====== */
	if(!is_digits_only(len_str, 3))
 8001fb2:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8001fb6:	2103      	movs	r1, #3
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7fe fe15 	bl	8000be8 <is_digits_only>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d103      	bne.n	8001fcc <validate_frame+0x170>
	{
		// Nieprawidłowe znaki w LEN - błąd strukturalny
		USART_fsend("ERR\r\n");
 8001fc4:	487e      	ldr	r0, [pc, #504]	@ (80021c0 <validate_frame+0x364>)
 8001fc6:	f7fe fb5d 	bl	8000684 <USART_fsend>
		return;
 8001fca:	e0ef      	b.n	80021ac <validate_frame+0x350>
	}

	uint16_t data_len_declared = atoi(len_str);
 8001fcc:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f005 fe87 	bl	8007ce4 <atoi>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	f8a7 323a 	strh.w	r3, [r7, #570]	@ 0x23a

	/* ====== Sprawdzenie maksymalnej długości ====== */
	if(data_len_declared > 256)
 8001fdc:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8001fe0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fe4:	d903      	bls.n	8001fee <validate_frame+0x192>
	{
		// Długość > 256 - błąd strukturalny
		USART_fsend("ERR_LENGTH\r\n");
 8001fe6:	4877      	ldr	r0, [pc, #476]	@ (80021c4 <validate_frame+0x368>)
 8001fe8:	f7fe fb4c 	bl	8000684 <USART_fsend>
		return;
 8001fec:	e0de      	b.n	80021ac <validate_frame+0x350>
	}

	/* ====== Sprawdzenie faktycznej długości danych ====== */
	uint16_t data_start = pos;
 8001fee:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8001ff2:	f8a7 3238 	strh.w	r3, [r7, #568]	@ 0x238
	// poprawic
	
	// Sprawdzenie czy ramka jest wystarczająco długa dla deklarowanej długości danych
	// Minimalna długość: & + SRC(3) + DST(3) + ID(2) + LEN(3) + DATA + CRC(2) + * = 14 + DATA
	if(flen < (data_start + data_len_declared + 3)) // data_start + data_len + CRC(2) + '*'(1)
 8001ff6:	f8b7 2238 	ldrh.w	r2, [r7, #568]	@ 0x238
 8001ffa:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8001ffe:	4413      	add	r3, r2
 8002000:	1c9a      	adds	r2, r3, #2
 8002002:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002006:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 800200a:	881b      	ldrh	r3, [r3, #0]
 800200c:	429a      	cmp	r2, r3
 800200e:	db03      	blt.n	8002018 <validate_frame+0x1bc>
	{
		// Niezgodność długości - błąd strukturalny
		USART_fsend("ERR_LENGTH\r\n");
 8002010:	486c      	ldr	r0, [pc, #432]	@ (80021c4 <validate_frame+0x368>)
 8002012:	f7fe fb37 	bl	8000684 <USART_fsend>
		return;
 8002016:	e0c9      	b.n	80021ac <validate_frame+0x350>
	}
	
	// CRC jest 3 znaki od końca (CRC ma 2 znaki + '*')
	uint16_t crc_pos = data_start + data_len_declared;
 8002018:	f8b7 2238 	ldrh.w	r2, [r7, #568]	@ 0x238
 800201c:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8002020:	4413      	add	r3, r2
 8002022:	f8a7 3236 	strh.w	r3, [r7, #566]	@ 0x236
	uint16_t data_len_real = data_len_declared;
 8002026:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 800202a:	f8a7 3234 	strh.w	r3, [r7, #564]	@ 0x234

	/* ====== Odczyt danych ====== */
	char data[257];
	memcpy(data, &f[data_start], data_len_real);
 800202e:	f8b7 3238 	ldrh.w	r3, [r7, #568]	@ 0x238
 8002032:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002036:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 800203a:	6812      	ldr	r2, [r2, #0]
 800203c:	18d1      	adds	r1, r2, r3
 800203e:	f8b7 2234 	ldrh.w	r2, [r7, #564]	@ 0x234
 8002042:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002046:	4618      	mov	r0, r3
 8002048:	f005 ff28 	bl	8007e9c <memcpy>
	data[data_len_real] = 0;
 800204c:	f8b7 3234 	ldrh.w	r3, [r7, #564]	@ 0x234
 8002050:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002054:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8002058:	2100      	movs	r1, #0
 800205a:	54d1      	strb	r1, [r2, r3]

	/* ====== Walidacja znaków DATA (tylko cyfry 0-9) ====== */
	if (!is_digits_only(data, data_len_real)) {
 800205c:	f8b7 2234 	ldrh.w	r2, [r7, #564]	@ 0x234
 8002060:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002064:	4611      	mov	r1, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe fdbe 	bl	8000be8 <is_digits_only>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d103      	bne.n	800207a <validate_frame+0x21e>
		// Nieprawidłowe znaki w DATA - błąd strukturalny
		USART_fsend("ERR\r\n");
 8002072:	4853      	ldr	r0, [pc, #332]	@ (80021c0 <validate_frame+0x364>)
 8002074:	f7fe fb06 	bl	8000684 <USART_fsend>
		return;
 8002078:	e098      	b.n	80021ac <validate_frame+0x350>
	}

	/* ====== Sprawdzenie czy mamy CRC ====== */
	if(flen < (crc_pos + 2))
 800207a:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 800207e:	1c5a      	adds	r2, r3, #1
 8002080:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002084:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	429a      	cmp	r2, r3
 800208c:	db03      	blt.n	8002096 <validate_frame+0x23a>
	{
		// Brak pola CRC - błąd strukturalny
		USART_fsend("ERR\r\n");
 800208e:	484c      	ldr	r0, [pc, #304]	@ (80021c0 <validate_frame+0x364>)
 8002090:	f7fe faf8 	bl	8000684 <USART_fsend>
		return;
 8002094:	e08a      	b.n	80021ac <validate_frame+0x350>
	}

	/* ====== Odczyt i weryfikacja CRC ====== */
	uint8_t rx_crc = hex2byte(f[crc_pos], f[crc_pos+1]); // nie mozna tak
 8002096:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 800209a:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800209e:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80020a2:	6812      	ldr	r2, [r2, #0]
 80020a4:	4413      	add	r3, r2
 80020a6:	7818      	ldrb	r0, [r3, #0]
 80020a8:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80020ac:	3301      	adds	r3, #1
 80020ae:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80020b2:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80020b6:	6812      	ldr	r2, [r2, #0]
 80020b8:	4413      	add	r3, r2
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	4619      	mov	r1, r3
 80020be:	f7fe fce3 	bl	8000a88 <hex2byte>
 80020c2:	4603      	mov	r3, r0
 80020c4:	f887 3233 	strb.w	r3, [r7, #563]	@ 0x233

	/* ====== Budowa bufora do obliczenia CRC ====== */
	/* Maksymalny rozmiar: src(3) + dst(3) + id(2) + len(3) + data(256) = 267 bajtów */
	uint8_t buf[270];
	uint16_t p = 0;
 80020c8:	2300      	movs	r3, #0
 80020ca:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230

	memcpy(&buf[p], src, 3); p+=3;
 80020ce:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 80020d2:	f107 0208 	add.w	r2, r7, #8
 80020d6:	4413      	add	r3, r2
 80020d8:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80020dc:	2203      	movs	r2, #3
 80020de:	4618      	mov	r0, r3
 80020e0:	f005 fedc 	bl	8007e9c <memcpy>
 80020e4:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 80020e8:	3303      	adds	r3, #3
 80020ea:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], dst, 3); p+=3;
 80020ee:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 80020f2:	f107 0208 	add.w	r2, r7, #8
 80020f6:	4413      	add	r3, r2
 80020f8:	f507 7109 	add.w	r1, r7, #548	@ 0x224
 80020fc:	2203      	movs	r2, #3
 80020fe:	4618      	mov	r0, r3
 8002100:	f005 fecc 	bl	8007e9c <memcpy>
 8002104:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 8002108:	3303      	adds	r3, #3
 800210a:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], id, 2);  p+=2;
 800210e:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 8002112:	f107 0208 	add.w	r2, r7, #8
 8002116:	4413      	add	r3, r2
 8002118:	f8b7 2220 	ldrh.w	r2, [r7, #544]	@ 0x220
 800211c:	801a      	strh	r2, [r3, #0]
 800211e:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 8002122:	3302      	adds	r3, #2
 8002124:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], len_str, 3); p+=3;
 8002128:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 800212c:	f107 0208 	add.w	r2, r7, #8
 8002130:	4413      	add	r3, r2
 8002132:	f507 7107 	add.w	r1, r7, #540	@ 0x21c
 8002136:	2203      	movs	r2, #3
 8002138:	4618      	mov	r0, r3
 800213a:	f005 feaf 	bl	8007e9c <memcpy>
 800213e:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 8002142:	3303      	adds	r3, #3
 8002144:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], data, data_len_real); p+=data_len_real;
 8002148:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 800214c:	f107 0208 	add.w	r2, r7, #8
 8002150:	4413      	add	r3, r2
 8002152:	f8b7 2234 	ldrh.w	r2, [r7, #564]	@ 0x234
 8002156:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 800215a:	4618      	mov	r0, r3
 800215c:	f005 fe9e 	bl	8007e9c <memcpy>
 8002160:	f8b7 2230 	ldrh.w	r2, [r7, #560]	@ 0x230
 8002164:	f8b7 3234 	ldrh.w	r3, [r7, #564]	@ 0x234
 8002168:	4413      	add	r3, r2
 800216a:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230

	/* ====== Obliczenie CRC ====== */
	uint8_t calc_crc = crc8(buf, p);
 800216e:	f8b7 2230 	ldrh.w	r2, [r7, #560]	@ 0x230
 8002172:	f107 0308 	add.w	r3, r7, #8
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe fcdc 	bl	8000b36 <crc8>
 800217e:	4603      	mov	r3, r0
 8002180:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f

	/* ====== Sprawdzenie CRC ====== */
	if(calc_crc != rx_crc)
 8002184:	f897 222f 	ldrb.w	r2, [r7, #559]	@ 0x22f
 8002188:	f897 3233 	ldrb.w	r3, [r7, #563]	@ 0x233
 800218c:	429a      	cmp	r2, r3
 800218e:	d003      	beq.n	8002198 <validate_frame+0x33c>
	{
		// Błędne CRC - błąd strukturalny
		USART_fsend("ERR_CRC\r\n");
 8002190:	480d      	ldr	r0, [pc, #52]	@ (80021c8 <validate_frame+0x36c>)
 8002192:	f7fe fa77 	bl	8000684 <USART_fsend>
		return;
 8002196:	e009      	b.n	80021ac <validate_frame+0x350>
	}
	
	// Przekazanie informacji o ramce do obsługi komendy
	handle_command(data, src, dst, id);
 8002198:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800219c:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 80021a0:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80021a4:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 80021a8:	f7ff f910 	bl	80013cc <handle_command>
}
 80021ac:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	0800878c 	.word	0x0800878c
 80021b8:	080087a0 	.word	0x080087a0
 80021bc:	080087b4 	.word	0x080087b4
 80021c0:	080087c8 	.word	0x080087c8
 80021c4:	080087d0 	.word	0x080087d0
 80021c8:	080087e0 	.word	0x080087e0

080021cc <process_uart_buffer>:

// Funkcja sprawdzająca i przetwarzająca ramki w buforze kołowym
void process_uart_buffer(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
    while(USART_kbhit())
 80021d2:	e054      	b.n	800227e <process_uart_buffer+0xb2>
    {
        char c = USART_getchar();
 80021d4:	f7fe fa2a 	bl	800062c <USART_getchar>
 80021d8:	4603      	mov	r3, r0
 80021da:	71fb      	strb	r3, [r7, #7]

        switch(st)
 80021dc:	4b2d      	ldr	r3, [pc, #180]	@ (8002294 <process_uart_buffer+0xc8>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d002      	beq.n	80021ea <process_uart_buffer+0x1e>
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d014      	beq.n	8002212 <process_uart_buffer+0x46>
 80021e8:	e049      	b.n	800227e <process_uart_buffer+0xb2>
        {
        case ST_IDLE:
            if(c == '&') // poprawic nie moze sprawdzac czy jest (pos moze)
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	2b26      	cmp	r3, #38	@ 0x26
 80021ee:	d143      	bne.n	8002278 <process_uart_buffer+0xac>
            {
                pos = 0;
 80021f0:	4b29      	ldr	r3, [pc, #164]	@ (8002298 <process_uart_buffer+0xcc>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	801a      	strh	r2, [r3, #0]
                frame[pos++] = c;
 80021f6:	4b28      	ldr	r3, [pc, #160]	@ (8002298 <process_uart_buffer+0xcc>)
 80021f8:	881b      	ldrh	r3, [r3, #0]
 80021fa:	1c5a      	adds	r2, r3, #1
 80021fc:	b291      	uxth	r1, r2
 80021fe:	4a26      	ldr	r2, [pc, #152]	@ (8002298 <process_uart_buffer+0xcc>)
 8002200:	8011      	strh	r1, [r2, #0]
 8002202:	4619      	mov	r1, r3
 8002204:	4a25      	ldr	r2, [pc, #148]	@ (800229c <process_uart_buffer+0xd0>)
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	5453      	strb	r3, [r2, r1]
                st = ST_COLLECT;
 800220a:	4b22      	ldr	r3, [pc, #136]	@ (8002294 <process_uart_buffer+0xc8>)
 800220c:	2201      	movs	r2, #1
 800220e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002210:	e032      	b.n	8002278 <process_uart_buffer+0xac>

        case ST_COLLECT:

            /* nowy start resetuje ramkę */
            if(c == '&')
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	2b26      	cmp	r3, #38	@ 0x26
 8002216:	d10d      	bne.n	8002234 <process_uart_buffer+0x68>
            {
                pos = 0;
 8002218:	4b1f      	ldr	r3, [pc, #124]	@ (8002298 <process_uart_buffer+0xcc>)
 800221a:	2200      	movs	r2, #0
 800221c:	801a      	strh	r2, [r3, #0]
                frame[pos++] = c;
 800221e:	4b1e      	ldr	r3, [pc, #120]	@ (8002298 <process_uart_buffer+0xcc>)
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	1c5a      	adds	r2, r3, #1
 8002224:	b291      	uxth	r1, r2
 8002226:	4a1c      	ldr	r2, [pc, #112]	@ (8002298 <process_uart_buffer+0xcc>)
 8002228:	8011      	strh	r1, [r2, #0]
 800222a:	4619      	mov	r1, r3
 800222c:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <process_uart_buffer+0xd0>)
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	5453      	strb	r3, [r2, r1]
                break;
 8002232:	e024      	b.n	800227e <process_uart_buffer+0xb2>
            }

            /* zapisuj znak */
            if(pos < sizeof(frame)-1)
 8002234:	4b18      	ldr	r3, [pc, #96]	@ (8002298 <process_uart_buffer+0xcc>)
 8002236:	881b      	ldrh	r3, [r3, #0]
 8002238:	f5b3 7f95 	cmp.w	r3, #298	@ 0x12a
 800223c:	d809      	bhi.n	8002252 <process_uart_buffer+0x86>
                frame[pos++] = c;
 800223e:	4b16      	ldr	r3, [pc, #88]	@ (8002298 <process_uart_buffer+0xcc>)
 8002240:	881b      	ldrh	r3, [r3, #0]
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	b291      	uxth	r1, r2
 8002246:	4a14      	ldr	r2, [pc, #80]	@ (8002298 <process_uart_buffer+0xcc>)
 8002248:	8011      	strh	r1, [r2, #0]
 800224a:	4619      	mov	r1, r3
 800224c:	4a13      	ldr	r2, [pc, #76]	@ (800229c <process_uart_buffer+0xd0>)
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	5453      	strb	r3, [r2, r1]

            /* koniec ramki */
            if(c == '*')
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	2b2a      	cmp	r3, #42	@ 0x2a
 8002256:	d111      	bne.n	800227c <process_uart_buffer+0xb0>
            {
                frame[pos] = 0;   // string end
 8002258:	4b0f      	ldr	r3, [pc, #60]	@ (8002298 <process_uart_buffer+0xcc>)
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	461a      	mov	r2, r3
 800225e:	4b0f      	ldr	r3, [pc, #60]	@ (800229c <process_uart_buffer+0xd0>)
 8002260:	2100      	movs	r1, #0
 8002262:	5499      	strb	r1, [r3, r2]
                validate_frame(frame,pos);
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <process_uart_buffer+0xcc>)
 8002266:	881b      	ldrh	r3, [r3, #0]
 8002268:	4619      	mov	r1, r3
 800226a:	480c      	ldr	r0, [pc, #48]	@ (800229c <process_uart_buffer+0xd0>)
 800226c:	f7ff fdf6 	bl	8001e5c <validate_frame>
                st = ST_IDLE;
 8002270:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <process_uart_buffer+0xc8>)
 8002272:	2200      	movs	r2, #0
 8002274:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002276:	e001      	b.n	800227c <process_uart_buffer+0xb0>
            break;
 8002278:	bf00      	nop
 800227a:	e000      	b.n	800227e <process_uart_buffer+0xb2>
            break;
 800227c:	bf00      	nop
    while(USART_kbhit())
 800227e:	f7fe f9c1 	bl	8000604 <USART_kbhit>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d1a5      	bne.n	80021d4 <process_uart_buffer+0x8>
        }
    }
}
 8002288:	bf00      	nop
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	2000016f 	.word	0x2000016f
 8002298:	2000029c 	.word	0x2000029c
 800229c:	20000170 	.word	0x20000170

080022a0 <main>:

/* USER CODE END 0 */

int main(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022a4:	f000 fc66 	bl	8002b74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022a8:	f000 f834 	bl	8002314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022ac:	f000 f94a 	bl	8002544 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80022b0:	f000 f91e 	bl	80024f0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80022b4:	f000 f8a0 	bl	80023f8 <MX_I2C1_Init>
  MX_TIM3_Init();
 80022b8:	f000 f8cc 	bl	8002454 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim3);
 80022bc:	480f      	ldr	r0, [pc, #60]	@ (80022fc <main+0x5c>)
 80022be:	f004 f93d 	bl	800653c <HAL_TIM_Base_Start_IT>
	// Inicjalizacja BH1750 wykonywana bez blokowania w pętli głównej
	USART_fsend("\r\nSYSTEM START\r\n");
 80022c2:	480f      	ldr	r0, [pc, #60]	@ (8002300 <main+0x60>)
 80022c4:	f7fe f9de 	bl	8000684 <USART_fsend>
	// Tymczasowe dane testowe do sprawdzenia komend (stałe wartości)
	Measurement_FillTestData();
 80022c8:	f7fe ff72 	bl	80011b0 <Measurement_FillTestData>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80022cc:	2201      	movs	r2, #1
 80022ce:	490d      	ldr	r1, [pc, #52]	@ (8002304 <main+0x64>)
 80022d0:	480d      	ldr	r0, [pc, #52]	@ (8002308 <main+0x68>)
 80022d2:	f004 fdd9 	bl	8006e88 <HAL_UART_Receive_IT>
	while (1) {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		process_uart_buffer();
 80022d6:	f7ff ff79 	bl	80021cc <process_uart_buffer>
		BH1750_Init_Process();
 80022da:	f7fe fe67 	bl	8000fac <BH1750_Init_Process>
		Measurement_AutoRead_Process(); 
 80022de:	f7ff f827 	bl	8001330 <Measurement_AutoRead_Process>

		if(USART_RxBufOverflow) {
 80022e2:	4b0a      	ldr	r3, [pc, #40]	@ (800230c <main+0x6c>)
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0f4      	beq.n	80022d6 <main+0x36>
			USART_fsend("\r\nERROR: USART RX buffer overflow!\r\n");
 80022ec:	4808      	ldr	r0, [pc, #32]	@ (8002310 <main+0x70>)
 80022ee:	f7fe f9c9 	bl	8000684 <USART_fsend>
			USART_RxBufOverflow = 0;
 80022f2:	4b06      	ldr	r3, [pc, #24]	@ (800230c <main+0x6c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	701a      	strb	r2, [r3, #0]
		process_uart_buffer();
 80022f8:	e7ed      	b.n	80022d6 <main+0x36>
 80022fa:	bf00      	nop
 80022fc:	20000124 	.word	0x20000124
 8002300:	080087ec 	.word	0x080087ec
 8002304:	2000016c 	.word	0x2000016c
 8002308:	200000dc 	.word	0x200000dc
 800230c:	20000a98 	.word	0x20000a98
 8002310:	08008800 	.word	0x08008800

08002314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b094      	sub	sp, #80	@ 0x50
 8002318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800231a:	f107 031c 	add.w	r3, r7, #28
 800231e:	2234      	movs	r2, #52	@ 0x34
 8002320:	2100      	movs	r1, #0
 8002322:	4618      	mov	r0, r3
 8002324:	f005 fd86 	bl	8007e34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002328:	f107 0308 	add.w	r3, r7, #8
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	60da      	str	r2, [r3, #12]
 8002336:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002338:	2300      	movs	r3, #0
 800233a:	607b      	str	r3, [r7, #4]
 800233c:	4b2c      	ldr	r3, [pc, #176]	@ (80023f0 <SystemClock_Config+0xdc>)
 800233e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002340:	4a2b      	ldr	r2, [pc, #172]	@ (80023f0 <SystemClock_Config+0xdc>)
 8002342:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002346:	6413      	str	r3, [r2, #64]	@ 0x40
 8002348:	4b29      	ldr	r3, [pc, #164]	@ (80023f0 <SystemClock_Config+0xdc>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002354:	2300      	movs	r3, #0
 8002356:	603b      	str	r3, [r7, #0]
 8002358:	4b26      	ldr	r3, [pc, #152]	@ (80023f4 <SystemClock_Config+0xe0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a25      	ldr	r2, [pc, #148]	@ (80023f4 <SystemClock_Config+0xe0>)
 800235e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002362:	6013      	str	r3, [r2, #0]
 8002364:	4b23      	ldr	r3, [pc, #140]	@ (80023f4 <SystemClock_Config+0xe0>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002370:	2302      	movs	r3, #2
 8002372:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002374:	2301      	movs	r3, #1
 8002376:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002378:	2310      	movs	r3, #16
 800237a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800237c:	2302      	movs	r3, #2
 800237e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002380:	2300      	movs	r3, #0
 8002382:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002384:	2308      	movs	r3, #8
 8002386:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002388:	23b4      	movs	r3, #180	@ 0xb4
 800238a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800238c:	2302      	movs	r3, #2
 800238e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002390:	2302      	movs	r3, #2
 8002392:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002394:	2302      	movs	r3, #2
 8002396:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	4618      	mov	r0, r3
 800239e:	f003 fddf 	bl	8005f60 <HAL_RCC_OscConfig>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80023a8:	f000 f9f4 	bl	8002794 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80023ac:	f003 fa3e 	bl	800582c <HAL_PWREx_EnableOverDrive>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80023b6:	f000 f9ed 	bl	8002794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023ba:	230f      	movs	r3, #15
 80023bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023be:	2302      	movs	r3, #2
 80023c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80023c6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80023ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80023cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80023d2:	f107 0308 	add.w	r3, r7, #8
 80023d6:	2105      	movs	r1, #5
 80023d8:	4618      	mov	r0, r3
 80023da:	f003 fa77 	bl	80058cc <HAL_RCC_ClockConfig>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80023e4:	f000 f9d6 	bl	8002794 <Error_Handler>
  }
}
 80023e8:	bf00      	nop
 80023ea:	3750      	adds	r7, #80	@ 0x50
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40007000 	.word	0x40007000

080023f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
	
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <MX_I2C1_Init+0x50>)
 80023fe:	4a13      	ldr	r2, [pc, #76]	@ (800244c <MX_I2C1_Init+0x54>)
 8002400:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002402:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <MX_I2C1_Init+0x50>)
 8002404:	4a12      	ldr	r2, [pc, #72]	@ (8002450 <MX_I2C1_Init+0x58>)
 8002406:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002408:	4b0f      	ldr	r3, [pc, #60]	@ (8002448 <MX_I2C1_Init+0x50>)
 800240a:	2200      	movs	r2, #0
 800240c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800240e:	4b0e      	ldr	r3, [pc, #56]	@ (8002448 <MX_I2C1_Init+0x50>)
 8002410:	2200      	movs	r2, #0
 8002412:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002414:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <MX_I2C1_Init+0x50>)
 8002416:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800241a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800241c:	4b0a      	ldr	r3, [pc, #40]	@ (8002448 <MX_I2C1_Init+0x50>)
 800241e:	2200      	movs	r2, #0
 8002420:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002422:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <MX_I2C1_Init+0x50>)
 8002424:	2200      	movs	r2, #0
 8002426:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002428:	4b07      	ldr	r3, [pc, #28]	@ (8002448 <MX_I2C1_Init+0x50>)
 800242a:	2200      	movs	r2, #0
 800242c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800242e:	4b06      	ldr	r3, [pc, #24]	@ (8002448 <MX_I2C1_Init+0x50>)
 8002430:	2200      	movs	r2, #0
 8002432:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002434:	4804      	ldr	r0, [pc, #16]	@ (8002448 <MX_I2C1_Init+0x50>)
 8002436:	f001 f895 	bl	8003564 <HAL_I2C_Init>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002440:	f000 f9a8 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002444:	bf00      	nop
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000088 	.word	0x20000088
 800244c:	40005400 	.word	0x40005400
 8002450:	000186a0 	.word	0x000186a0

08002454 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800245a:	f107 0308 	add.w	r3, r7, #8
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	605a      	str	r2, [r3, #4]
 8002464:	609a      	str	r2, [r3, #8]
 8002466:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002468:	463b      	mov	r3, r7
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002470:	4b1d      	ldr	r3, [pc, #116]	@ (80024e8 <MX_TIM3_Init+0x94>)
 8002472:	4a1e      	ldr	r2, [pc, #120]	@ (80024ec <MX_TIM3_Init+0x98>)
 8002474:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8999;
 8002476:	4b1c      	ldr	r3, [pc, #112]	@ (80024e8 <MX_TIM3_Init+0x94>)
 8002478:	f242 3227 	movw	r2, #8999	@ 0x2327
 800247c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800247e:	4b1a      	ldr	r3, [pc, #104]	@ (80024e8 <MX_TIM3_Init+0x94>)
 8002480:	2200      	movs	r2, #0
 8002482:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8002484:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <MX_TIM3_Init+0x94>)
 8002486:	2209      	movs	r2, #9
 8002488:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800248a:	4b17      	ldr	r3, [pc, #92]	@ (80024e8 <MX_TIM3_Init+0x94>)
 800248c:	2200      	movs	r2, #0
 800248e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002490:	4b15      	ldr	r3, [pc, #84]	@ (80024e8 <MX_TIM3_Init+0x94>)
 8002492:	2200      	movs	r2, #0
 8002494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002496:	4814      	ldr	r0, [pc, #80]	@ (80024e8 <MX_TIM3_Init+0x94>)
 8002498:	f004 f800 	bl	800649c <HAL_TIM_Base_Init>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80024a2:	f000 f977 	bl	8002794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80024ac:	f107 0308 	add.w	r3, r7, #8
 80024b0:	4619      	mov	r1, r3
 80024b2:	480d      	ldr	r0, [pc, #52]	@ (80024e8 <MX_TIM3_Init+0x94>)
 80024b4:	f004 f9a2 	bl	80067fc <HAL_TIM_ConfigClockSource>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80024be:	f000 f969 	bl	8002794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024c2:	2300      	movs	r3, #0
 80024c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024c6:	2300      	movs	r3, #0
 80024c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80024ca:	463b      	mov	r3, r7
 80024cc:	4619      	mov	r1, r3
 80024ce:	4806      	ldr	r0, [pc, #24]	@ (80024e8 <MX_TIM3_Init+0x94>)
 80024d0:	f004 fbc4 	bl	8006c5c <HAL_TIMEx_MasterConfigSynchronization>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80024da:	f000 f95b 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80024de:	bf00      	nop
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000124 	.word	0x20000124
 80024ec:	40000400 	.word	0x40000400

080024f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024f4:	4b11      	ldr	r3, [pc, #68]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 80024f6:	4a12      	ldr	r2, [pc, #72]	@ (8002540 <MX_USART2_UART_Init+0x50>)
 80024f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024fa:	4b10      	ldr	r3, [pc, #64]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 80024fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002500:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002502:	4b0e      	ldr	r3, [pc, #56]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002508:	4b0c      	ldr	r3, [pc, #48]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 800250a:	2200      	movs	r2, #0
 800250c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800250e:	4b0b      	ldr	r3, [pc, #44]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 8002510:	2200      	movs	r2, #0
 8002512:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002514:	4b09      	ldr	r3, [pc, #36]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 8002516:	220c      	movs	r2, #12
 8002518:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800251a:	4b08      	ldr	r3, [pc, #32]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 800251c:	2200      	movs	r2, #0
 800251e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 8002522:	2200      	movs	r2, #0
 8002524:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002526:	4805      	ldr	r0, [pc, #20]	@ (800253c <MX_USART2_UART_Init+0x4c>)
 8002528:	f004 fc28 	bl	8006d7c <HAL_UART_Init>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002532:	f000 f92f 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	200000dc 	.word	0x200000dc
 8002540:	40004400 	.word	0x40004400

08002544 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b08a      	sub	sp, #40	@ 0x28
 8002548:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800254a:	f107 0314 	add.w	r3, r7, #20
 800254e:	2200      	movs	r2, #0
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	605a      	str	r2, [r3, #4]
 8002554:	609a      	str	r2, [r3, #8]
 8002556:	60da      	str	r2, [r3, #12]
 8002558:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
 800255e:	4b2d      	ldr	r3, [pc, #180]	@ (8002614 <MX_GPIO_Init+0xd0>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002562:	4a2c      	ldr	r2, [pc, #176]	@ (8002614 <MX_GPIO_Init+0xd0>)
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	6313      	str	r3, [r2, #48]	@ 0x30
 800256a:	4b2a      	ldr	r3, [pc, #168]	@ (8002614 <MX_GPIO_Init+0xd0>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	4b26      	ldr	r3, [pc, #152]	@ (8002614 <MX_GPIO_Init+0xd0>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	4a25      	ldr	r2, [pc, #148]	@ (8002614 <MX_GPIO_Init+0xd0>)
 8002580:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002584:	6313      	str	r3, [r2, #48]	@ 0x30
 8002586:	4b23      	ldr	r3, [pc, #140]	@ (8002614 <MX_GPIO_Init+0xd0>)
 8002588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002592:	2300      	movs	r3, #0
 8002594:	60bb      	str	r3, [r7, #8]
 8002596:	4b1f      	ldr	r3, [pc, #124]	@ (8002614 <MX_GPIO_Init+0xd0>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	4a1e      	ldr	r2, [pc, #120]	@ (8002614 <MX_GPIO_Init+0xd0>)
 800259c:	f043 0301 	orr.w	r3, r3, #1
 80025a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002614 <MX_GPIO_Init+0xd0>)
 80025a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	60bb      	str	r3, [r7, #8]
 80025ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	607b      	str	r3, [r7, #4]
 80025b2:	4b18      	ldr	r3, [pc, #96]	@ (8002614 <MX_GPIO_Init+0xd0>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b6:	4a17      	ldr	r2, [pc, #92]	@ (8002614 <MX_GPIO_Init+0xd0>)
 80025b8:	f043 0302 	orr.w	r3, r3, #2
 80025bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025be:	4b15      	ldr	r3, [pc, #84]	@ (8002614 <MX_GPIO_Init+0xd0>)
 80025c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	607b      	str	r3, [r7, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80025ca:	2200      	movs	r2, #0
 80025cc:	2120      	movs	r1, #32
 80025ce:	4812      	ldr	r0, [pc, #72]	@ (8002618 <MX_GPIO_Init+0xd4>)
 80025d0:	f000 ffae 	bl	8003530 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80025d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80025da:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80025de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	4619      	mov	r1, r3
 80025ea:	480c      	ldr	r0, [pc, #48]	@ (800261c <MX_GPIO_Init+0xd8>)
 80025ec:	f000 fd18 	bl	8003020 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80025f0:	2320      	movs	r3, #32
 80025f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025f4:	2301      	movs	r3, #1
 80025f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025fc:	2300      	movs	r3, #0
 80025fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002600:	f107 0314 	add.w	r3, r7, #20
 8002604:	4619      	mov	r1, r3
 8002606:	4804      	ldr	r0, [pc, #16]	@ (8002618 <MX_GPIO_Init+0xd4>)
 8002608:	f000 fd0a 	bl	8003020 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800260c:	bf00      	nop
 800260e:	3728      	adds	r7, #40	@ 0x28
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	40023800 	.word	0x40023800
 8002618:	40020000 	.word	0x40020000
 800261c:	40020800 	.word	0x40020800

08002620 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a06      	ldr	r2, [pc, #24]	@ (8002648 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d104      	bne.n	800263c <HAL_TIM_PeriodElapsedCallback+0x1c>
		app_tick++;
 8002632:	4b06      	ldr	r3, [pc, #24]	@ (800264c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	3301      	adds	r3, #1
 8002638:	4a04      	ldr	r2, [pc, #16]	@ (800264c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800263a:	6013      	str	r3, [r2, #0]
	}
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	40000400 	.word	0x40000400
 800264c:	20000eb8 	.word	0x20000eb8

08002650 <HAL_I2C_MasterTxCpltCallback>:

// Callbacki I2C
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a06      	ldr	r2, [pc, #24]	@ (8002674 <HAL_I2C_MasterTxCpltCallback+0x24>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d102      	bne.n	8002666 <HAL_I2C_MasterTxCpltCallback+0x16>
		i2c_op.pending = 0;
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <HAL_I2C_MasterTxCpltCallback+0x28>)
 8002662:	2200      	movs	r2, #0
 8002664:	72da      	strb	r2, [r3, #11]
		// Operacja zakończona - można wykonać kolejną
	}
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	20000088 	.word	0x20000088
 8002678:	20000ea0 	.word	0x20000ea0

0800267c <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800267c:	b480      	push	{r7}
 800267e:	b087      	sub	sp, #28
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4a2d      	ldr	r2, [pc, #180]	@ (800273c <HAL_I2C_MasterRxCpltCallback+0xc0>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d150      	bne.n	800272e <HAL_I2C_MasterRxCpltCallback+0xb2>
		// Kopiowanie danych z bufora do miejsca docelowego
		if (i2c_op.operation == 1 && i2c_op.data != NULL) {
 800268c:	4b2c      	ldr	r3, [pc, #176]	@ (8002740 <HAL_I2C_MasterRxCpltCallback+0xc4>)
 800268e:	7a9b      	ldrb	r3, [r3, #10]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d149      	bne.n	8002728 <HAL_I2C_MasterRxCpltCallback+0xac>
 8002694:	4b2a      	ldr	r3, [pc, #168]	@ (8002740 <HAL_I2C_MasterRxCpltCallback+0xc4>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d045      	beq.n	8002728 <HAL_I2C_MasterRxCpltCallback+0xac>
			for (uint16_t i = 0; i < i2c_op.len; i++) {
 800269c:	2300      	movs	r3, #0
 800269e:	82fb      	strh	r3, [r7, #22]
 80026a0:	e00a      	b.n	80026b8 <HAL_I2C_MasterRxCpltCallback+0x3c>
				i2c_op.data[i] = I2C_RxBuf[i];
 80026a2:	8afa      	ldrh	r2, [r7, #22]
 80026a4:	4b26      	ldr	r3, [pc, #152]	@ (8002740 <HAL_I2C_MasterRxCpltCallback+0xc4>)
 80026a6:	6859      	ldr	r1, [r3, #4]
 80026a8:	8afb      	ldrh	r3, [r7, #22]
 80026aa:	440b      	add	r3, r1
 80026ac:	4925      	ldr	r1, [pc, #148]	@ (8002744 <HAL_I2C_MasterRxCpltCallback+0xc8>)
 80026ae:	5c8a      	ldrb	r2, [r1, r2]
 80026b0:	701a      	strb	r2, [r3, #0]
			for (uint16_t i = 0; i < i2c_op.len; i++) {
 80026b2:	8afb      	ldrh	r3, [r7, #22]
 80026b4:	3301      	adds	r3, #1
 80026b6:	82fb      	strh	r3, [r7, #22]
 80026b8:	4b21      	ldr	r3, [pc, #132]	@ (8002740 <HAL_I2C_MasterRxCpltCallback+0xc4>)
 80026ba:	891b      	ldrh	r3, [r3, #8]
 80026bc:	8afa      	ldrh	r2, [r7, #22]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d3ef      	bcc.n	80026a2 <HAL_I2C_MasterRxCpltCallback+0x26>
			}
			
			// Jeśli to odczyt BH1750 (2 bajty)
			if (i2c_op.len == 2 && i2c_op.data == bh1750_read_buffer) {
 80026c2:	4b1f      	ldr	r3, [pc, #124]	@ (8002740 <HAL_I2C_MasterRxCpltCallback+0xc4>)
 80026c4:	891b      	ldrh	r3, [r3, #8]
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d12e      	bne.n	8002728 <HAL_I2C_MasterRxCpltCallback+0xac>
 80026ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002740 <HAL_I2C_MasterRxCpltCallback+0xc4>)
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002748 <HAL_I2C_MasterRxCpltCallback+0xcc>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d129      	bne.n	8002728 <HAL_I2C_MasterRxCpltCallback+0xac>
				// Konwersja bajtów na 16-bitową wartość (big-endian)
				uint16_t raw_value = (bh1750_read_buffer[0] << 8) | bh1750_read_buffer[1];
 80026d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002748 <HAL_I2C_MasterRxCpltCallback+0xcc>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	b21b      	sxth	r3, r3
 80026da:	021b      	lsls	r3, r3, #8
 80026dc:	b21a      	sxth	r2, r3
 80026de:	4b1a      	ldr	r3, [pc, #104]	@ (8002748 <HAL_I2C_MasterRxCpltCallback+0xcc>)
 80026e0:	785b      	ldrb	r3, [r3, #1]
 80026e2:	b21b      	sxth	r3, r3
 80026e4:	4313      	orrs	r3, r2
 80026e6:	b21b      	sxth	r3, r3
 80026e8:	81fb      	strh	r3, [r7, #14]
				// Dynamiczne przeliczanie na luksy w zależności od trybu
				float lux_divider = 1.2f; // domyślnie H-Resolution Mode
 80026ea:	4b18      	ldr	r3, [pc, #96]	@ (800274c <HAL_I2C_MasterRxCpltCallback+0xd0>)
 80026ec:	613b      	str	r3, [r7, #16]
				if (bh1750_current_mode == 0x11) { // H-Resolution Mode2
 80026ee:	4b18      	ldr	r3, [pc, #96]	@ (8002750 <HAL_I2C_MasterRxCpltCallback+0xd4>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	2b11      	cmp	r3, #17
 80026f4:	d102      	bne.n	80026fc <HAL_I2C_MasterRxCpltCallback+0x80>
					lux_divider = 2.4f;
 80026f6:	4b17      	ldr	r3, [pc, #92]	@ (8002754 <HAL_I2C_MasterRxCpltCallback+0xd8>)
 80026f8:	613b      	str	r3, [r7, #16]
 80026fa:	e006      	b.n	800270a <HAL_I2C_MasterRxCpltCallback+0x8e>
				} else if (bh1750_current_mode == 0x13) { // L-Resolution Mode
 80026fc:	4b14      	ldr	r3, [pc, #80]	@ (8002750 <HAL_I2C_MasterRxCpltCallback+0xd4>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	2b13      	cmp	r3, #19
 8002702:	d102      	bne.n	800270a <HAL_I2C_MasterRxCpltCallback+0x8e>
					lux_divider = 0.5f;
 8002704:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8002708:	613b      	str	r3, [r7, #16]
				}
				bh1750_last_lux = raw_value / lux_divider;
 800270a:	89fb      	ldrh	r3, [r7, #14]
 800270c:	ee07 3a90 	vmov	s15, r3
 8002710:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002714:	ed97 7a04 	vldr	s14, [r7, #16]
 8002718:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800271c:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 800271e:	edc3 7a00 	vstr	s15, [r3]
				bh1750_read_ready = 1;
 8002722:	4b0e      	ldr	r3, [pc, #56]	@ (800275c <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8002724:	2201      	movs	r2, #1
 8002726:	701a      	strb	r2, [r3, #0]
			}
		}
		i2c_op.pending = 0;
 8002728:	4b05      	ldr	r3, [pc, #20]	@ (8002740 <HAL_I2C_MasterRxCpltCallback+0xc4>)
 800272a:	2200      	movs	r2, #0
 800272c:	72da      	strb	r2, [r3, #11]
	}
}
 800272e:	bf00      	nop
 8002730:	371c      	adds	r7, #28
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000088 	.word	0x20000088
 8002740:	20000ea0 	.word	0x20000ea0
 8002744:	20000c9c 	.word	0x20000c9c
 8002748:	20000ebc 	.word	0x20000ebc
 800274c:	3f99999a 	.word	0x3f99999a
 8002750:	20000000 	.word	0x20000000
 8002754:	4019999a 	.word	0x4019999a
 8002758:	20000ec0 	.word	0x20000ec0
 800275c:	20000ec4 	.word	0x20000ec4

08002760 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4a07      	ldr	r2, [pc, #28]	@ (8002788 <HAL_I2C_ErrorCallback+0x28>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d105      	bne.n	800277c <HAL_I2C_ErrorCallback+0x1c>
		I2C_Error = 1;
 8002770:	4b06      	ldr	r3, [pc, #24]	@ (800278c <HAL_I2C_ErrorCallback+0x2c>)
 8002772:	2201      	movs	r2, #1
 8002774:	701a      	strb	r2, [r3, #0]
		i2c_op.pending = 0;
 8002776:	4b06      	ldr	r3, [pc, #24]	@ (8002790 <HAL_I2C_ErrorCallback+0x30>)
 8002778:	2200      	movs	r2, #0
 800277a:	72da      	strb	r2, [r3, #11]
	}
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr
 8002788:	20000088 	.word	0x20000088
 800278c:	20000e9c 	.word	0x20000e9c
 8002790:	20000ea0 	.word	0x20000ea0

08002794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002798:	b672      	cpsid	i
}
 800279a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800279c:	bf00      	nop
 800279e:	e7fd      	b.n	800279c <Error_Handler+0x8>

080027a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	607b      	str	r3, [r7, #4]
 80027aa:	4b10      	ldr	r3, [pc, #64]	@ (80027ec <HAL_MspInit+0x4c>)
 80027ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ae:	4a0f      	ldr	r2, [pc, #60]	@ (80027ec <HAL_MspInit+0x4c>)
 80027b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027b6:	4b0d      	ldr	r3, [pc, #52]	@ (80027ec <HAL_MspInit+0x4c>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027be:	607b      	str	r3, [r7, #4]
 80027c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	603b      	str	r3, [r7, #0]
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <HAL_MspInit+0x4c>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	4a08      	ldr	r2, [pc, #32]	@ (80027ec <HAL_MspInit+0x4c>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027d2:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <HAL_MspInit+0x4c>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80027de:	2007      	movs	r0, #7
 80027e0:	f000 fb2e 	bl	8002e40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40023800 	.word	0x40023800

080027f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	@ 0x28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f8:	f107 0314 	add.w	r3, r7, #20
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a21      	ldr	r2, [pc, #132]	@ (8002894 <HAL_I2C_MspInit+0xa4>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d13b      	bne.n	800288a <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002812:	2300      	movs	r3, #0
 8002814:	613b      	str	r3, [r7, #16]
 8002816:	4b20      	ldr	r3, [pc, #128]	@ (8002898 <HAL_I2C_MspInit+0xa8>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	4a1f      	ldr	r2, [pc, #124]	@ (8002898 <HAL_I2C_MspInit+0xa8>)
 800281c:	f043 0302 	orr.w	r3, r3, #2
 8002820:	6313      	str	r3, [r2, #48]	@ 0x30
 8002822:	4b1d      	ldr	r3, [pc, #116]	@ (8002898 <HAL_I2C_MspInit+0xa8>)
 8002824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800282e:	23c0      	movs	r3, #192	@ 0xc0
 8002830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002832:	2312      	movs	r3, #18
 8002834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // WŁĄCZ WEWNĘTRZNE PULL-UPY!
 8002836:	2301      	movs	r3, #1
 8002838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283a:	2303      	movs	r3, #3
 800283c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800283e:	2304      	movs	r3, #4
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002842:	f107 0314 	add.w	r3, r7, #20
 8002846:	4619      	mov	r1, r3
 8002848:	4814      	ldr	r0, [pc, #80]	@ (800289c <HAL_I2C_MspInit+0xac>)
 800284a:	f000 fbe9 	bl	8003020 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	4b11      	ldr	r3, [pc, #68]	@ (8002898 <HAL_I2C_MspInit+0xa8>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	4a10      	ldr	r2, [pc, #64]	@ (8002898 <HAL_I2C_MspInit+0xa8>)
 8002858:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800285c:	6413      	str	r3, [r2, #64]	@ 0x40
 800285e:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <HAL_I2C_MspInit+0xa8>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2100      	movs	r1, #0
 800286e:	201f      	movs	r0, #31
 8002870:	f000 faf1 	bl	8002e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002874:	201f      	movs	r0, #31
 8002876:	f000 fb0a 	bl	8002e8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800287a:	2200      	movs	r2, #0
 800287c:	2100      	movs	r1, #0
 800287e:	2020      	movs	r0, #32
 8002880:	f000 fae9 	bl	8002e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002884:	2020      	movs	r0, #32
 8002886:	f000 fb02 	bl	8002e8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800288a:	bf00      	nop
 800288c:	3728      	adds	r7, #40	@ 0x28
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40005400 	.word	0x40005400
 8002898:	40023800 	.word	0x40023800
 800289c:	40020400 	.word	0x40020400

080028a0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a0d      	ldr	r2, [pc, #52]	@ (80028e4 <HAL_I2C_MspDeInit+0x44>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d113      	bne.n	80028da <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80028b2:	4b0d      	ldr	r3, [pc, #52]	@ (80028e8 <HAL_I2C_MspDeInit+0x48>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b6:	4a0c      	ldr	r2, [pc, #48]	@ (80028e8 <HAL_I2C_MspDeInit+0x48>)
 80028b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80028bc:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80028be:	2140      	movs	r1, #64	@ 0x40
 80028c0:	480a      	ldr	r0, [pc, #40]	@ (80028ec <HAL_I2C_MspDeInit+0x4c>)
 80028c2:	f000 fd41 	bl	8003348 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80028c6:	2180      	movs	r1, #128	@ 0x80
 80028c8:	4808      	ldr	r0, [pc, #32]	@ (80028ec <HAL_I2C_MspDeInit+0x4c>)
 80028ca:	f000 fd3d 	bl	8003348 <HAL_GPIO_DeInit>

    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80028ce:	201f      	movs	r0, #31
 80028d0:	f000 faeb 	bl	8002eaa <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80028d4:	2020      	movs	r0, #32
 80028d6:	f000 fae8 	bl	8002eaa <HAL_NVIC_DisableIRQ>

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80028da:	bf00      	nop
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40005400 	.word	0x40005400
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40020400 	.word	0x40020400

080028f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08a      	sub	sp, #40	@ 0x28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	605a      	str	r2, [r3, #4]
 8002902:	609a      	str	r2, [r3, #8]
 8002904:	60da      	str	r2, [r3, #12]
 8002906:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a1d      	ldr	r2, [pc, #116]	@ (8002984 <HAL_UART_MspInit+0x94>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d133      	bne.n	800297a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	4b1c      	ldr	r3, [pc, #112]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291a:	4a1b      	ldr	r2, [pc, #108]	@ (8002988 <HAL_UART_MspInit+0x98>)
 800291c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002920:	6413      	str	r3, [r2, #64]	@ 0x40
 8002922:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292a:	613b      	str	r3, [r7, #16]
 800292c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	4b15      	ldr	r3, [pc, #84]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	4a14      	ldr	r2, [pc, #80]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002938:	f043 0301 	orr.w	r3, r3, #1
 800293c:	6313      	str	r3, [r2, #48]	@ 0x30
 800293e:	4b12      	ldr	r3, [pc, #72]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800294a:	230c      	movs	r3, #12
 800294c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294e:	2302      	movs	r3, #2
 8002950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002956:	2303      	movs	r3, #3
 8002958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800295a:	2307      	movs	r3, #7
 800295c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295e:	f107 0314 	add.w	r3, r7, #20
 8002962:	4619      	mov	r1, r3
 8002964:	4809      	ldr	r0, [pc, #36]	@ (800298c <HAL_UART_MspInit+0x9c>)
 8002966:	f000 fb5b 	bl	8003020 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	2100      	movs	r1, #0
 800296e:	2026      	movs	r0, #38	@ 0x26
 8002970:	f000 fa71 	bl	8002e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002974:	2026      	movs	r0, #38	@ 0x26
 8002976:	f000 fa8a 	bl	8002e8e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800297a:	bf00      	nop
 800297c:	3728      	adds	r7, #40	@ 0x28
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40004400 	.word	0x40004400
 8002988:	40023800 	.word	0x40023800
 800298c:	40020000 	.word	0x40020000

08002990 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a0e      	ldr	r2, [pc, #56]	@ (80029d8 <HAL_TIM_Base_MspInit+0x48>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d115      	bne.n	80029ce <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	4b0d      	ldr	r3, [pc, #52]	@ (80029dc <HAL_TIM_Base_MspInit+0x4c>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	4a0c      	ldr	r2, [pc, #48]	@ (80029dc <HAL_TIM_Base_MspInit+0x4c>)
 80029ac:	f043 0302 	orr.w	r3, r3, #2
 80029b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029b2:	4b0a      	ldr	r3, [pc, #40]	@ (80029dc <HAL_TIM_Base_MspInit+0x4c>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80029be:	2200      	movs	r2, #0
 80029c0:	2100      	movs	r1, #0
 80029c2:	201d      	movs	r0, #29
 80029c4:	f000 fa47 	bl	8002e56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80029c8:	201d      	movs	r0, #29
 80029ca:	f000 fa60 	bl	8002e8e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80029ce:	bf00      	nop
 80029d0:	3710      	adds	r7, #16
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	40000400 	.word	0x40000400
 80029dc:	40023800 	.word	0x40023800

080029e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029e4:	bf00      	nop
 80029e6:	e7fd      	b.n	80029e4 <NMI_Handler+0x4>

080029e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029ec:	bf00      	nop
 80029ee:	e7fd      	b.n	80029ec <HardFault_Handler+0x4>

080029f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029f4:	bf00      	nop
 80029f6:	e7fd      	b.n	80029f4 <MemManage_Handler+0x4>

080029f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029fc:	bf00      	nop
 80029fe:	e7fd      	b.n	80029fc <BusFault_Handler+0x4>

08002a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a04:	bf00      	nop
 8002a06:	e7fd      	b.n	8002a04 <UsageFault_Handler+0x4>

08002a08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr

08002a16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a36:	f000 f8ef 	bl	8002c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
	...

08002a40 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002a44:	4802      	ldr	r0, [pc, #8]	@ (8002a50 <I2C1_EV_IRQHandler+0x10>)
 8002a46:	f001 f98f 	bl	8003d68 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000088 	.word	0x20000088

08002a54 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002a58:	4802      	ldr	r0, [pc, #8]	@ (8002a64 <I2C1_ER_IRQHandler+0x10>)
 8002a5a:	f001 faf6 	bl	800404a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000088 	.word	0x20000088

08002a68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a6c:	4802      	ldr	r0, [pc, #8]	@ (8002a78 <TIM3_IRQHandler+0x10>)
 8002a6e:	f003 fdd5 	bl	800661c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	20000124 	.word	0x20000124

08002a7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a80:	4802      	ldr	r0, [pc, #8]	@ (8002a8c <USART2_IRQHandler+0x10>)
 8002a82:	f004 fa27 	bl	8006ed4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	200000dc 	.word	0x200000dc

08002a90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a98:	4a14      	ldr	r2, [pc, #80]	@ (8002aec <_sbrk+0x5c>)
 8002a9a:	4b15      	ldr	r3, [pc, #84]	@ (8002af0 <_sbrk+0x60>)
 8002a9c:	1ad3      	subs	r3, r2, r3
 8002a9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aa4:	4b13      	ldr	r3, [pc, #76]	@ (8002af4 <_sbrk+0x64>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d102      	bne.n	8002ab2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002aac:	4b11      	ldr	r3, [pc, #68]	@ (8002af4 <_sbrk+0x64>)
 8002aae:	4a12      	ldr	r2, [pc, #72]	@ (8002af8 <_sbrk+0x68>)
 8002ab0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ab2:	4b10      	ldr	r3, [pc, #64]	@ (8002af4 <_sbrk+0x64>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4413      	add	r3, r2
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d207      	bcs.n	8002ad0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ac0:	f005 f9c0 	bl	8007e44 <__errno>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	220c      	movs	r2, #12
 8002ac8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002aca:	f04f 33ff 	mov.w	r3, #4294967295
 8002ace:	e009      	b.n	8002ae4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ad0:	4b08      	ldr	r3, [pc, #32]	@ (8002af4 <_sbrk+0x64>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ad6:	4b07      	ldr	r3, [pc, #28]	@ (8002af4 <_sbrk+0x64>)
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	4a05      	ldr	r2, [pc, #20]	@ (8002af4 <_sbrk+0x64>)
 8002ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	20020000 	.word	0x20020000
 8002af0:	00000400 	.word	0x00000400
 8002af4:	20002e10 	.word	0x20002e10
 8002af8:	20002f60 	.word	0x20002f60

08002afc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b00:	4b06      	ldr	r3, [pc, #24]	@ (8002b1c <SystemInit+0x20>)
 8002b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b06:	4a05      	ldr	r2, [pc, #20]	@ (8002b1c <SystemInit+0x20>)
 8002b08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b10:	bf00      	nop
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000ed00 	.word	0xe000ed00

08002b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b58 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b24:	f7ff ffea 	bl	8002afc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b28:	480c      	ldr	r0, [pc, #48]	@ (8002b5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b2a:	490d      	ldr	r1, [pc, #52]	@ (8002b60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b30:	e002      	b.n	8002b38 <LoopCopyDataInit>

08002b32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b36:	3304      	adds	r3, #4

08002b38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b3c:	d3f9      	bcc.n	8002b32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b40:	4c0a      	ldr	r4, [pc, #40]	@ (8002b6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b44:	e001      	b.n	8002b4a <LoopFillZerobss>

08002b46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b48:	3204      	adds	r2, #4

08002b4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b4c:	d3fb      	bcc.n	8002b46 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002b4e:	f005 f97f 	bl	8007e50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b52:	f7ff fba5 	bl	80022a0 <main>
  bx  lr    
 8002b56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b60:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002b64:	08008998 	.word	0x08008998
  ldr r2, =_sbss
 8002b68:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002b6c:	20002f60 	.word	0x20002f60

08002b70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b70:	e7fe      	b.n	8002b70 <ADC_IRQHandler>
	...

08002b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b78:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb4 <HAL_Init+0x40>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb4 <HAL_Init+0x40>)
 8002b7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b84:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_Init+0x40>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb4 <HAL_Init+0x40>)
 8002b8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b90:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <HAL_Init+0x40>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a07      	ldr	r2, [pc, #28]	@ (8002bb4 <HAL_Init+0x40>)
 8002b96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b9c:	2003      	movs	r0, #3
 8002b9e:	f000 f94f 	bl	8002e40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f000 f808 	bl	8002bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ba8:	f7ff fdfa 	bl	80027a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bac:	2300      	movs	r3, #0
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40023c00 	.word	0x40023c00

08002bb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc0:	4b12      	ldr	r3, [pc, #72]	@ (8002c0c <HAL_InitTick+0x54>)
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4b12      	ldr	r3, [pc, #72]	@ (8002c10 <HAL_InitTick+0x58>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 f975 	bl	8002ec6 <HAL_SYSTICK_Config>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e00e      	b.n	8002c04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2b0f      	cmp	r3, #15
 8002bea:	d80a      	bhi.n	8002c02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bec:	2200      	movs	r2, #0
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf4:	f000 f92f 	bl	8002e56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bf8:	4a06      	ldr	r2, [pc, #24]	@ (8002c14 <HAL_InitTick+0x5c>)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	e000      	b.n	8002c04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	3708      	adds	r7, #8
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	20000010 	.word	0x20000010
 8002c10:	20000018 	.word	0x20000018
 8002c14:	20000014 	.word	0x20000014

08002c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c1c:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <HAL_IncTick+0x20>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	4b06      	ldr	r3, [pc, #24]	@ (8002c3c <HAL_IncTick+0x24>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4413      	add	r3, r2
 8002c28:	4a04      	ldr	r2, [pc, #16]	@ (8002c3c <HAL_IncTick+0x24>)
 8002c2a:	6013      	str	r3, [r2, #0]
}
 8002c2c:	bf00      	nop
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	20000018 	.word	0x20000018
 8002c3c:	20002e14 	.word	0x20002e14

08002c40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  return uwTick;
 8002c44:	4b03      	ldr	r3, [pc, #12]	@ (8002c54 <HAL_GetTick+0x14>)
 8002c46:	681b      	ldr	r3, [r3, #0]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	20002e14 	.word	0x20002e14

08002c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c68:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c74:	4013      	ands	r3, r2
 8002c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c8a:	4a04      	ldr	r2, [pc, #16]	@ (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	60d3      	str	r3, [r2, #12]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ca4:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	0a1b      	lsrs	r3, r3, #8
 8002caa:	f003 0307 	and.w	r3, r3, #7
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	db0b      	blt.n	8002ce6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	f003 021f 	and.w	r2, r3, #31
 8002cd4:	4907      	ldr	r1, [pc, #28]	@ (8002cf4 <__NVIC_EnableIRQ+0x38>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	2001      	movs	r0, #1
 8002cde:	fa00 f202 	lsl.w	r2, r0, r2
 8002ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	e000e100 	.word	0xe000e100

08002cf8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	db12      	blt.n	8002d30 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	f003 021f 	and.w	r2, r3, #31
 8002d10:	490a      	ldr	r1, [pc, #40]	@ (8002d3c <__NVIC_DisableIRQ+0x44>)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	095b      	lsrs	r3, r3, #5
 8002d18:	2001      	movs	r0, #1
 8002d1a:	fa00 f202 	lsl.w	r2, r0, r2
 8002d1e:	3320      	adds	r3, #32
 8002d20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d24:	f3bf 8f4f 	dsb	sy
}
 8002d28:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d2a:	f3bf 8f6f 	isb	sy
}
 8002d2e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	e000e100 	.word	0xe000e100

08002d40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	6039      	str	r1, [r7, #0]
 8002d4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	db0a      	blt.n	8002d6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	b2da      	uxtb	r2, r3
 8002d58:	490c      	ldr	r1, [pc, #48]	@ (8002d8c <__NVIC_SetPriority+0x4c>)
 8002d5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5e:	0112      	lsls	r2, r2, #4
 8002d60:	b2d2      	uxtb	r2, r2
 8002d62:	440b      	add	r3, r1
 8002d64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d68:	e00a      	b.n	8002d80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	4908      	ldr	r1, [pc, #32]	@ (8002d90 <__NVIC_SetPriority+0x50>)
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	3b04      	subs	r3, #4
 8002d78:	0112      	lsls	r2, r2, #4
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	761a      	strb	r2, [r3, #24]
}
 8002d80:	bf00      	nop
 8002d82:	370c      	adds	r7, #12
 8002d84:	46bd      	mov	sp, r7
 8002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8a:	4770      	bx	lr
 8002d8c:	e000e100 	.word	0xe000e100
 8002d90:	e000ed00 	.word	0xe000ed00

08002d94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b089      	sub	sp, #36	@ 0x24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f1c3 0307 	rsb	r3, r3, #7
 8002dae:	2b04      	cmp	r3, #4
 8002db0:	bf28      	it	cs
 8002db2:	2304      	movcs	r3, #4
 8002db4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	3304      	adds	r3, #4
 8002dba:	2b06      	cmp	r3, #6
 8002dbc:	d902      	bls.n	8002dc4 <NVIC_EncodePriority+0x30>
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	3b03      	subs	r3, #3
 8002dc2:	e000      	b.n	8002dc6 <NVIC_EncodePriority+0x32>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd2:	43da      	mvns	r2, r3
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	401a      	ands	r2, r3
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ddc:	f04f 31ff 	mov.w	r1, #4294967295
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	fa01 f303 	lsl.w	r3, r1, r3
 8002de6:	43d9      	mvns	r1, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dec:	4313      	orrs	r3, r2
         );
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3724      	adds	r7, #36	@ 0x24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
	...

08002dfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e0c:	d301      	bcc.n	8002e12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e00f      	b.n	8002e32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e12:	4a0a      	ldr	r2, [pc, #40]	@ (8002e3c <SysTick_Config+0x40>)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e1a:	210f      	movs	r1, #15
 8002e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e20:	f7ff ff8e 	bl	8002d40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e24:	4b05      	ldr	r3, [pc, #20]	@ (8002e3c <SysTick_Config+0x40>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e2a:	4b04      	ldr	r3, [pc, #16]	@ (8002e3c <SysTick_Config+0x40>)
 8002e2c:	2207      	movs	r2, #7
 8002e2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	e000e010 	.word	0xe000e010

08002e40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f7ff ff05 	bl	8002c58 <__NVIC_SetPriorityGrouping>
}
 8002e4e:	bf00      	nop
 8002e50:	3708      	adds	r7, #8
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}

08002e56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e56:	b580      	push	{r7, lr}
 8002e58:	b086      	sub	sp, #24
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	60b9      	str	r1, [r7, #8]
 8002e60:	607a      	str	r2, [r7, #4]
 8002e62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e68:	f7ff ff1a 	bl	8002ca0 <__NVIC_GetPriorityGrouping>
 8002e6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	68b9      	ldr	r1, [r7, #8]
 8002e72:	6978      	ldr	r0, [r7, #20]
 8002e74:	f7ff ff8e 	bl	8002d94 <NVIC_EncodePriority>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e7e:	4611      	mov	r1, r2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff ff5d 	bl	8002d40 <__NVIC_SetPriority>
}
 8002e86:	bf00      	nop
 8002e88:	3718      	adds	r7, #24
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b082      	sub	sp, #8
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	4603      	mov	r3, r0
 8002e96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff ff0d 	bl	8002cbc <__NVIC_EnableIRQ>
}
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b082      	sub	sp, #8
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002eb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff ff1d 	bl	8002cf8 <__NVIC_DisableIRQ>
}
 8002ebe:	bf00      	nop
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b082      	sub	sp, #8
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7ff ff94 	bl	8002dfc <SysTick_Config>
 8002ed4:	4603      	mov	r3, r0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}

08002ede <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ede:	b580      	push	{r7, lr}
 8002ee0:	b084      	sub	sp, #16
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002eec:	f7ff fea8 	bl	8002c40 <HAL_GetTick>
 8002ef0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d008      	beq.n	8002f10 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2280      	movs	r2, #128	@ 0x80
 8002f02:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e052      	b.n	8002fb6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0216 	bic.w	r2, r2, #22
 8002f1e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695a      	ldr	r2, [r3, #20]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f2e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d103      	bne.n	8002f40 <HAL_DMA_Abort+0x62>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d007      	beq.n	8002f50 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0208 	bic.w	r2, r2, #8
 8002f4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 0201 	bic.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f60:	e013      	b.n	8002f8a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f62:	f7ff fe6d 	bl	8002c40 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b05      	cmp	r3, #5
 8002f6e:	d90c      	bls.n	8002f8a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2220      	movs	r2, #32
 8002f74:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2203      	movs	r2, #3
 8002f7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e015      	b.n	8002fb6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1e4      	bne.n	8002f62 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9c:	223f      	movs	r2, #63	@ 0x3f
 8002f9e:	409a      	lsls	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}

08002fbe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b083      	sub	sp, #12
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d004      	beq.n	8002fdc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2280      	movs	r2, #128	@ 0x80
 8002fd6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e00c      	b.n	8002ff6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2205      	movs	r2, #5
 8002fe0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f022 0201 	bic.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003010:	b2db      	uxtb	r3, r3
}
 8003012:	4618      	mov	r0, r3
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr
	...

08003020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003020:	b480      	push	{r7}
 8003022:	b089      	sub	sp, #36	@ 0x24
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
 8003028:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800302a:	2300      	movs	r3, #0
 800302c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800302e:	2300      	movs	r3, #0
 8003030:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003032:	2300      	movs	r3, #0
 8003034:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003036:	2300      	movs	r3, #0
 8003038:	61fb      	str	r3, [r7, #28]
 800303a:	e165      	b.n	8003308 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800303c:	2201      	movs	r2, #1
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	697a      	ldr	r2, [r7, #20]
 800304c:	4013      	ands	r3, r2
 800304e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	429a      	cmp	r2, r3
 8003056:	f040 8154 	bne.w	8003302 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f003 0303 	and.w	r3, r3, #3
 8003062:	2b01      	cmp	r3, #1
 8003064:	d005      	beq.n	8003072 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800306e:	2b02      	cmp	r3, #2
 8003070:	d130      	bne.n	80030d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	2203      	movs	r2, #3
 800307e:	fa02 f303 	lsl.w	r3, r2, r3
 8003082:	43db      	mvns	r3, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4013      	ands	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	fa02 f303 	lsl.w	r3, r2, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4313      	orrs	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	69ba      	ldr	r2, [r7, #24]
 80030a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030a8:	2201      	movs	r2, #1
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	fa02 f303 	lsl.w	r3, r2, r3
 80030b0:	43db      	mvns	r3, r3
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4013      	ands	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 0201 	and.w	r2, r3, #1
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	fa02 f303 	lsl.w	r3, r2, r3
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f003 0303 	and.w	r3, r3, #3
 80030dc:	2b03      	cmp	r3, #3
 80030de:	d017      	beq.n	8003110 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	2203      	movs	r2, #3
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4013      	ands	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	69ba      	ldr	r2, [r7, #24]
 8003106:	4313      	orrs	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f003 0303 	and.w	r3, r3, #3
 8003118:	2b02      	cmp	r3, #2
 800311a:	d123      	bne.n	8003164 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	08da      	lsrs	r2, r3, #3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	3208      	adds	r2, #8
 8003124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003128:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	220f      	movs	r2, #15
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	43db      	mvns	r3, r3
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4013      	ands	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	691a      	ldr	r2, [r3, #16]
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	4313      	orrs	r3, r2
 8003154:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	08da      	lsrs	r2, r3, #3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	3208      	adds	r2, #8
 800315e:	69b9      	ldr	r1, [r7, #24]
 8003160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	2203      	movs	r2, #3
 8003170:	fa02 f303 	lsl.w	r3, r2, r3
 8003174:	43db      	mvns	r3, r3
 8003176:	69ba      	ldr	r2, [r7, #24]
 8003178:	4013      	ands	r3, r2
 800317a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f003 0203 	and.w	r2, r3, #3
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	69ba      	ldr	r2, [r7, #24]
 800318e:	4313      	orrs	r3, r2
 8003190:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 80ae 	beq.w	8003302 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	4b5d      	ldr	r3, [pc, #372]	@ (8003320 <HAL_GPIO_Init+0x300>)
 80031ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ae:	4a5c      	ldr	r2, [pc, #368]	@ (8003320 <HAL_GPIO_Init+0x300>)
 80031b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80031b6:	4b5a      	ldr	r3, [pc, #360]	@ (8003320 <HAL_GPIO_Init+0x300>)
 80031b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031be:	60fb      	str	r3, [r7, #12]
 80031c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80031c2:	4a58      	ldr	r2, [pc, #352]	@ (8003324 <HAL_GPIO_Init+0x304>)
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	089b      	lsrs	r3, r3, #2
 80031c8:	3302      	adds	r3, #2
 80031ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	220f      	movs	r2, #15
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	43db      	mvns	r3, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4013      	ands	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4a4f      	ldr	r2, [pc, #316]	@ (8003328 <HAL_GPIO_Init+0x308>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d025      	beq.n	800323a <HAL_GPIO_Init+0x21a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	4a4e      	ldr	r2, [pc, #312]	@ (800332c <HAL_GPIO_Init+0x30c>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d01f      	beq.n	8003236 <HAL_GPIO_Init+0x216>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a4d      	ldr	r2, [pc, #308]	@ (8003330 <HAL_GPIO_Init+0x310>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d019      	beq.n	8003232 <HAL_GPIO_Init+0x212>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a4c      	ldr	r2, [pc, #304]	@ (8003334 <HAL_GPIO_Init+0x314>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d013      	beq.n	800322e <HAL_GPIO_Init+0x20e>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a4b      	ldr	r2, [pc, #300]	@ (8003338 <HAL_GPIO_Init+0x318>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d00d      	beq.n	800322a <HAL_GPIO_Init+0x20a>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a4a      	ldr	r2, [pc, #296]	@ (800333c <HAL_GPIO_Init+0x31c>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d007      	beq.n	8003226 <HAL_GPIO_Init+0x206>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a49      	ldr	r2, [pc, #292]	@ (8003340 <HAL_GPIO_Init+0x320>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d101      	bne.n	8003222 <HAL_GPIO_Init+0x202>
 800321e:	2306      	movs	r3, #6
 8003220:	e00c      	b.n	800323c <HAL_GPIO_Init+0x21c>
 8003222:	2307      	movs	r3, #7
 8003224:	e00a      	b.n	800323c <HAL_GPIO_Init+0x21c>
 8003226:	2305      	movs	r3, #5
 8003228:	e008      	b.n	800323c <HAL_GPIO_Init+0x21c>
 800322a:	2304      	movs	r3, #4
 800322c:	e006      	b.n	800323c <HAL_GPIO_Init+0x21c>
 800322e:	2303      	movs	r3, #3
 8003230:	e004      	b.n	800323c <HAL_GPIO_Init+0x21c>
 8003232:	2302      	movs	r3, #2
 8003234:	e002      	b.n	800323c <HAL_GPIO_Init+0x21c>
 8003236:	2301      	movs	r3, #1
 8003238:	e000      	b.n	800323c <HAL_GPIO_Init+0x21c>
 800323a:	2300      	movs	r3, #0
 800323c:	69fa      	ldr	r2, [r7, #28]
 800323e:	f002 0203 	and.w	r2, r2, #3
 8003242:	0092      	lsls	r2, r2, #2
 8003244:	4093      	lsls	r3, r2
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4313      	orrs	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800324c:	4935      	ldr	r1, [pc, #212]	@ (8003324 <HAL_GPIO_Init+0x304>)
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	089b      	lsrs	r3, r3, #2
 8003252:	3302      	adds	r3, #2
 8003254:	69ba      	ldr	r2, [r7, #24]
 8003256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800325a:	4b3a      	ldr	r3, [pc, #232]	@ (8003344 <HAL_GPIO_Init+0x324>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	43db      	mvns	r3, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4013      	ands	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003276:	69ba      	ldr	r2, [r7, #24]
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	4313      	orrs	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800327e:	4a31      	ldr	r2, [pc, #196]	@ (8003344 <HAL_GPIO_Init+0x324>)
 8003280:	69bb      	ldr	r3, [r7, #24]
 8003282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003284:	4b2f      	ldr	r3, [pc, #188]	@ (8003344 <HAL_GPIO_Init+0x324>)
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032a8:	4a26      	ldr	r2, [pc, #152]	@ (8003344 <HAL_GPIO_Init+0x324>)
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032ae:	4b25      	ldr	r3, [pc, #148]	@ (8003344 <HAL_GPIO_Init+0x324>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4013      	ands	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003344 <HAL_GPIO_Init+0x324>)
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003344 <HAL_GPIO_Init+0x324>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4013      	ands	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032fc:	4a11      	ldr	r2, [pc, #68]	@ (8003344 <HAL_GPIO_Init+0x324>)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	3301      	adds	r3, #1
 8003306:	61fb      	str	r3, [r7, #28]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	2b0f      	cmp	r3, #15
 800330c:	f67f ae96 	bls.w	800303c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003310:	bf00      	nop
 8003312:	bf00      	nop
 8003314:	3724      	adds	r7, #36	@ 0x24
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40023800 	.word	0x40023800
 8003324:	40013800 	.word	0x40013800
 8003328:	40020000 	.word	0x40020000
 800332c:	40020400 	.word	0x40020400
 8003330:	40020800 	.word	0x40020800
 8003334:	40020c00 	.word	0x40020c00
 8003338:	40021000 	.word	0x40021000
 800333c:	40021400 	.word	0x40021400
 8003340:	40021800 	.word	0x40021800
 8003344:	40013c00 	.word	0x40013c00

08003348 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003352:	2300      	movs	r3, #0
 8003354:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800335a:	2300      	movs	r3, #0
 800335c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800335e:	2300      	movs	r3, #0
 8003360:	617b      	str	r3, [r7, #20]
 8003362:	e0c7      	b.n	80034f4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003364:	2201      	movs	r2, #1
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	4013      	ands	r3, r2
 8003374:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	429a      	cmp	r2, r3
 800337c:	f040 80b7 	bne.w	80034ee <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003380:	4a62      	ldr	r2, [pc, #392]	@ (800350c <HAL_GPIO_DeInit+0x1c4>)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	3302      	adds	r3, #2
 8003388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800338c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	220f      	movs	r2, #15
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	68ba      	ldr	r2, [r7, #8]
 800339e:	4013      	ands	r3, r2
 80033a0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a5a      	ldr	r2, [pc, #360]	@ (8003510 <HAL_GPIO_DeInit+0x1c8>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d025      	beq.n	80033f6 <HAL_GPIO_DeInit+0xae>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a59      	ldr	r2, [pc, #356]	@ (8003514 <HAL_GPIO_DeInit+0x1cc>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d01f      	beq.n	80033f2 <HAL_GPIO_DeInit+0xaa>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a58      	ldr	r2, [pc, #352]	@ (8003518 <HAL_GPIO_DeInit+0x1d0>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d019      	beq.n	80033ee <HAL_GPIO_DeInit+0xa6>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a57      	ldr	r2, [pc, #348]	@ (800351c <HAL_GPIO_DeInit+0x1d4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d013      	beq.n	80033ea <HAL_GPIO_DeInit+0xa2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a56      	ldr	r2, [pc, #344]	@ (8003520 <HAL_GPIO_DeInit+0x1d8>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d00d      	beq.n	80033e6 <HAL_GPIO_DeInit+0x9e>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a55      	ldr	r2, [pc, #340]	@ (8003524 <HAL_GPIO_DeInit+0x1dc>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d007      	beq.n	80033e2 <HAL_GPIO_DeInit+0x9a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a54      	ldr	r2, [pc, #336]	@ (8003528 <HAL_GPIO_DeInit+0x1e0>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d101      	bne.n	80033de <HAL_GPIO_DeInit+0x96>
 80033da:	2306      	movs	r3, #6
 80033dc:	e00c      	b.n	80033f8 <HAL_GPIO_DeInit+0xb0>
 80033de:	2307      	movs	r3, #7
 80033e0:	e00a      	b.n	80033f8 <HAL_GPIO_DeInit+0xb0>
 80033e2:	2305      	movs	r3, #5
 80033e4:	e008      	b.n	80033f8 <HAL_GPIO_DeInit+0xb0>
 80033e6:	2304      	movs	r3, #4
 80033e8:	e006      	b.n	80033f8 <HAL_GPIO_DeInit+0xb0>
 80033ea:	2303      	movs	r3, #3
 80033ec:	e004      	b.n	80033f8 <HAL_GPIO_DeInit+0xb0>
 80033ee:	2302      	movs	r3, #2
 80033f0:	e002      	b.n	80033f8 <HAL_GPIO_DeInit+0xb0>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <HAL_GPIO_DeInit+0xb0>
 80033f6:	2300      	movs	r3, #0
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	f002 0203 	and.w	r2, r2, #3
 80033fe:	0092      	lsls	r2, r2, #2
 8003400:	4093      	lsls	r3, r2
 8003402:	68ba      	ldr	r2, [r7, #8]
 8003404:	429a      	cmp	r2, r3
 8003406:	d132      	bne.n	800346e <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003408:	4b48      	ldr	r3, [pc, #288]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	43db      	mvns	r3, r3
 8003410:	4946      	ldr	r1, [pc, #280]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 8003412:	4013      	ands	r3, r2
 8003414:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003416:	4b45      	ldr	r3, [pc, #276]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	43db      	mvns	r3, r3
 800341e:	4943      	ldr	r1, [pc, #268]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 8003420:	4013      	ands	r3, r2
 8003422:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003424:	4b41      	ldr	r3, [pc, #260]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 8003426:	68da      	ldr	r2, [r3, #12]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	43db      	mvns	r3, r3
 800342c:	493f      	ldr	r1, [pc, #252]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 800342e:	4013      	ands	r3, r2
 8003430:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003432:	4b3e      	ldr	r3, [pc, #248]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 8003434:	689a      	ldr	r2, [r3, #8]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	43db      	mvns	r3, r3
 800343a:	493c      	ldr	r1, [pc, #240]	@ (800352c <HAL_GPIO_DeInit+0x1e4>)
 800343c:	4013      	ands	r3, r2
 800343e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	220f      	movs	r2, #15
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003450:	4a2e      	ldr	r2, [pc, #184]	@ (800350c <HAL_GPIO_DeInit+0x1c4>)
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	089b      	lsrs	r3, r3, #2
 8003456:	3302      	adds	r3, #2
 8003458:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	43da      	mvns	r2, r3
 8003460:	482a      	ldr	r0, [pc, #168]	@ (800350c <HAL_GPIO_DeInit+0x1c4>)
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	089b      	lsrs	r3, r3, #2
 8003466:	400a      	ands	r2, r1
 8003468:	3302      	adds	r3, #2
 800346a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	2103      	movs	r1, #3
 8003478:	fa01 f303 	lsl.w	r3, r1, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	401a      	ands	r2, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	08da      	lsrs	r2, r3, #3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3208      	adds	r2, #8
 800348c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	220f      	movs	r2, #15
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	08d2      	lsrs	r2, r2, #3
 80034a4:	4019      	ands	r1, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3208      	adds	r2, #8
 80034aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68da      	ldr	r2, [r3, #12]
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	2103      	movs	r1, #3
 80034b8:	fa01 f303 	lsl.w	r3, r1, r3
 80034bc:	43db      	mvns	r3, r3
 80034be:	401a      	ands	r2, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	2101      	movs	r1, #1
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	fa01 f303 	lsl.w	r3, r1, r3
 80034d0:	43db      	mvns	r3, r3
 80034d2:	401a      	ands	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	2103      	movs	r1, #3
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	401a      	ands	r2, r3
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	3301      	adds	r3, #1
 80034f2:	617b      	str	r3, [r7, #20]
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	2b0f      	cmp	r3, #15
 80034f8:	f67f af34 	bls.w	8003364 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80034fc:	bf00      	nop
 80034fe:	bf00      	nop
 8003500:	371c      	adds	r7, #28
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40013800 	.word	0x40013800
 8003510:	40020000 	.word	0x40020000
 8003514:	40020400 	.word	0x40020400
 8003518:	40020800 	.word	0x40020800
 800351c:	40020c00 	.word	0x40020c00
 8003520:	40021000 	.word	0x40021000
 8003524:	40021400 	.word	0x40021400
 8003528:	40021800 	.word	0x40021800
 800352c:	40013c00 	.word	0x40013c00

08003530 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	460b      	mov	r3, r1
 800353a:	807b      	strh	r3, [r7, #2]
 800353c:	4613      	mov	r3, r2
 800353e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003540:	787b      	ldrb	r3, [r7, #1]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d003      	beq.n	800354e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003546:	887a      	ldrh	r2, [r7, #2]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800354c:	e003      	b.n	8003556 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800354e:	887b      	ldrh	r3, [r7, #2]
 8003550:	041a      	lsls	r2, r3, #16
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	619a      	str	r2, [r3, #24]
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
	...

08003564 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e12b      	b.n	80037ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d106      	bne.n	8003590 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7ff f930 	bl	80027f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2224      	movs	r2, #36	@ 0x24
 8003594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0201 	bic.w	r2, r2, #1
 80035a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035c8:	f002 fa72 	bl	8005ab0 <HAL_RCC_GetPCLK1Freq>
 80035cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	4a81      	ldr	r2, [pc, #516]	@ (80037d8 <HAL_I2C_Init+0x274>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d807      	bhi.n	80035e8 <HAL_I2C_Init+0x84>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4a80      	ldr	r2, [pc, #512]	@ (80037dc <HAL_I2C_Init+0x278>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	bf94      	ite	ls
 80035e0:	2301      	movls	r3, #1
 80035e2:	2300      	movhi	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	e006      	b.n	80035f6 <HAL_I2C_Init+0x92>
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4a7d      	ldr	r2, [pc, #500]	@ (80037e0 <HAL_I2C_Init+0x27c>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	bf94      	ite	ls
 80035f0:	2301      	movls	r3, #1
 80035f2:	2300      	movhi	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d001      	beq.n	80035fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e0e7      	b.n	80037ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4a78      	ldr	r2, [pc, #480]	@ (80037e4 <HAL_I2C_Init+0x280>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	0c9b      	lsrs	r3, r3, #18
 8003608:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68ba      	ldr	r2, [r7, #8]
 800361a:	430a      	orrs	r2, r1
 800361c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	4a6a      	ldr	r2, [pc, #424]	@ (80037d8 <HAL_I2C_Init+0x274>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d802      	bhi.n	8003638 <HAL_I2C_Init+0xd4>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	3301      	adds	r3, #1
 8003636:	e009      	b.n	800364c <HAL_I2C_Init+0xe8>
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	4a69      	ldr	r2, [pc, #420]	@ (80037e8 <HAL_I2C_Init+0x284>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	099b      	lsrs	r3, r3, #6
 800364a:	3301      	adds	r3, #1
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	6812      	ldr	r2, [r2, #0]
 8003650:	430b      	orrs	r3, r1
 8003652:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800365e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	495c      	ldr	r1, [pc, #368]	@ (80037d8 <HAL_I2C_Init+0x274>)
 8003668:	428b      	cmp	r3, r1
 800366a:	d819      	bhi.n	80036a0 <HAL_I2C_Init+0x13c>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	1e59      	subs	r1, r3, #1
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	fbb1 f3f3 	udiv	r3, r1, r3
 800367a:	1c59      	adds	r1, r3, #1
 800367c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003680:	400b      	ands	r3, r1
 8003682:	2b00      	cmp	r3, #0
 8003684:	d00a      	beq.n	800369c <HAL_I2C_Init+0x138>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	1e59      	subs	r1, r3, #1
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	fbb1 f3f3 	udiv	r3, r1, r3
 8003694:	3301      	adds	r3, #1
 8003696:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369a:	e051      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 800369c:	2304      	movs	r3, #4
 800369e:	e04f      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d111      	bne.n	80036cc <HAL_I2C_Init+0x168>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e58      	subs	r0, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	460b      	mov	r3, r1
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	440b      	add	r3, r1
 80036b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ba:	3301      	adds	r3, #1
 80036bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	e012      	b.n	80036f2 <HAL_I2C_Init+0x18e>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	1e58      	subs	r0, r3, #1
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	440b      	add	r3, r1
 80036da:	0099      	lsls	r1, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e2:	3301      	adds	r3, #1
 80036e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	bf0c      	ite	eq
 80036ec:	2301      	moveq	r3, #1
 80036ee:	2300      	movne	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_I2C_Init+0x196>
 80036f6:	2301      	movs	r3, #1
 80036f8:	e022      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10e      	bne.n	8003720 <HAL_I2C_Init+0x1bc>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1e58      	subs	r0, r3, #1
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6859      	ldr	r1, [r3, #4]
 800370a:	460b      	mov	r3, r1
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	440b      	add	r3, r1
 8003710:	fbb0 f3f3 	udiv	r3, r0, r3
 8003714:	3301      	adds	r3, #1
 8003716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800371e:	e00f      	b.n	8003740 <HAL_I2C_Init+0x1dc>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003740:	6879      	ldr	r1, [r7, #4]
 8003742:	6809      	ldr	r1, [r1, #0]
 8003744:	4313      	orrs	r3, r2
 8003746:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	69da      	ldr	r2, [r3, #28]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a1b      	ldr	r3, [r3, #32]
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800376e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	6911      	ldr	r1, [r2, #16]
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	68d2      	ldr	r2, [r2, #12]
 800377a:	4311      	orrs	r1, r2
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	6812      	ldr	r2, [r2, #0]
 8003780:	430b      	orrs	r3, r1
 8003782:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695a      	ldr	r2, [r3, #20]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2220      	movs	r2, #32
 80037ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	000186a0 	.word	0x000186a0
 80037dc:	001e847f 	.word	0x001e847f
 80037e0:	003d08ff 	.word	0x003d08ff
 80037e4:	431bde83 	.word	0x431bde83
 80037e8:	10624dd3 	.word	0x10624dd3

080037ec <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e021      	b.n	8003842 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2224      	movs	r2, #36	@ 0x24
 8003802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0201 	bic.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7ff f842 	bl	80028a0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800385c:	2b80      	cmp	r3, #128	@ 0x80
 800385e:	d103      	bne.n	8003868 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2200      	movs	r2, #0
 8003866:	611a      	str	r2, [r3, #16]
  }
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003874:	b480      	push	{r7}
 8003876:	b087      	sub	sp, #28
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	607a      	str	r2, [r7, #4]
 800387e:	461a      	mov	r2, r3
 8003880:	460b      	mov	r3, r1
 8003882:	817b      	strh	r3, [r7, #10]
 8003884:	4613      	mov	r3, r2
 8003886:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b20      	cmp	r3, #32
 8003896:	f040 8081 	bne.w	800399c <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800389a:	4b44      	ldr	r3, [pc, #272]	@ (80039ac <HAL_I2C_Master_Transmit_IT+0x138>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	08db      	lsrs	r3, r3, #3
 80038a0:	4a43      	ldr	r2, [pc, #268]	@ (80039b0 <HAL_I2C_Master_Transmit_IT+0x13c>)
 80038a2:	fba2 2303 	umull	r2, r3, r2, r3
 80038a6:	0a1a      	lsrs	r2, r3, #8
 80038a8:	4613      	mov	r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	4413      	add	r3, r2
 80038ae:	009a      	lsls	r2, r3, #2
 80038b0:	4413      	add	r3, r2
 80038b2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80038ba:	697b      	ldr	r3, [r7, #20]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d112      	bne.n	80038e6 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2220      	movs	r2, #32
 80038ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	f043 0220 	orr.w	r2, r3, #32
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80038e2:	2302      	movs	r3, #2
 80038e4:	e05b      	b.n	800399e <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	699b      	ldr	r3, [r3, #24]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b02      	cmp	r3, #2
 80038f2:	d0df      	beq.n	80038b4 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d101      	bne.n	8003902 <HAL_I2C_Master_Transmit_IT+0x8e>
 80038fe:	2302      	movs	r3, #2
 8003900:	e04d      	b.n	800399e <HAL_I2C_Master_Transmit_IT+0x12a>
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b01      	cmp	r3, #1
 8003916:	d007      	beq.n	8003928 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f042 0201 	orr.w	r2, r2, #1
 8003926:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003936:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2221      	movs	r2, #33	@ 0x21
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2210      	movs	r2, #16
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	893a      	ldrh	r2, [r7, #8]
 8003958:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800395e:	b29a      	uxth	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	4a13      	ldr	r2, [pc, #76]	@ (80039b4 <HAL_I2C_Master_Transmit_IT+0x140>)
 8003968:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800396a:	897a      	ldrh	r2, [r7, #10]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685a      	ldr	r2, [r3, #4]
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003986:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003996:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003998:	2300      	movs	r3, #0
 800399a:	e000      	b.n	800399e <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800399c:	2302      	movs	r3, #2
  }
}
 800399e:	4618      	mov	r0, r3
 80039a0:	371c      	adds	r7, #28
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	20000010 	.word	0x20000010
 80039b0:	14f8b589 	.word	0x14f8b589
 80039b4:	ffff0000 	.word	0xffff0000

080039b8 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	60f8      	str	r0, [r7, #12]
 80039c0:	607a      	str	r2, [r7, #4]
 80039c2:	461a      	mov	r2, r3
 80039c4:	460b      	mov	r3, r1
 80039c6:	817b      	strh	r3, [r7, #10]
 80039c8:	4613      	mov	r3, r2
 80039ca:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	2b20      	cmp	r3, #32
 80039da:	f040 8089 	bne.w	8003af0 <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80039de:	4b48      	ldr	r3, [pc, #288]	@ (8003b00 <HAL_I2C_Master_Receive_IT+0x148>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	08db      	lsrs	r3, r3, #3
 80039e4:	4a47      	ldr	r2, [pc, #284]	@ (8003b04 <HAL_I2C_Master_Receive_IT+0x14c>)
 80039e6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ea:	0a1a      	lsrs	r2, r3, #8
 80039ec:	4613      	mov	r3, r2
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4413      	add	r3, r2
 80039f2:	009a      	lsls	r2, r3, #2
 80039f4:	4413      	add	r3, r2
 80039f6:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	3b01      	subs	r3, #1
 80039fc:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d112      	bne.n	8003a2a <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2220      	movs	r2, #32
 8003a0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1e:	f043 0220 	orr.w	r2, r3, #32
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
 8003a28:	e063      	b.n	8003af2 <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d0df      	beq.n	80039f8 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d101      	bne.n	8003a46 <HAL_I2C_Master_Receive_IT+0x8e>
 8003a42:	2302      	movs	r3, #2
 8003a44:	e055      	b.n	8003af2 <HAL_I2C_Master_Receive_IT+0x13a>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d007      	beq.n	8003a6c <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f042 0201 	orr.w	r2, r2, #1
 8003a6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2222      	movs	r2, #34	@ 0x22
 8003a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2210      	movs	r2, #16
 8003a88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	893a      	ldrh	r2, [r7, #8]
 8003a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aa2:	b29a      	uxth	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	4a17      	ldr	r2, [pc, #92]	@ (8003b08 <HAL_I2C_Master_Receive_IT+0x150>)
 8003aac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003aae:	897a      	ldrh	r2, [r7, #10]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003aca:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ada:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003aea:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003aec:	2300      	movs	r3, #0
 8003aee:	e000      	b.n	8003af2 <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8003af0:	2302      	movs	r3, #2
  }
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	371c      	adds	r7, #28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr
 8003afe:	bf00      	nop
 8003b00:	20000010 	.word	0x20000010
 8003b04:	14f8b589 	.word	0x14f8b589
 8003b08:	ffff0000 	.word	0xffff0000

08003b0c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08a      	sub	sp, #40	@ 0x28
 8003b10:	af02      	add	r7, sp, #8
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	607a      	str	r2, [r7, #4]
 8003b16:	603b      	str	r3, [r7, #0]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003b1c:	f7ff f890 	bl	8002c40 <HAL_GetTick>
 8003b20:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b20      	cmp	r3, #32
 8003b30:	f040 8111 	bne.w	8003d56 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	2319      	movs	r3, #25
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	4988      	ldr	r1, [pc, #544]	@ (8003d60 <HAL_I2C_IsDeviceReady+0x254>)
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f001 fdac 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e104      	b.n	8003d58 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_I2C_IsDeviceReady+0x50>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e0fd      	b.n	8003d58 <HAL_I2C_IsDeviceReady+0x24c>
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d007      	beq.n	8003b82 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f042 0201 	orr.w	r2, r2, #1
 8003b80:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b90:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2224      	movs	r2, #36	@ 0x24
 8003b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4a70      	ldr	r2, [pc, #448]	@ (8003d64 <HAL_I2C_IsDeviceReady+0x258>)
 8003ba4:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bb4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f001 fd6a 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00d      	beq.n	8003bea <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bdc:	d103      	bne.n	8003be6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003be4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e0b6      	b.n	8003d58 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bea:	897b      	ldrh	r3, [r7, #10]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	461a      	mov	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003bf8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003bfa:	f7ff f821 	bl	8002c40 <HAL_GetTick>
 8003bfe:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	bf0c      	ite	eq
 8003c0e:	2301      	moveq	r3, #1
 8003c10:	2300      	movne	r3, #0
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c24:	bf0c      	ite	eq
 8003c26:	2301      	moveq	r3, #1
 8003c28:	2300      	movne	r3, #0
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003c2e:	e025      	b.n	8003c7c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003c30:	f7ff f806 	bl	8002c40 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d302      	bcc.n	8003c46 <HAL_I2C_IsDeviceReady+0x13a>
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d103      	bne.n	8003c4e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	22a0      	movs	r2, #160	@ 0xa0
 8003c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	695b      	ldr	r3, [r3, #20]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	bf0c      	ite	eq
 8003c5c:	2301      	moveq	r3, #1
 8003c5e:	2300      	movne	r3, #0
 8003c60:	b2db      	uxtb	r3, r3
 8003c62:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c72:	bf0c      	ite	eq
 8003c74:	2301      	moveq	r3, #1
 8003c76:	2300      	movne	r3, #0
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c86:	d005      	beq.n	8003c94 <HAL_I2C_IsDeviceReady+0x188>
 8003c88:	7dfb      	ldrb	r3, [r7, #23]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d102      	bne.n	8003c94 <HAL_I2C_IsDeviceReady+0x188>
 8003c8e:	7dbb      	ldrb	r3, [r7, #22]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d0cd      	beq.n	8003c30 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d129      	bne.n	8003cfe <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cb8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cba:	2300      	movs	r3, #0
 8003cbc:	613b      	str	r3, [r7, #16]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	613b      	str	r3, [r7, #16]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	613b      	str	r3, [r7, #16]
 8003cce:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	2319      	movs	r3, #25
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	4921      	ldr	r1, [pc, #132]	@ (8003d60 <HAL_I2C_IsDeviceReady+0x254>)
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f001 fcde 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e036      	b.n	8003d58 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	e02c      	b.n	8003d58 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d0c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d16:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	2319      	movs	r3, #25
 8003d1e:	2201      	movs	r2, #1
 8003d20:	490f      	ldr	r1, [pc, #60]	@ (8003d60 <HAL_I2C_IsDeviceReady+0x254>)
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f001 fcba 	bl	800569c <I2C_WaitOnFlagUntilTimeout>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e012      	b.n	8003d58 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	3301      	adds	r3, #1
 8003d36:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	f4ff af32 	bcc.w	8003ba6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2220      	movs	r2, #32
 8003d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e000      	b.n	8003d58 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003d56:	2302      	movs	r3, #2
  }
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3720      	adds	r7, #32
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	00100002 	.word	0x00100002
 8003d64:	ffff0000 	.word	0xffff0000

08003d68 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d80:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d88:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d90:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b10      	cmp	r3, #16
 8003d96:	d003      	beq.n	8003da0 <HAL_I2C_EV_IRQHandler+0x38>
 8003d98:	7bfb      	ldrb	r3, [r7, #15]
 8003d9a:	2b40      	cmp	r3, #64	@ 0x40
 8003d9c:	f040 80c1 	bne.w	8003f22 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d10d      	bne.n	8003dd6 <HAL_I2C_EV_IRQHandler+0x6e>
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003dc0:	d003      	beq.n	8003dca <HAL_I2C_EV_IRQHandler+0x62>
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003dc8:	d101      	bne.n	8003dce <HAL_I2C_EV_IRQHandler+0x66>
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <HAL_I2C_EV_IRQHandler+0x68>
 8003dce:	2300      	movs	r3, #0
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	f000 8132 	beq.w	800403a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d00c      	beq.n	8003dfa <HAL_I2C_EV_IRQHandler+0x92>
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	0a5b      	lsrs	r3, r3, #9
 8003de4:	f003 0301 	and.w	r3, r3, #1
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d006      	beq.n	8003dfa <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f001 fd01 	bl	80057f4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 fd8b 	bl	800490e <I2C_Master_SB>
 8003df8:	e092      	b.n	8003f20 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	08db      	lsrs	r3, r3, #3
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d009      	beq.n	8003e1a <HAL_I2C_EV_IRQHandler+0xb2>
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	0a5b      	lsrs	r3, r3, #9
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fe01 	bl	8004a1a <I2C_Master_ADD10>
 8003e18:	e082      	b.n	8003f20 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	085b      	lsrs	r3, r3, #1
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d009      	beq.n	8003e3a <HAL_I2C_EV_IRQHandler+0xd2>
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	0a5b      	lsrs	r3, r3, #9
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d003      	beq.n	8003e3a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f000 fe1b 	bl	8004a6e <I2C_Master_ADDR>
 8003e38:	e072      	b.n	8003f20 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	089b      	lsrs	r3, r3, #2
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d03b      	beq.n	8003ebe <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e54:	f000 80f3 	beq.w	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	09db      	lsrs	r3, r3, #7
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00f      	beq.n	8003e84 <HAL_I2C_EV_IRQHandler+0x11c>
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	0a9b      	lsrs	r3, r3, #10
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d009      	beq.n	8003e84 <HAL_I2C_EV_IRQHandler+0x11c>
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	089b      	lsrs	r3, r3, #2
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d103      	bne.n	8003e84 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 f9e3 	bl	8004248 <I2C_MasterTransmit_TXE>
 8003e82:	e04d      	b.n	8003f20 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	089b      	lsrs	r3, r3, #2
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	f000 80d6 	beq.w	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	0a5b      	lsrs	r3, r3, #9
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	f000 80cf 	beq.w	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003ea0:	7bbb      	ldrb	r3, [r7, #14]
 8003ea2:	2b21      	cmp	r3, #33	@ 0x21
 8003ea4:	d103      	bne.n	8003eae <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 fa6a 	bl	8004380 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003eac:	e0c7      	b.n	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003eae:	7bfb      	ldrb	r3, [r7, #15]
 8003eb0:	2b40      	cmp	r3, #64	@ 0x40
 8003eb2:	f040 80c4 	bne.w	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 fad8 	bl	800446c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ebc:	e0bf      	b.n	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ec8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ecc:	f000 80b7 	beq.w	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	099b      	lsrs	r3, r3, #6
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00f      	beq.n	8003efc <HAL_I2C_EV_IRQHandler+0x194>
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	0a9b      	lsrs	r3, r3, #10
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d009      	beq.n	8003efc <HAL_I2C_EV_IRQHandler+0x194>
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	089b      	lsrs	r3, r3, #2
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d103      	bne.n	8003efc <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 fb51 	bl	800459c <I2C_MasterReceive_RXNE>
 8003efa:	e011      	b.n	8003f20 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	089b      	lsrs	r3, r3, #2
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 809a 	beq.w	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	0a5b      	lsrs	r3, r3, #9
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 8093 	beq.w	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fc07 	bl	800472c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f1e:	e08e      	b.n	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003f20:	e08d      	b.n	800403e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d004      	beq.n	8003f34 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	61fb      	str	r3, [r7, #28]
 8003f32:	e007      	b.n	8003f44 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	085b      	lsrs	r3, r3, #1
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d012      	beq.n	8003f76 <HAL_I2C_EV_IRQHandler+0x20e>
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	0a5b      	lsrs	r3, r3, #9
 8003f54:	f003 0301 	and.w	r3, r3, #1
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00c      	beq.n	8003f76 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003f6c:	69b9      	ldr	r1, [r7, #24]
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 ffcc 	bl	8004f0c <I2C_Slave_ADDR>
 8003f74:	e066      	b.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	091b      	lsrs	r3, r3, #4
 8003f7a:	f003 0301 	and.w	r3, r3, #1
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d009      	beq.n	8003f96 <HAL_I2C_EV_IRQHandler+0x22e>
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	0a5b      	lsrs	r3, r3, #9
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f001 f806 	bl	8004fa0 <I2C_Slave_STOPF>
 8003f94:	e056      	b.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f96:	7bbb      	ldrb	r3, [r7, #14]
 8003f98:	2b21      	cmp	r3, #33	@ 0x21
 8003f9a:	d002      	beq.n	8003fa2 <HAL_I2C_EV_IRQHandler+0x23a>
 8003f9c:	7bbb      	ldrb	r3, [r7, #14]
 8003f9e:	2b29      	cmp	r3, #41	@ 0x29
 8003fa0:	d125      	bne.n	8003fee <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	09db      	lsrs	r3, r3, #7
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00f      	beq.n	8003fce <HAL_I2C_EV_IRQHandler+0x266>
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	0a9b      	lsrs	r3, r3, #10
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d009      	beq.n	8003fce <HAL_I2C_EV_IRQHandler+0x266>
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	089b      	lsrs	r3, r3, #2
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d103      	bne.n	8003fce <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 fee2 	bl	8004d90 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fcc:	e039      	b.n	8004042 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	089b      	lsrs	r3, r3, #2
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d033      	beq.n	8004042 <HAL_I2C_EV_IRQHandler+0x2da>
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	0a5b      	lsrs	r3, r3, #9
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d02d      	beq.n	8004042 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 ff0f 	bl	8004e0a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fec:	e029      	b.n	8004042 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	099b      	lsrs	r3, r3, #6
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d00f      	beq.n	800401a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	0a9b      	lsrs	r3, r3, #10
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d009      	beq.n	800401a <HAL_I2C_EV_IRQHandler+0x2b2>
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	089b      	lsrs	r3, r3, #2
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	d103      	bne.n	800401a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 ff1a 	bl	8004e4c <I2C_SlaveReceive_RXNE>
 8004018:	e014      	b.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	089b      	lsrs	r3, r3, #2
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00e      	beq.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	0a5b      	lsrs	r3, r3, #9
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d008      	beq.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 ff48 	bl	8004ec8 <I2C_SlaveReceive_BTF>
 8004038:	e004      	b.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800403a:	bf00      	nop
 800403c:	e002      	b.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800403e:	bf00      	nop
 8004040:	e000      	b.n	8004044 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004042:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004044:	3720      	adds	r7, #32
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b08a      	sub	sp, #40	@ 0x28
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	695b      	ldr	r3, [r3, #20]
 8004058:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004062:	2300      	movs	r3, #0
 8004064:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800406c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800406e:	6a3b      	ldr	r3, [r7, #32]
 8004070:	0a1b      	lsrs	r3, r3, #8
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00e      	beq.n	8004098 <HAL_I2C_ER_IRQHandler+0x4e>
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	0a1b      	lsrs	r3, r3, #8
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d008      	beq.n	8004098 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004096:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004098:	6a3b      	ldr	r3, [r7, #32]
 800409a:	0a5b      	lsrs	r3, r3, #9
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00e      	beq.n	80040c2 <HAL_I2C_ER_IRQHandler+0x78>
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	0a1b      	lsrs	r3, r3, #8
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d008      	beq.n	80040c2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	f043 0302 	orr.w	r3, r3, #2
 80040b6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80040c0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	0a9b      	lsrs	r3, r3, #10
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d03f      	beq.n	800414e <HAL_I2C_ER_IRQHandler+0x104>
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	0a1b      	lsrs	r3, r3, #8
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d039      	beq.n	800414e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80040da:	7efb      	ldrb	r3, [r7, #27]
 80040dc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ec:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80040f4:	7ebb      	ldrb	r3, [r7, #26]
 80040f6:	2b20      	cmp	r3, #32
 80040f8:	d112      	bne.n	8004120 <HAL_I2C_ER_IRQHandler+0xd6>
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10f      	bne.n	8004120 <HAL_I2C_ER_IRQHandler+0xd6>
 8004100:	7cfb      	ldrb	r3, [r7, #19]
 8004102:	2b21      	cmp	r3, #33	@ 0x21
 8004104:	d008      	beq.n	8004118 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004106:	7cfb      	ldrb	r3, [r7, #19]
 8004108:	2b29      	cmp	r3, #41	@ 0x29
 800410a:	d005      	beq.n	8004118 <HAL_I2C_ER_IRQHandler+0xce>
 800410c:	7cfb      	ldrb	r3, [r7, #19]
 800410e:	2b28      	cmp	r3, #40	@ 0x28
 8004110:	d106      	bne.n	8004120 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b21      	cmp	r3, #33	@ 0x21
 8004116:	d103      	bne.n	8004120 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f001 f871 	bl	8005200 <I2C_Slave_AF>
 800411e:	e016      	b.n	800414e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004128:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	f043 0304 	orr.w	r3, r3, #4
 8004130:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004132:	7efb      	ldrb	r3, [r7, #27]
 8004134:	2b10      	cmp	r3, #16
 8004136:	d002      	beq.n	800413e <HAL_I2C_ER_IRQHandler+0xf4>
 8004138:	7efb      	ldrb	r3, [r7, #27]
 800413a:	2b40      	cmp	r3, #64	@ 0x40
 800413c:	d107      	bne.n	800414e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800414c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800414e:	6a3b      	ldr	r3, [r7, #32]
 8004150:	0adb      	lsrs	r3, r3, #11
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00e      	beq.n	8004178 <HAL_I2C_ER_IRQHandler+0x12e>
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	0a1b      	lsrs	r3, r3, #8
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d008      	beq.n	8004178 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	f043 0308 	orr.w	r3, r3, #8
 800416c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004176:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	2b00      	cmp	r3, #0
 800417c:	d008      	beq.n	8004190 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	431a      	orrs	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f001 f8ac 	bl	80052e8 <I2C_ITError>
  }
}
 8004190:	bf00      	nop
 8004192:	3728      	adds	r7, #40	@ 0x28
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80041b4:	bf00      	nop
 80041b6:	370c      	adds	r7, #12
 80041b8:	46bd      	mov	sp, r7
 80041ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041be:	4770      	bx	lr

080041c0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	460b      	mov	r3, r1
 80041ca:	70fb      	strb	r3, [r7, #3]
 80041cc:	4613      	mov	r3, r2
 80041ce:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80041d0:	bf00      	nop
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80041f8:	bf00      	nop
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800423a:	b2db      	uxtb	r3, r3
}
 800423c:	4618      	mov	r0, r3
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004256:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800425e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004264:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800426a:	2b00      	cmp	r3, #0
 800426c:	d150      	bne.n	8004310 <I2C_MasterTransmit_TXE+0xc8>
 800426e:	7bfb      	ldrb	r3, [r7, #15]
 8004270:	2b21      	cmp	r3, #33	@ 0x21
 8004272:	d14d      	bne.n	8004310 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b08      	cmp	r3, #8
 8004278:	d01d      	beq.n	80042b6 <I2C_MasterTransmit_TXE+0x6e>
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	2b20      	cmp	r3, #32
 800427e:	d01a      	beq.n	80042b6 <I2C_MasterTransmit_TXE+0x6e>
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004286:	d016      	beq.n	80042b6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004296:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2211      	movs	r2, #17
 800429c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2220      	movs	r2, #32
 80042aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fe f9ce 	bl	8002650 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80042b4:	e060      	b.n	8004378 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042c4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042d4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	2b40      	cmp	r3, #64	@ 0x40
 80042ee:	d107      	bne.n	8004300 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f7ff ff79 	bl	80041f0 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80042fe:	e03b      	b.n	8004378 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f7fe f9a1 	bl	8002650 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800430e:	e033      	b.n	8004378 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004310:	7bfb      	ldrb	r3, [r7, #15]
 8004312:	2b21      	cmp	r3, #33	@ 0x21
 8004314:	d005      	beq.n	8004322 <I2C_MasterTransmit_TXE+0xda>
 8004316:	7bbb      	ldrb	r3, [r7, #14]
 8004318:	2b40      	cmp	r3, #64	@ 0x40
 800431a:	d12d      	bne.n	8004378 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800431c:	7bfb      	ldrb	r3, [r7, #15]
 800431e:	2b22      	cmp	r3, #34	@ 0x22
 8004320:	d12a      	bne.n	8004378 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004326:	b29b      	uxth	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d108      	bne.n	800433e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800433a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800433c:	e01c      	b.n	8004378 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b40      	cmp	r3, #64	@ 0x40
 8004348:	d103      	bne.n	8004352 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f88e 	bl	800446c <I2C_MemoryTransmit_TXE_BTF>
}
 8004350:	e012      	b.n	8004378 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004356:	781a      	ldrb	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004362:	1c5a      	adds	r2, r3, #1
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800436c:	b29b      	uxth	r3, r3
 800436e:	3b01      	subs	r3, #1
 8004370:	b29a      	uxth	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004376:	e7ff      	b.n	8004378 <I2C_MasterTransmit_TXE+0x130>
 8004378:	bf00      	nop
 800437a:	3710      	adds	r7, #16
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b21      	cmp	r3, #33	@ 0x21
 8004398:	d164      	bne.n	8004464 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439e:	b29b      	uxth	r3, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d012      	beq.n	80043ca <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	781a      	ldrb	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043be:	b29b      	uxth	r3, r3
 80043c0:	3b01      	subs	r3, #1
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80043c8:	e04c      	b.n	8004464 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d01d      	beq.n	800440c <I2C_MasterTransmit_BTF+0x8c>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2b20      	cmp	r3, #32
 80043d4:	d01a      	beq.n	800440c <I2C_MasterTransmit_BTF+0x8c>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043dc:	d016      	beq.n	800440c <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	685a      	ldr	r2, [r3, #4]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043ec:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2211      	movs	r2, #17
 80043f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2220      	movs	r2, #32
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f7fe f923 	bl	8002650 <HAL_I2C_MasterTxCpltCallback>
}
 800440a:	e02b      	b.n	8004464 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	685a      	ldr	r2, [r3, #4]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800441a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800442a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2220      	movs	r2, #32
 8004436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b40      	cmp	r3, #64	@ 0x40
 8004444:	d107      	bne.n	8004456 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7ff fece 	bl	80041f0 <HAL_I2C_MemTxCpltCallback>
}
 8004454:	e006      	b.n	8004464 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fe f8f6 	bl	8002650 <HAL_I2C_MasterTxCpltCallback>
}
 8004464:	bf00      	nop
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800447a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004480:	2b00      	cmp	r3, #0
 8004482:	d11d      	bne.n	80044c0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004488:	2b01      	cmp	r3, #1
 800448a:	d10b      	bne.n	80044a4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004490:	b2da      	uxtb	r2, r3
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800449c:	1c9a      	adds	r2, r3, #2
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80044a2:	e077      	b.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	121b      	asrs	r3, r3, #8
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80044be:	e069      	b.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d10b      	bne.n	80044e0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044cc:	b2da      	uxtb	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044d8:	1c5a      	adds	r2, r3, #1
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80044de:	e059      	b.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d152      	bne.n	800458e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80044e8:	7bfb      	ldrb	r3, [r7, #15]
 80044ea:	2b22      	cmp	r3, #34	@ 0x22
 80044ec:	d10d      	bne.n	800450a <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044fc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004502:	1c5a      	adds	r2, r3, #1
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004508:	e044      	b.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800450e:	b29b      	uxth	r3, r3
 8004510:	2b00      	cmp	r3, #0
 8004512:	d015      	beq.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004514:	7bfb      	ldrb	r3, [r7, #15]
 8004516:	2b21      	cmp	r3, #33	@ 0x21
 8004518:	d112      	bne.n	8004540 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451e:	781a      	ldrb	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452a:	1c5a      	adds	r2, r3, #1
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004534:	b29b      	uxth	r3, r3
 8004536:	3b01      	subs	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800453e:	e029      	b.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004544:	b29b      	uxth	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d124      	bne.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	2b21      	cmp	r3, #33	@ 0x21
 800454e:	d121      	bne.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685a      	ldr	r2, [r3, #4]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800455e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800456e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2220      	movs	r2, #32
 800457a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f7ff fe32 	bl	80041f0 <HAL_I2C_MemTxCpltCallback>
}
 800458c:	e002      	b.n	8004594 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7ff f95b 	bl	800384a <I2C_Flush_DR>
}
 8004594:	bf00      	nop
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b22      	cmp	r3, #34	@ 0x22
 80045ae:	f040 80b9 	bne.w	8004724 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045bc:	b29b      	uxth	r3, r3
 80045be:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	d921      	bls.n	800460a <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691a      	ldr	r2, [r3, #16]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	2b03      	cmp	r3, #3
 80045f4:	f040 8096 	bne.w	8004724 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004606:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004608:	e08c      	b.n	8004724 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460e:	2b02      	cmp	r3, #2
 8004610:	d07f      	beq.n	8004712 <I2C_MasterReceive_RXNE+0x176>
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d002      	beq.n	800461e <I2C_MasterReceive_RXNE+0x82>
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d179      	bne.n	8004712 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f001 f8b6 	bl	8005790 <I2C_WaitOnSTOPRequestThroughIT>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d14c      	bne.n	80046c4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004638:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004648:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	691a      	ldr	r2, [r3, #16]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004654:	b2d2      	uxtb	r2, r2
 8004656:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465c:	1c5a      	adds	r2, r3, #1
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004666:	b29b      	uxth	r3, r3
 8004668:	3b01      	subs	r3, #1
 800466a:	b29a      	uxth	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2220      	movs	r2, #32
 8004674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b40      	cmp	r3, #64	@ 0x40
 8004682:	d10a      	bne.n	800469a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff fdb6 	bl	8004204 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004698:	e044      	b.n	8004724 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d002      	beq.n	80046ae <I2C_MasterReceive_RXNE+0x112>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2b20      	cmp	r3, #32
 80046ac:	d103      	bne.n	80046b6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	631a      	str	r2, [r3, #48]	@ 0x30
 80046b4:	e002      	b.n	80046bc <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2212      	movs	r2, #18
 80046ba:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f7fd ffdd 	bl	800267c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80046c2:	e02f      	b.n	8004724 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046d2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691a      	ldr	r2, [r3, #16]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f7fe f828 	bl	8002760 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004710:	e008      	b.n	8004724 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685a      	ldr	r2, [r3, #4]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004720:	605a      	str	r2, [r3, #4]
}
 8004722:	e7ff      	b.n	8004724 <I2C_MasterReceive_RXNE+0x188>
 8004724:	bf00      	nop
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004738:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b04      	cmp	r3, #4
 8004742:	d11b      	bne.n	800477c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685a      	ldr	r2, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004752:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	691a      	ldr	r2, [r3, #16]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004766:	1c5a      	adds	r2, r3, #1
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004770:	b29b      	uxth	r3, r3
 8004772:	3b01      	subs	r3, #1
 8004774:	b29a      	uxth	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800477a:	e0c4      	b.n	8004906 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004780:	b29b      	uxth	r3, r3
 8004782:	2b03      	cmp	r3, #3
 8004784:	d129      	bne.n	80047da <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004794:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2b04      	cmp	r3, #4
 800479a:	d00a      	beq.n	80047b2 <I2C_MasterReceive_BTF+0x86>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d007      	beq.n	80047b2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047b0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	691a      	ldr	r2, [r3, #16]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047bc:	b2d2      	uxtb	r2, r2
 80047be:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c4:	1c5a      	adds	r2, r3, #1
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	3b01      	subs	r3, #1
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80047d8:	e095      	b.n	8004906 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047de:	b29b      	uxth	r3, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d17d      	bne.n	80048e0 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d002      	beq.n	80047f0 <I2C_MasterReceive_BTF+0xc4>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2b10      	cmp	r3, #16
 80047ee:	d108      	bne.n	8004802 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047fe:	601a      	str	r2, [r3, #0]
 8004800:	e016      	b.n	8004830 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2b04      	cmp	r3, #4
 8004806:	d002      	beq.n	800480e <I2C_MasterReceive_BTF+0xe2>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2b02      	cmp	r3, #2
 800480c:	d108      	bne.n	8004820 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	e007      	b.n	8004830 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800482e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	691a      	ldr	r2, [r3, #16]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484c:	b29b      	uxth	r3, r3
 800484e:	3b01      	subs	r3, #1
 8004850:	b29a      	uxth	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	691a      	ldr	r2, [r3, #16]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	b2d2      	uxtb	r2, r2
 8004862:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004872:	b29b      	uxth	r3, r3
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800488a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b40      	cmp	r3, #64	@ 0x40
 800489e:	d10a      	bne.n	80048b6 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f7ff fca8 	bl	8004204 <HAL_I2C_MemRxCpltCallback>
}
 80048b4:	e027      	b.n	8004906 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2b08      	cmp	r3, #8
 80048c2:	d002      	beq.n	80048ca <I2C_MasterReceive_BTF+0x19e>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2b20      	cmp	r3, #32
 80048c8:	d103      	bne.n	80048d2 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80048d0:	e002      	b.n	80048d8 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2212      	movs	r2, #18
 80048d6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7fd fecf 	bl	800267c <HAL_I2C_MasterRxCpltCallback>
}
 80048de:	e012      	b.n	8004906 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004906:	bf00      	nop
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b40      	cmp	r3, #64	@ 0x40
 8004920:	d117      	bne.n	8004952 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004926:	2b00      	cmp	r3, #0
 8004928:	d109      	bne.n	800493e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800492e:	b2db      	uxtb	r3, r3
 8004930:	461a      	mov	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800493a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800493c:	e067      	b.n	8004a0e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004942:	b2db      	uxtb	r3, r3
 8004944:	f043 0301 	orr.w	r3, r3, #1
 8004948:	b2da      	uxtb	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	611a      	str	r2, [r3, #16]
}
 8004950:	e05d      	b.n	8004a0e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800495a:	d133      	bne.n	80049c4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b21      	cmp	r3, #33	@ 0x21
 8004966:	d109      	bne.n	800497c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496c:	b2db      	uxtb	r3, r3
 800496e:	461a      	mov	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004978:	611a      	str	r2, [r3, #16]
 800497a:	e008      	b.n	800498e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004980:	b2db      	uxtb	r3, r3
 8004982:	f043 0301 	orr.w	r3, r3, #1
 8004986:	b2da      	uxtb	r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004992:	2b00      	cmp	r3, #0
 8004994:	d004      	beq.n	80049a0 <I2C_Master_SB+0x92>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800499a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800499c:	2b00      	cmp	r3, #0
 800499e:	d108      	bne.n	80049b2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d032      	beq.n	8004a0e <I2C_Master_SB+0x100>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d02d      	beq.n	8004a0e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	685a      	ldr	r2, [r3, #4]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049c0:	605a      	str	r2, [r3, #4]
}
 80049c2:	e024      	b.n	8004a0e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10e      	bne.n	80049ea <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	11db      	asrs	r3, r3, #7
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	f003 0306 	and.w	r3, r3, #6
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	f063 030f 	orn	r3, r3, #15
 80049e0:	b2da      	uxtb	r2, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	611a      	str	r2, [r3, #16]
}
 80049e8:	e011      	b.n	8004a0e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d10d      	bne.n	8004a0e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	11db      	asrs	r3, r3, #7
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	f003 0306 	and.w	r3, r3, #6
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	f063 030e 	orn	r3, r3, #14
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	611a      	str	r2, [r3, #16]
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b083      	sub	sp, #12
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d004      	beq.n	8004a40 <I2C_Master_ADD10+0x26>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d108      	bne.n	8004a52 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00c      	beq.n	8004a62 <I2C_Master_ADD10+0x48>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d007      	beq.n	8004a62 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a60:	605a      	str	r2, [r3, #4]
  }
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b091      	sub	sp, #68	@ 0x44
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a7c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a84:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	2b22      	cmp	r3, #34	@ 0x22
 8004a96:	f040 8169 	bne.w	8004d6c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10f      	bne.n	8004ac2 <I2C_Master_ADDR+0x54>
 8004aa2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004aa6:	2b40      	cmp	r3, #64	@ 0x40
 8004aa8:	d10b      	bne.n	8004ac2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aaa:	2300      	movs	r3, #0
 8004aac:	633b      	str	r3, [r7, #48]	@ 0x30
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	633b      	str	r3, [r7, #48]	@ 0x30
 8004abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac0:	e160      	b.n	8004d84 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d11d      	bne.n	8004b06 <I2C_Master_ADDR+0x98>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004ad2:	d118      	bne.n	8004b06 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004af8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004afe:	1c5a      	adds	r2, r3, #1
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b04:	e13e      	b.n	8004d84 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d113      	bne.n	8004b38 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b10:	2300      	movs	r3, #0
 8004b12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	e115      	b.n	8004d64 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	f040 808a 	bne.w	8004c58 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004b44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b46:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b4a:	d137      	bne.n	8004bbc <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b5a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b6a:	d113      	bne.n	8004b94 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b7a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b92:	e0e7      	b.n	8004d64 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b94:	2300      	movs	r3, #0
 8004b96:	623b      	str	r3, [r7, #32]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	623b      	str	r3, [r7, #32]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	699b      	ldr	r3, [r3, #24]
 8004ba6:	623b      	str	r3, [r7, #32]
 8004ba8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bb8:	601a      	str	r2, [r3, #0]
 8004bba:	e0d3      	b.n	8004d64 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bbe:	2b08      	cmp	r3, #8
 8004bc0:	d02e      	beq.n	8004c20 <I2C_Master_ADDR+0x1b2>
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bc4:	2b20      	cmp	r3, #32
 8004bc6:	d02b      	beq.n	8004c20 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004bc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bca:	2b12      	cmp	r3, #18
 8004bcc:	d102      	bne.n	8004bd4 <I2C_Master_ADDR+0x166>
 8004bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d125      	bne.n	8004c20 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	d00e      	beq.n	8004bf8 <I2C_Master_ADDR+0x18a>
 8004bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d00b      	beq.n	8004bf8 <I2C_Master_ADDR+0x18a>
 8004be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004be2:	2b10      	cmp	r3, #16
 8004be4:	d008      	beq.n	8004bf8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bf4:	601a      	str	r2, [r3, #0]
 8004bf6:	e007      	b.n	8004c08 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c06:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c08:	2300      	movs	r3, #0
 8004c0a:	61fb      	str	r3, [r7, #28]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	61fb      	str	r3, [r7, #28]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	699b      	ldr	r3, [r3, #24]
 8004c1a:	61fb      	str	r3, [r7, #28]
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	e0a1      	b.n	8004d64 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c2e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c30:	2300      	movs	r3, #0
 8004c32:	61bb      	str	r3, [r7, #24]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	61bb      	str	r3, [r7, #24]
 8004c44:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c54:	601a      	str	r2, [r3, #0]
 8004c56:	e085      	b.n	8004d64 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d14d      	bne.n	8004cfe <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c64:	2b04      	cmp	r3, #4
 8004c66:	d016      	beq.n	8004c96 <I2C_Master_ADDR+0x228>
 8004c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d013      	beq.n	8004c96 <I2C_Master_ADDR+0x228>
 8004c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c70:	2b10      	cmp	r3, #16
 8004c72:	d010      	beq.n	8004c96 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c82:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c92:	601a      	str	r2, [r3, #0]
 8004c94:	e007      	b.n	8004ca6 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ca4:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cb4:	d117      	bne.n	8004ce6 <I2C_Master_ADDR+0x278>
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cb8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004cbc:	d00b      	beq.n	8004cd6 <I2C_Master_ADDR+0x268>
 8004cbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d008      	beq.n	8004cd6 <I2C_Master_ADDR+0x268>
 8004cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cc6:	2b08      	cmp	r3, #8
 8004cc8:	d005      	beq.n	8004cd6 <I2C_Master_ADDR+0x268>
 8004cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ccc:	2b10      	cmp	r3, #16
 8004cce:	d002      	beq.n	8004cd6 <I2C_Master_ADDR+0x268>
 8004cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd2:	2b20      	cmp	r3, #32
 8004cd4:	d107      	bne.n	8004ce6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	685a      	ldr	r2, [r3, #4]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ce4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	617b      	str	r3, [r7, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	699b      	ldr	r3, [r3, #24]
 8004cf8:	617b      	str	r3, [r7, #20]
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	e032      	b.n	8004d64 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d0c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d1c:	d117      	bne.n	8004d4e <I2C_Master_ADDR+0x2e0>
 8004d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d20:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d24:	d00b      	beq.n	8004d3e <I2C_Master_ADDR+0x2d0>
 8004d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d008      	beq.n	8004d3e <I2C_Master_ADDR+0x2d0>
 8004d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d2e:	2b08      	cmp	r3, #8
 8004d30:	d005      	beq.n	8004d3e <I2C_Master_ADDR+0x2d0>
 8004d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d34:	2b10      	cmp	r3, #16
 8004d36:	d002      	beq.n	8004d3e <I2C_Master_ADDR+0x2d0>
 8004d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d3a:	2b20      	cmp	r3, #32
 8004d3c:	d107      	bne.n	8004d4e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	685a      	ldr	r2, [r3, #4]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d4c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d4e:	2300      	movs	r3, #0
 8004d50:	613b      	str	r3, [r7, #16]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	613b      	str	r3, [r7, #16]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	613b      	str	r3, [r7, #16]
 8004d62:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004d6a:	e00b      	b.n	8004d84 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	60fb      	str	r3, [r7, #12]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	60fb      	str	r3, [r7, #12]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	60fb      	str	r3, [r7, #12]
 8004d80:	68fb      	ldr	r3, [r7, #12]
}
 8004d82:	e7ff      	b.n	8004d84 <I2C_Master_ADDR+0x316>
 8004d84:	bf00      	nop
 8004d86:	3744      	adds	r7, #68	@ 0x44
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d9e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d02b      	beq.n	8004e02 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dae:	781a      	ldrb	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d114      	bne.n	8004e02 <I2C_SlaveTransmit_TXE+0x72>
 8004dd8:	7bfb      	ldrb	r3, [r7, #15]
 8004dda:	2b29      	cmp	r3, #41	@ 0x29
 8004ddc:	d111      	bne.n	8004e02 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dec:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2221      	movs	r2, #33	@ 0x21
 8004df2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2228      	movs	r2, #40	@ 0x28
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7ff f9cb 	bl	8004198 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004e02:	bf00      	nop
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e0a:	b480      	push	{r7}
 8004e0c:	b083      	sub	sp, #12
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d011      	beq.n	8004e40 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e20:	781a      	ldrb	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2c:	1c5a      	adds	r2, r3, #1
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b084      	sub	sp, #16
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e5a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d02c      	beq.n	8004ec0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e70:	b2d2      	uxtb	r2, r2
 8004e72:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d114      	bne.n	8004ec0 <I2C_SlaveReceive_RXNE+0x74>
 8004e96:	7bfb      	ldrb	r3, [r7, #15]
 8004e98:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e9a:	d111      	bne.n	8004ec0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	685a      	ldr	r2, [r3, #4]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004eaa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2222      	movs	r2, #34	@ 0x22
 8004eb0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2228      	movs	r2, #40	@ 0x28
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7ff f976 	bl	80041ac <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004ec0:	bf00      	nop
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d012      	beq.n	8004f00 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	691a      	ldr	r2, [r3, #16]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee4:	b2d2      	uxtb	r2, r2
 8004ee6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	1c5a      	adds	r2, r3, #1
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004f16:	2300      	movs	r3, #0
 8004f18:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f26:	2b28      	cmp	r3, #40	@ 0x28
 8004f28:	d127      	bne.n	8004f7a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685a      	ldr	r2, [r3, #4]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f38:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	089b      	lsrs	r3, r3, #2
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004f46:	2301      	movs	r3, #1
 8004f48:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	09db      	lsrs	r3, r3, #7
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d103      	bne.n	8004f5e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	81bb      	strh	r3, [r7, #12]
 8004f5c:	e002      	b.n	8004f64 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004f6c:	89ba      	ldrh	r2, [r7, #12]
 8004f6e:	7bfb      	ldrb	r3, [r7, #15]
 8004f70:	4619      	mov	r1, r3
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7ff f924 	bl	80041c0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004f78:	e00e      	b.n	8004f98 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	60bb      	str	r3, [r7, #8]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	695b      	ldr	r3, [r3, #20]
 8004f84:	60bb      	str	r3, [r7, #8]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	60bb      	str	r3, [r7, #8]
 8004f8e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004f98:	bf00      	nop
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fae:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685a      	ldr	r2, [r3, #4]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004fbe:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	60bb      	str	r3, [r7, #8]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	60bb      	str	r3, [r7, #8]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f042 0201 	orr.w	r2, r2, #1
 8004fda:	601a      	str	r2, [r3, #0]
 8004fdc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fec:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ff8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ffc:	d172      	bne.n	80050e4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004ffe:	7bfb      	ldrb	r3, [r7, #15]
 8005000:	2b22      	cmp	r3, #34	@ 0x22
 8005002:	d002      	beq.n	800500a <I2C_Slave_STOPF+0x6a>
 8005004:	7bfb      	ldrb	r3, [r7, #15]
 8005006:	2b2a      	cmp	r3, #42	@ 0x2a
 8005008:	d135      	bne.n	8005076 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	b29a      	uxth	r2, r3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800501c:	b29b      	uxth	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d005      	beq.n	800502e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005026:	f043 0204 	orr.w	r2, r3, #4
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800503c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005042:	4618      	mov	r0, r3
 8005044:	f7fd ffdd 	bl	8003002 <HAL_DMA_GetState>
 8005048:	4603      	mov	r3, r0
 800504a:	2b01      	cmp	r3, #1
 800504c:	d049      	beq.n	80050e2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005052:	4a69      	ldr	r2, [pc, #420]	@ (80051f8 <I2C_Slave_STOPF+0x258>)
 8005054:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505a:	4618      	mov	r0, r3
 800505c:	f7fd ffaf 	bl	8002fbe <HAL_DMA_Abort_IT>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d03d      	beq.n	80050e2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800506a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005070:	4610      	mov	r0, r2
 8005072:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005074:	e035      	b.n	80050e2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	b29a      	uxth	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d005      	beq.n	800509a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005092:	f043 0204 	orr.w	r2, r3, #4
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fd ffa7 	bl	8003002 <HAL_DMA_GetState>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d014      	beq.n	80050e4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050be:	4a4e      	ldr	r2, [pc, #312]	@ (80051f8 <I2C_Slave_STOPF+0x258>)
 80050c0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050c6:	4618      	mov	r0, r3
 80050c8:	f7fd ff79 	bl	8002fbe <HAL_DMA_Abort_IT>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d008      	beq.n	80050e4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80050dc:	4610      	mov	r0, r2
 80050de:	4798      	blx	r3
 80050e0:	e000      	b.n	80050e4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80050e2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d03e      	beq.n	800516c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	2b04      	cmp	r3, #4
 80050fa:	d112      	bne.n	8005122 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	691a      	ldr	r2, [r3, #16]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510e:	1c5a      	adds	r2, r3, #1
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	695b      	ldr	r3, [r3, #20]
 8005128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800512c:	2b40      	cmp	r3, #64	@ 0x40
 800512e:	d112      	bne.n	8005156 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	691a      	ldr	r2, [r3, #16]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005142:	1c5a      	adds	r2, r3, #1
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800515a:	b29b      	uxth	r3, r3
 800515c:	2b00      	cmp	r3, #0
 800515e:	d005      	beq.n	800516c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005164:	f043 0204 	orr.w	r2, r3, #4
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005170:	2b00      	cmp	r3, #0
 8005172:	d003      	beq.n	800517c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f8b7 	bl	80052e8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800517a:	e039      	b.n	80051f0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800517c:	7bfb      	ldrb	r3, [r7, #15]
 800517e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005180:	d109      	bne.n	8005196 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2228      	movs	r2, #40	@ 0x28
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f7ff f80b 	bl	80041ac <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b28      	cmp	r3, #40	@ 0x28
 80051a0:	d111      	bne.n	80051c6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a15      	ldr	r2, [pc, #84]	@ (80051fc <I2C_Slave_STOPF+0x25c>)
 80051a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2220      	movs	r2, #32
 80051b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7ff f80c 	bl	80041dc <HAL_I2C_ListenCpltCallback>
}
 80051c4:	e014      	b.n	80051f0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ca:	2b22      	cmp	r3, #34	@ 0x22
 80051cc:	d002      	beq.n	80051d4 <I2C_Slave_STOPF+0x234>
 80051ce:	7bfb      	ldrb	r3, [r7, #15]
 80051d0:	2b22      	cmp	r3, #34	@ 0x22
 80051d2:	d10d      	bne.n	80051f0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2220      	movs	r2, #32
 80051de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7fe ffde 	bl	80041ac <HAL_I2C_SlaveRxCpltCallback>
}
 80051f0:	bf00      	nop
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	0800554d 	.word	0x0800554d
 80051fc:	ffff0000 	.word	0xffff0000

08005200 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b084      	sub	sp, #16
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800520e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005214:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	2b08      	cmp	r3, #8
 800521a:	d002      	beq.n	8005222 <I2C_Slave_AF+0x22>
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	2b20      	cmp	r3, #32
 8005220:	d129      	bne.n	8005276 <I2C_Slave_AF+0x76>
 8005222:	7bfb      	ldrb	r3, [r7, #15]
 8005224:	2b28      	cmp	r3, #40	@ 0x28
 8005226:	d126      	bne.n	8005276 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4a2e      	ldr	r2, [pc, #184]	@ (80052e4 <I2C_Slave_AF+0xe4>)
 800522c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800523c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005246:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005256:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7fe ffb4 	bl	80041dc <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005274:	e031      	b.n	80052da <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005276:	7bfb      	ldrb	r3, [r7, #15]
 8005278:	2b21      	cmp	r3, #33	@ 0x21
 800527a:	d129      	bne.n	80052d0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a19      	ldr	r2, [pc, #100]	@ (80052e4 <I2C_Slave_AF+0xe4>)
 8005280:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2221      	movs	r2, #33	@ 0x21
 8005286:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80052a6:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052b0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052c0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f7fe fac1 	bl	800384a <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f7fe ff65 	bl	8004198 <HAL_I2C_SlaveTxCpltCallback>
}
 80052ce:	e004      	b.n	80052da <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80052d8:	615a      	str	r2, [r3, #20]
}
 80052da:	bf00      	nop
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	ffff0000 	.word	0xffff0000

080052e8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052fe:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005300:	7bbb      	ldrb	r3, [r7, #14]
 8005302:	2b10      	cmp	r3, #16
 8005304:	d002      	beq.n	800530c <I2C_ITError+0x24>
 8005306:	7bbb      	ldrb	r3, [r7, #14]
 8005308:	2b40      	cmp	r3, #64	@ 0x40
 800530a:	d10a      	bne.n	8005322 <I2C_ITError+0x3a>
 800530c:	7bfb      	ldrb	r3, [r7, #15]
 800530e:	2b22      	cmp	r3, #34	@ 0x22
 8005310:	d107      	bne.n	8005322 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681a      	ldr	r2, [r3, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005320:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005322:	7bfb      	ldrb	r3, [r7, #15]
 8005324:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005328:	2b28      	cmp	r3, #40	@ 0x28
 800532a:	d107      	bne.n	800533c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2228      	movs	r2, #40	@ 0x28
 8005336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800533a:	e015      	b.n	8005368 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005346:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800534a:	d00a      	beq.n	8005362 <I2C_ITError+0x7a>
 800534c:	7bfb      	ldrb	r3, [r7, #15]
 800534e:	2b60      	cmp	r3, #96	@ 0x60
 8005350:	d007      	beq.n	8005362 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2220      	movs	r2, #32
 8005356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005372:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005376:	d162      	bne.n	800543e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685a      	ldr	r2, [r3, #4]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005386:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800538c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005390:	b2db      	uxtb	r3, r3
 8005392:	2b01      	cmp	r3, #1
 8005394:	d020      	beq.n	80053d8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800539a:	4a6a      	ldr	r2, [pc, #424]	@ (8005544 <I2C_ITError+0x25c>)
 800539c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7fd fe0b 	bl	8002fbe <HAL_DMA_Abort_IT>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f000 8089 	beq.w	80054c2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0201 	bic.w	r2, r2, #1
 80053be:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80053d2:	4610      	mov	r0, r2
 80053d4:	4798      	blx	r3
 80053d6:	e074      	b.n	80054c2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053dc:	4a59      	ldr	r2, [pc, #356]	@ (8005544 <I2C_ITError+0x25c>)
 80053de:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7fd fdea 	bl	8002fbe <HAL_DMA_Abort_IT>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d068      	beq.n	80054c2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053fa:	2b40      	cmp	r3, #64	@ 0x40
 80053fc:	d10b      	bne.n	8005416 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	691a      	ldr	r2, [r3, #16]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	b2d2      	uxtb	r2, r2
 800540a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005410:	1c5a      	adds	r2, r3, #1
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0201 	bic.w	r2, r2, #1
 8005424:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2220      	movs	r2, #32
 800542a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005438:	4610      	mov	r0, r2
 800543a:	4798      	blx	r3
 800543c:	e041      	b.n	80054c2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b60      	cmp	r3, #96	@ 0x60
 8005448:	d125      	bne.n	8005496 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2220      	movs	r2, #32
 800544e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005462:	2b40      	cmp	r3, #64	@ 0x40
 8005464:	d10b      	bne.n	800547e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005470:	b2d2      	uxtb	r2, r2
 8005472:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f022 0201 	bic.w	r2, r2, #1
 800548c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f7fe fec2 	bl	8004218 <HAL_I2C_AbortCpltCallback>
 8005494:	e015      	b.n	80054c2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	695b      	ldr	r3, [r3, #20]
 800549c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054a0:	2b40      	cmp	r3, #64	@ 0x40
 80054a2:	d10b      	bne.n	80054bc <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	691a      	ldr	r2, [r3, #16]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ae:	b2d2      	uxtb	r2, r2
 80054b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b6:	1c5a      	adds	r2, r3, #1
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f7fd f94f 	bl	8002760 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d10e      	bne.n	80054f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d109      	bne.n	80054f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d104      	bne.n	80054f0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d007      	beq.n	8005500 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685a      	ldr	r2, [r3, #4]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80054fe:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005506:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b04      	cmp	r3, #4
 8005512:	d113      	bne.n	800553c <I2C_ITError+0x254>
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	2b28      	cmp	r3, #40	@ 0x28
 8005518:	d110      	bne.n	800553c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a0a      	ldr	r2, [pc, #40]	@ (8005548 <I2C_ITError+0x260>)
 800551e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2220      	movs	r2, #32
 800552a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f7fe fe50 	bl	80041dc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800553c:	bf00      	nop
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	0800554d 	.word	0x0800554d
 8005548:	ffff0000 	.word	0xffff0000

0800554c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005564:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005566:	4b4b      	ldr	r3, [pc, #300]	@ (8005694 <I2C_DMAAbort+0x148>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	08db      	lsrs	r3, r3, #3
 800556c:	4a4a      	ldr	r2, [pc, #296]	@ (8005698 <I2C_DMAAbort+0x14c>)
 800556e:	fba2 2303 	umull	r2, r3, r2, r3
 8005572:	0a1a      	lsrs	r2, r3, #8
 8005574:	4613      	mov	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	00da      	lsls	r2, r3, #3
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d106      	bne.n	8005594 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	f043 0220 	orr.w	r2, r3, #32
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005592:	e00a      	b.n	80055aa <I2C_DMAAbort+0x5e>
    }
    count--;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	3b01      	subs	r3, #1
 8005598:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055a8:	d0ea      	beq.n	8005580 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055b6:	2200      	movs	r2, #0
 80055b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c6:	2200      	movs	r2, #0
 80055c8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055d8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	2200      	movs	r2, #0
 80055de:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d003      	beq.n	80055f0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055ec:	2200      	movs	r2, #0
 80055ee:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d003      	beq.n	8005600 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fc:	2200      	movs	r2, #0
 80055fe:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f022 0201 	bic.w	r2, r2, #1
 800560e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005616:	b2db      	uxtb	r3, r3
 8005618:	2b60      	cmp	r3, #96	@ 0x60
 800561a:	d10e      	bne.n	800563a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	2220      	movs	r2, #32
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2200      	movs	r2, #0
 8005630:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005632:	6978      	ldr	r0, [r7, #20]
 8005634:	f7fe fdf0 	bl	8004218 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005638:	e027      	b.n	800568a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800563a:	7cfb      	ldrb	r3, [r7, #19]
 800563c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005640:	2b28      	cmp	r3, #40	@ 0x28
 8005642:	d117      	bne.n	8005674 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0201 	orr.w	r2, r2, #1
 8005652:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005662:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	2200      	movs	r2, #0
 8005668:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	2228      	movs	r2, #40	@ 0x28
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005672:	e007      	b.n	8005684 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	2220      	movs	r2, #32
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005684:	6978      	ldr	r0, [r7, #20]
 8005686:	f7fd f86b 	bl	8002760 <HAL_I2C_ErrorCallback>
}
 800568a:	bf00      	nop
 800568c:	3718      	adds	r7, #24
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	20000010 	.word	0x20000010
 8005698:	14f8b589 	.word	0x14f8b589

0800569c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	4613      	mov	r3, r2
 80056aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056ac:	e048      	b.n	8005740 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b4:	d044      	beq.n	8005740 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b6:	f7fd fac3 	bl	8002c40 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	1ad3      	subs	r3, r2, r3
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d302      	bcc.n	80056cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d139      	bne.n	8005740 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	0c1b      	lsrs	r3, r3, #16
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d10d      	bne.n	80056f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	43da      	mvns	r2, r3
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	4013      	ands	r3, r2
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	bf0c      	ite	eq
 80056e8:	2301      	moveq	r3, #1
 80056ea:	2300      	movne	r3, #0
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	461a      	mov	r2, r3
 80056f0:	e00c      	b.n	800570c <I2C_WaitOnFlagUntilTimeout+0x70>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	43da      	mvns	r2, r3
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	4013      	ands	r3, r2
 80056fe:	b29b      	uxth	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	bf0c      	ite	eq
 8005704:	2301      	moveq	r3, #1
 8005706:	2300      	movne	r3, #0
 8005708:	b2db      	uxtb	r3, r3
 800570a:	461a      	mov	r2, r3
 800570c:	79fb      	ldrb	r3, [r7, #7]
 800570e:	429a      	cmp	r2, r3
 8005710:	d116      	bne.n	8005740 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572c:	f043 0220 	orr.w	r2, r3, #32
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e023      	b.n	8005788 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	0c1b      	lsrs	r3, r3, #16
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b01      	cmp	r3, #1
 8005748:	d10d      	bne.n	8005766 <I2C_WaitOnFlagUntilTimeout+0xca>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	43da      	mvns	r2, r3
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	4013      	ands	r3, r2
 8005756:	b29b      	uxth	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	bf0c      	ite	eq
 800575c:	2301      	moveq	r3, #1
 800575e:	2300      	movne	r3, #0
 8005760:	b2db      	uxtb	r3, r3
 8005762:	461a      	mov	r2, r3
 8005764:	e00c      	b.n	8005780 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	699b      	ldr	r3, [r3, #24]
 800576c:	43da      	mvns	r2, r3
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	4013      	ands	r3, r2
 8005772:	b29b      	uxth	r3, r3
 8005774:	2b00      	cmp	r3, #0
 8005776:	bf0c      	ite	eq
 8005778:	2301      	moveq	r3, #1
 800577a:	2300      	movne	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	461a      	mov	r2, r3
 8005780:	79fb      	ldrb	r3, [r7, #7]
 8005782:	429a      	cmp	r2, r3
 8005784:	d093      	beq.n	80056ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	4618      	mov	r0, r3
 800578a:	3710      	adds	r7, #16
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005798:	2300      	movs	r3, #0
 800579a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800579c:	4b13      	ldr	r3, [pc, #76]	@ (80057ec <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	08db      	lsrs	r3, r3, #3
 80057a2:	4a13      	ldr	r2, [pc, #76]	@ (80057f0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80057a4:	fba2 2303 	umull	r2, r3, r2, r3
 80057a8:	0a1a      	lsrs	r2, r3, #8
 80057aa:	4613      	mov	r3, r2
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	4413      	add	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	3b01      	subs	r3, #1
 80057b6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d107      	bne.n	80057ce <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c2:	f043 0220 	orr.w	r2, r3, #32
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e008      	b.n	80057e0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057dc:	d0e9      	beq.n	80057b2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr
 80057ec:	20000010 	.word	0x20000010
 80057f0:	14f8b589 	.word	0x14f8b589

080057f4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005800:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005804:	d103      	bne.n	800580e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800580c:	e007      	b.n	800581e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005812:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005816:	d102      	bne.n	800581e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2208      	movs	r2, #8
 800581c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800581e:	bf00      	nop
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
	...

0800582c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005832:	2300      	movs	r3, #0
 8005834:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005836:	2300      	movs	r3, #0
 8005838:	603b      	str	r3, [r7, #0]
 800583a:	4b20      	ldr	r3, [pc, #128]	@ (80058bc <HAL_PWREx_EnableOverDrive+0x90>)
 800583c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583e:	4a1f      	ldr	r2, [pc, #124]	@ (80058bc <HAL_PWREx_EnableOverDrive+0x90>)
 8005840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005844:	6413      	str	r3, [r2, #64]	@ 0x40
 8005846:	4b1d      	ldr	r3, [pc, #116]	@ (80058bc <HAL_PWREx_EnableOverDrive+0x90>)
 8005848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005852:	4b1b      	ldr	r3, [pc, #108]	@ (80058c0 <HAL_PWREx_EnableOverDrive+0x94>)
 8005854:	2201      	movs	r2, #1
 8005856:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005858:	f7fd f9f2 	bl	8002c40 <HAL_GetTick>
 800585c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800585e:	e009      	b.n	8005874 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005860:	f7fd f9ee 	bl	8002c40 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800586e:	d901      	bls.n	8005874 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e01f      	b.n	80058b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005874:	4b13      	ldr	r3, [pc, #76]	@ (80058c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800587c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005880:	d1ee      	bne.n	8005860 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005882:	4b11      	ldr	r3, [pc, #68]	@ (80058c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005884:	2201      	movs	r2, #1
 8005886:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005888:	f7fd f9da 	bl	8002c40 <HAL_GetTick>
 800588c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800588e:	e009      	b.n	80058a4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005890:	f7fd f9d6 	bl	8002c40 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800589e:	d901      	bls.n	80058a4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e007      	b.n	80058b4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80058a4:	4b07      	ldr	r3, [pc, #28]	@ (80058c4 <HAL_PWREx_EnableOverDrive+0x98>)
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058b0:	d1ee      	bne.n	8005890 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	40023800 	.word	0x40023800
 80058c0:	420e0040 	.word	0x420e0040
 80058c4:	40007000 	.word	0x40007000
 80058c8:	420e0044 	.word	0x420e0044

080058cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d101      	bne.n	80058e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e0cc      	b.n	8005a7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058e0:	4b68      	ldr	r3, [pc, #416]	@ (8005a84 <HAL_RCC_ClockConfig+0x1b8>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 030f 	and.w	r3, r3, #15
 80058e8:	683a      	ldr	r2, [r7, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d90c      	bls.n	8005908 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ee:	4b65      	ldr	r3, [pc, #404]	@ (8005a84 <HAL_RCC_ClockConfig+0x1b8>)
 80058f0:	683a      	ldr	r2, [r7, #0]
 80058f2:	b2d2      	uxtb	r2, r2
 80058f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058f6:	4b63      	ldr	r3, [pc, #396]	@ (8005a84 <HAL_RCC_ClockConfig+0x1b8>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	683a      	ldr	r2, [r7, #0]
 8005900:	429a      	cmp	r2, r3
 8005902:	d001      	beq.n	8005908 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e0b8      	b.n	8005a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0302 	and.w	r3, r3, #2
 8005910:	2b00      	cmp	r3, #0
 8005912:	d020      	beq.n	8005956 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0304 	and.w	r3, r3, #4
 800591c:	2b00      	cmp	r3, #0
 800591e:	d005      	beq.n	800592c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005920:	4b59      	ldr	r3, [pc, #356]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	4a58      	ldr	r2, [pc, #352]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005926:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800592a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0308 	and.w	r3, r3, #8
 8005934:	2b00      	cmp	r3, #0
 8005936:	d005      	beq.n	8005944 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005938:	4b53      	ldr	r3, [pc, #332]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	4a52      	ldr	r2, [pc, #328]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 800593e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005942:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005944:	4b50      	ldr	r3, [pc, #320]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	494d      	ldr	r1, [pc, #308]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005952:	4313      	orrs	r3, r2
 8005954:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d044      	beq.n	80059ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	2b01      	cmp	r3, #1
 8005968:	d107      	bne.n	800597a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800596a:	4b47      	ldr	r3, [pc, #284]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d119      	bne.n	80059aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e07f      	b.n	8005a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	2b02      	cmp	r3, #2
 8005980:	d003      	beq.n	800598a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005986:	2b03      	cmp	r3, #3
 8005988:	d107      	bne.n	800599a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800598a:	4b3f      	ldr	r3, [pc, #252]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d109      	bne.n	80059aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e06f      	b.n	8005a7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800599a:	4b3b      	ldr	r3, [pc, #236]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e067      	b.n	8005a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059aa:	4b37      	ldr	r3, [pc, #220]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f023 0203 	bic.w	r2, r3, #3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	4934      	ldr	r1, [pc, #208]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 80059b8:	4313      	orrs	r3, r2
 80059ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80059bc:	f7fd f940 	bl	8002c40 <HAL_GetTick>
 80059c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059c2:	e00a      	b.n	80059da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059c4:	f7fd f93c 	bl	8002c40 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e04f      	b.n	8005a7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059da:	4b2b      	ldr	r3, [pc, #172]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f003 020c 	and.w	r2, r3, #12
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	009b      	lsls	r3, r3, #2
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d1eb      	bne.n	80059c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059ec:	4b25      	ldr	r3, [pc, #148]	@ (8005a84 <HAL_RCC_ClockConfig+0x1b8>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 030f 	and.w	r3, r3, #15
 80059f4:	683a      	ldr	r2, [r7, #0]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d20c      	bcs.n	8005a14 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059fa:	4b22      	ldr	r3, [pc, #136]	@ (8005a84 <HAL_RCC_ClockConfig+0x1b8>)
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	b2d2      	uxtb	r2, r2
 8005a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a02:	4b20      	ldr	r3, [pc, #128]	@ (8005a84 <HAL_RCC_ClockConfig+0x1b8>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 030f 	and.w	r3, r3, #15
 8005a0a:	683a      	ldr	r2, [r7, #0]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d001      	beq.n	8005a14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e032      	b.n	8005a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 0304 	and.w	r3, r3, #4
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d008      	beq.n	8005a32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a20:	4b19      	ldr	r3, [pc, #100]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	4916      	ldr	r1, [pc, #88]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f003 0308 	and.w	r3, r3, #8
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d009      	beq.n	8005a52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a3e:	4b12      	ldr	r3, [pc, #72]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	00db      	lsls	r3, r3, #3
 8005a4c:	490e      	ldr	r1, [pc, #56]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a52:	f000 f855 	bl	8005b00 <HAL_RCC_GetSysClockFreq>
 8005a56:	4602      	mov	r2, r0
 8005a58:	4b0b      	ldr	r3, [pc, #44]	@ (8005a88 <HAL_RCC_ClockConfig+0x1bc>)
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	091b      	lsrs	r3, r3, #4
 8005a5e:	f003 030f 	and.w	r3, r3, #15
 8005a62:	490a      	ldr	r1, [pc, #40]	@ (8005a8c <HAL_RCC_ClockConfig+0x1c0>)
 8005a64:	5ccb      	ldrb	r3, [r1, r3]
 8005a66:	fa22 f303 	lsr.w	r3, r2, r3
 8005a6a:	4a09      	ldr	r2, [pc, #36]	@ (8005a90 <HAL_RCC_ClockConfig+0x1c4>)
 8005a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005a6e:	4b09      	ldr	r3, [pc, #36]	@ (8005a94 <HAL_RCC_ClockConfig+0x1c8>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fd f8a0 	bl	8002bb8 <HAL_InitTick>

  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	40023c00 	.word	0x40023c00
 8005a88:	40023800 	.word	0x40023800
 8005a8c:	0800883c 	.word	0x0800883c
 8005a90:	20000010 	.word	0x20000010
 8005a94:	20000014 	.word	0x20000014

08005a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a9c:	4b03      	ldr	r3, [pc, #12]	@ (8005aac <HAL_RCC_GetHCLKFreq+0x14>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	20000010 	.word	0x20000010

08005ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ab4:	f7ff fff0 	bl	8005a98 <HAL_RCC_GetHCLKFreq>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	4b05      	ldr	r3, [pc, #20]	@ (8005ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	0a9b      	lsrs	r3, r3, #10
 8005ac0:	f003 0307 	and.w	r3, r3, #7
 8005ac4:	4903      	ldr	r1, [pc, #12]	@ (8005ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ac6:	5ccb      	ldrb	r3, [r1, r3]
 8005ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	bd80      	pop	{r7, pc}
 8005ad0:	40023800 	.word	0x40023800
 8005ad4:	0800884c 	.word	0x0800884c

08005ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005adc:	f7ff ffdc 	bl	8005a98 <HAL_RCC_GetHCLKFreq>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	4b05      	ldr	r3, [pc, #20]	@ (8005af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	0b5b      	lsrs	r3, r3, #13
 8005ae8:	f003 0307 	and.w	r3, r3, #7
 8005aec:	4903      	ldr	r1, [pc, #12]	@ (8005afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005aee:	5ccb      	ldrb	r3, [r1, r3]
 8005af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	bd80      	pop	{r7, pc}
 8005af8:	40023800 	.word	0x40023800
 8005afc:	0800884c 	.word	0x0800884c

08005b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b04:	b0ae      	sub	sp, #184	@ 0xb8
 8005b06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005b20:	2300      	movs	r3, #0
 8005b22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b26:	4bcb      	ldr	r3, [pc, #812]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f003 030c 	and.w	r3, r3, #12
 8005b2e:	2b0c      	cmp	r3, #12
 8005b30:	f200 8206 	bhi.w	8005f40 <HAL_RCC_GetSysClockFreq+0x440>
 8005b34:	a201      	add	r2, pc, #4	@ (adr r2, 8005b3c <HAL_RCC_GetSysClockFreq+0x3c>)
 8005b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b3a:	bf00      	nop
 8005b3c:	08005b71 	.word	0x08005b71
 8005b40:	08005f41 	.word	0x08005f41
 8005b44:	08005f41 	.word	0x08005f41
 8005b48:	08005f41 	.word	0x08005f41
 8005b4c:	08005b79 	.word	0x08005b79
 8005b50:	08005f41 	.word	0x08005f41
 8005b54:	08005f41 	.word	0x08005f41
 8005b58:	08005f41 	.word	0x08005f41
 8005b5c:	08005b81 	.word	0x08005b81
 8005b60:	08005f41 	.word	0x08005f41
 8005b64:	08005f41 	.word	0x08005f41
 8005b68:	08005f41 	.word	0x08005f41
 8005b6c:	08005d71 	.word	0x08005d71
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b70:	4bb9      	ldr	r3, [pc, #740]	@ (8005e58 <HAL_RCC_GetSysClockFreq+0x358>)
 8005b72:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005b76:	e1e7      	b.n	8005f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b78:	4bb8      	ldr	r3, [pc, #736]	@ (8005e5c <HAL_RCC_GetSysClockFreq+0x35c>)
 8005b7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005b7e:	e1e3      	b.n	8005f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b80:	4bb4      	ldr	r3, [pc, #720]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005b8c:	4bb1      	ldr	r3, [pc, #708]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d071      	beq.n	8005c7c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b98:	4bae      	ldr	r3, [pc, #696]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	099b      	lsrs	r3, r3, #6
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ba4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005ba8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005bac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bb0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005bba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	462b      	mov	r3, r5
 8005bc2:	f04f 0000 	mov.w	r0, #0
 8005bc6:	f04f 0100 	mov.w	r1, #0
 8005bca:	0159      	lsls	r1, r3, #5
 8005bcc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bd0:	0150      	lsls	r0, r2, #5
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	460b      	mov	r3, r1
 8005bd6:	4621      	mov	r1, r4
 8005bd8:	1a51      	subs	r1, r2, r1
 8005bda:	6439      	str	r1, [r7, #64]	@ 0x40
 8005bdc:	4629      	mov	r1, r5
 8005bde:	eb63 0301 	sbc.w	r3, r3, r1
 8005be2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005be4:	f04f 0200 	mov.w	r2, #0
 8005be8:	f04f 0300 	mov.w	r3, #0
 8005bec:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005bf0:	4649      	mov	r1, r9
 8005bf2:	018b      	lsls	r3, r1, #6
 8005bf4:	4641      	mov	r1, r8
 8005bf6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005bfa:	4641      	mov	r1, r8
 8005bfc:	018a      	lsls	r2, r1, #6
 8005bfe:	4641      	mov	r1, r8
 8005c00:	1a51      	subs	r1, r2, r1
 8005c02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c04:	4649      	mov	r1, r9
 8005c06:	eb63 0301 	sbc.w	r3, r3, r1
 8005c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c0c:	f04f 0200 	mov.w	r2, #0
 8005c10:	f04f 0300 	mov.w	r3, #0
 8005c14:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005c18:	4649      	mov	r1, r9
 8005c1a:	00cb      	lsls	r3, r1, #3
 8005c1c:	4641      	mov	r1, r8
 8005c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c22:	4641      	mov	r1, r8
 8005c24:	00ca      	lsls	r2, r1, #3
 8005c26:	4610      	mov	r0, r2
 8005c28:	4619      	mov	r1, r3
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	4622      	mov	r2, r4
 8005c2e:	189b      	adds	r3, r3, r2
 8005c30:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c32:	462b      	mov	r3, r5
 8005c34:	460a      	mov	r2, r1
 8005c36:	eb42 0303 	adc.w	r3, r2, r3
 8005c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c3c:	f04f 0200 	mov.w	r2, #0
 8005c40:	f04f 0300 	mov.w	r3, #0
 8005c44:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005c48:	4629      	mov	r1, r5
 8005c4a:	024b      	lsls	r3, r1, #9
 8005c4c:	4621      	mov	r1, r4
 8005c4e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005c52:	4621      	mov	r1, r4
 8005c54:	024a      	lsls	r2, r1, #9
 8005c56:	4610      	mov	r0, r2
 8005c58:	4619      	mov	r1, r3
 8005c5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c64:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005c68:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005c6c:	f7fa fb28 	bl	80002c0 <__aeabi_uldivmod>
 8005c70:	4602      	mov	r2, r0
 8005c72:	460b      	mov	r3, r1
 8005c74:	4613      	mov	r3, r2
 8005c76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c7a:	e067      	b.n	8005d4c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c7c:	4b75      	ldr	r3, [pc, #468]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	099b      	lsrs	r3, r3, #6
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c88:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005c8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005c90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c94:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c96:	2300      	movs	r3, #0
 8005c98:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005c9a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8005c9e:	4622      	mov	r2, r4
 8005ca0:	462b      	mov	r3, r5
 8005ca2:	f04f 0000 	mov.w	r0, #0
 8005ca6:	f04f 0100 	mov.w	r1, #0
 8005caa:	0159      	lsls	r1, r3, #5
 8005cac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cb0:	0150      	lsls	r0, r2, #5
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	460b      	mov	r3, r1
 8005cb6:	4621      	mov	r1, r4
 8005cb8:	1a51      	subs	r1, r2, r1
 8005cba:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005cbc:	4629      	mov	r1, r5
 8005cbe:	eb63 0301 	sbc.w	r3, r3, r1
 8005cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cc4:	f04f 0200 	mov.w	r2, #0
 8005cc8:	f04f 0300 	mov.w	r3, #0
 8005ccc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005cd0:	4649      	mov	r1, r9
 8005cd2:	018b      	lsls	r3, r1, #6
 8005cd4:	4641      	mov	r1, r8
 8005cd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005cda:	4641      	mov	r1, r8
 8005cdc:	018a      	lsls	r2, r1, #6
 8005cde:	4641      	mov	r1, r8
 8005ce0:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ce4:	4649      	mov	r1, r9
 8005ce6:	eb63 0b01 	sbc.w	fp, r3, r1
 8005cea:	f04f 0200 	mov.w	r2, #0
 8005cee:	f04f 0300 	mov.w	r3, #0
 8005cf2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005cf6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005cfa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cfe:	4692      	mov	sl, r2
 8005d00:	469b      	mov	fp, r3
 8005d02:	4623      	mov	r3, r4
 8005d04:	eb1a 0303 	adds.w	r3, sl, r3
 8005d08:	623b      	str	r3, [r7, #32]
 8005d0a:	462b      	mov	r3, r5
 8005d0c:	eb4b 0303 	adc.w	r3, fp, r3
 8005d10:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d12:	f04f 0200 	mov.w	r2, #0
 8005d16:	f04f 0300 	mov.w	r3, #0
 8005d1a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005d1e:	4629      	mov	r1, r5
 8005d20:	028b      	lsls	r3, r1, #10
 8005d22:	4621      	mov	r1, r4
 8005d24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d28:	4621      	mov	r1, r4
 8005d2a:	028a      	lsls	r2, r1, #10
 8005d2c:	4610      	mov	r0, r2
 8005d2e:	4619      	mov	r1, r3
 8005d30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d34:	2200      	movs	r2, #0
 8005d36:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d38:	677a      	str	r2, [r7, #116]	@ 0x74
 8005d3a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005d3e:	f7fa fabf 	bl	80002c0 <__aeabi_uldivmod>
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	4613      	mov	r3, r2
 8005d48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005d4c:	4b41      	ldr	r3, [pc, #260]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	0c1b      	lsrs	r3, r3, #16
 8005d52:	f003 0303 	and.w	r3, r3, #3
 8005d56:	3301      	adds	r3, #1
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8005d5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d62:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005d6e:	e0eb      	b.n	8005f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d70:	4b38      	ldr	r3, [pc, #224]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d7c:	4b35      	ldr	r3, [pc, #212]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d06b      	beq.n	8005e60 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d88:	4b32      	ldr	r3, [pc, #200]	@ (8005e54 <HAL_RCC_GetSysClockFreq+0x354>)
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	099b      	lsrs	r3, r3, #6
 8005d8e:	2200      	movs	r2, #0
 8005d90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005da0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005da4:	4622      	mov	r2, r4
 8005da6:	462b      	mov	r3, r5
 8005da8:	f04f 0000 	mov.w	r0, #0
 8005dac:	f04f 0100 	mov.w	r1, #0
 8005db0:	0159      	lsls	r1, r3, #5
 8005db2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005db6:	0150      	lsls	r0, r2, #5
 8005db8:	4602      	mov	r2, r0
 8005dba:	460b      	mov	r3, r1
 8005dbc:	4621      	mov	r1, r4
 8005dbe:	1a51      	subs	r1, r2, r1
 8005dc0:	61b9      	str	r1, [r7, #24]
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	eb63 0301 	sbc.w	r3, r3, r1
 8005dc8:	61fb      	str	r3, [r7, #28]
 8005dca:	f04f 0200 	mov.w	r2, #0
 8005dce:	f04f 0300 	mov.w	r3, #0
 8005dd2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005dd6:	4659      	mov	r1, fp
 8005dd8:	018b      	lsls	r3, r1, #6
 8005dda:	4651      	mov	r1, sl
 8005ddc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005de0:	4651      	mov	r1, sl
 8005de2:	018a      	lsls	r2, r1, #6
 8005de4:	4651      	mov	r1, sl
 8005de6:	ebb2 0801 	subs.w	r8, r2, r1
 8005dea:	4659      	mov	r1, fp
 8005dec:	eb63 0901 	sbc.w	r9, r3, r1
 8005df0:	f04f 0200 	mov.w	r2, #0
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dfc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e00:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e04:	4690      	mov	r8, r2
 8005e06:	4699      	mov	r9, r3
 8005e08:	4623      	mov	r3, r4
 8005e0a:	eb18 0303 	adds.w	r3, r8, r3
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	462b      	mov	r3, r5
 8005e12:	eb49 0303 	adc.w	r3, r9, r3
 8005e16:	617b      	str	r3, [r7, #20]
 8005e18:	f04f 0200 	mov.w	r2, #0
 8005e1c:	f04f 0300 	mov.w	r3, #0
 8005e20:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005e24:	4629      	mov	r1, r5
 8005e26:	024b      	lsls	r3, r1, #9
 8005e28:	4621      	mov	r1, r4
 8005e2a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e2e:	4621      	mov	r1, r4
 8005e30:	024a      	lsls	r2, r1, #9
 8005e32:	4610      	mov	r0, r2
 8005e34:	4619      	mov	r1, r3
 8005e36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e3e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005e40:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e44:	f7fa fa3c 	bl	80002c0 <__aeabi_uldivmod>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e52:	e065      	b.n	8005f20 <HAL_RCC_GetSysClockFreq+0x420>
 8005e54:	40023800 	.word	0x40023800
 8005e58:	00f42400 	.word	0x00f42400
 8005e5c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e60:	4b3d      	ldr	r3, [pc, #244]	@ (8005f58 <HAL_RCC_GetSysClockFreq+0x458>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	099b      	lsrs	r3, r3, #6
 8005e66:	2200      	movs	r2, #0
 8005e68:	4618      	mov	r0, r3
 8005e6a:	4611      	mov	r1, r2
 8005e6c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e70:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e72:	2300      	movs	r3, #0
 8005e74:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e76:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005e7a:	4642      	mov	r2, r8
 8005e7c:	464b      	mov	r3, r9
 8005e7e:	f04f 0000 	mov.w	r0, #0
 8005e82:	f04f 0100 	mov.w	r1, #0
 8005e86:	0159      	lsls	r1, r3, #5
 8005e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e8c:	0150      	lsls	r0, r2, #5
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	4641      	mov	r1, r8
 8005e94:	1a51      	subs	r1, r2, r1
 8005e96:	60b9      	str	r1, [r7, #8]
 8005e98:	4649      	mov	r1, r9
 8005e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8005e9e:	60fb      	str	r3, [r7, #12]
 8005ea0:	f04f 0200 	mov.w	r2, #0
 8005ea4:	f04f 0300 	mov.w	r3, #0
 8005ea8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005eac:	4659      	mov	r1, fp
 8005eae:	018b      	lsls	r3, r1, #6
 8005eb0:	4651      	mov	r1, sl
 8005eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005eb6:	4651      	mov	r1, sl
 8005eb8:	018a      	lsls	r2, r1, #6
 8005eba:	4651      	mov	r1, sl
 8005ebc:	1a54      	subs	r4, r2, r1
 8005ebe:	4659      	mov	r1, fp
 8005ec0:	eb63 0501 	sbc.w	r5, r3, r1
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	f04f 0300 	mov.w	r3, #0
 8005ecc:	00eb      	lsls	r3, r5, #3
 8005ece:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ed2:	00e2      	lsls	r2, r4, #3
 8005ed4:	4614      	mov	r4, r2
 8005ed6:	461d      	mov	r5, r3
 8005ed8:	4643      	mov	r3, r8
 8005eda:	18e3      	adds	r3, r4, r3
 8005edc:	603b      	str	r3, [r7, #0]
 8005ede:	464b      	mov	r3, r9
 8005ee0:	eb45 0303 	adc.w	r3, r5, r3
 8005ee4:	607b      	str	r3, [r7, #4]
 8005ee6:	f04f 0200 	mov.w	r2, #0
 8005eea:	f04f 0300 	mov.w	r3, #0
 8005eee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ef2:	4629      	mov	r1, r5
 8005ef4:	028b      	lsls	r3, r1, #10
 8005ef6:	4621      	mov	r1, r4
 8005ef8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005efc:	4621      	mov	r1, r4
 8005efe:	028a      	lsls	r2, r1, #10
 8005f00:	4610      	mov	r0, r2
 8005f02:	4619      	mov	r1, r3
 8005f04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f08:	2200      	movs	r2, #0
 8005f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f0c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005f0e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f12:	f7fa f9d5 	bl	80002c0 <__aeabi_uldivmod>
 8005f16:	4602      	mov	r2, r0
 8005f18:	460b      	mov	r3, r1
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005f20:	4b0d      	ldr	r3, [pc, #52]	@ (8005f58 <HAL_RCC_GetSysClockFreq+0x458>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	0f1b      	lsrs	r3, r3, #28
 8005f26:	f003 0307 	and.w	r3, r3, #7
 8005f2a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8005f2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005f32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005f3e:	e003      	b.n	8005f48 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f40:	4b06      	ldr	r3, [pc, #24]	@ (8005f5c <HAL_RCC_GetSysClockFreq+0x45c>)
 8005f42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005f46:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	37b8      	adds	r7, #184	@ 0xb8
 8005f50:	46bd      	mov	sp, r7
 8005f52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f56:	bf00      	nop
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	00f42400 	.word	0x00f42400

08005f60 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b086      	sub	sp, #24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e28d      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 0301 	and.w	r3, r3, #1
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f000 8083 	beq.w	8006086 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005f80:	4b94      	ldr	r3, [pc, #592]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f003 030c 	and.w	r3, r3, #12
 8005f88:	2b04      	cmp	r3, #4
 8005f8a:	d019      	beq.n	8005fc0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005f8c:	4b91      	ldr	r3, [pc, #580]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f003 030c 	and.w	r3, r3, #12
        || \
 8005f94:	2b08      	cmp	r3, #8
 8005f96:	d106      	bne.n	8005fa6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005f98:	4b8e      	ldr	r3, [pc, #568]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fa0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fa4:	d00c      	beq.n	8005fc0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fa6:	4b8b      	ldr	r3, [pc, #556]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005fae:	2b0c      	cmp	r3, #12
 8005fb0:	d112      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005fb2:	4b88      	ldr	r3, [pc, #544]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005fba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005fbe:	d10b      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fc0:	4b84      	ldr	r3, [pc, #528]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d05b      	beq.n	8006084 <HAL_RCC_OscConfig+0x124>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d157      	bne.n	8006084 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e25a      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fe0:	d106      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x90>
 8005fe2:	4b7c      	ldr	r3, [pc, #496]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a7b      	ldr	r2, [pc, #492]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fec:	6013      	str	r3, [r2, #0]
 8005fee:	e01d      	b.n	800602c <HAL_RCC_OscConfig+0xcc>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ff8:	d10c      	bne.n	8006014 <HAL_RCC_OscConfig+0xb4>
 8005ffa:	4b76      	ldr	r3, [pc, #472]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a75      	ldr	r2, [pc, #468]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	4b73      	ldr	r3, [pc, #460]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a72      	ldr	r2, [pc, #456]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 800600c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	e00b      	b.n	800602c <HAL_RCC_OscConfig+0xcc>
 8006014:	4b6f      	ldr	r3, [pc, #444]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a6e      	ldr	r2, [pc, #440]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 800601a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800601e:	6013      	str	r3, [r2, #0]
 8006020:	4b6c      	ldr	r3, [pc, #432]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a6b      	ldr	r2, [pc, #428]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800602a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d013      	beq.n	800605c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006034:	f7fc fe04 	bl	8002c40 <HAL_GetTick>
 8006038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800603a:	e008      	b.n	800604e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800603c:	f7fc fe00 	bl	8002c40 <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	2b64      	cmp	r3, #100	@ 0x64
 8006048:	d901      	bls.n	800604e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e21f      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800604e:	4b61      	ldr	r3, [pc, #388]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d0f0      	beq.n	800603c <HAL_RCC_OscConfig+0xdc>
 800605a:	e014      	b.n	8006086 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800605c:	f7fc fdf0 	bl	8002c40 <HAL_GetTick>
 8006060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006062:	e008      	b.n	8006076 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006064:	f7fc fdec 	bl	8002c40 <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	2b64      	cmp	r3, #100	@ 0x64
 8006070:	d901      	bls.n	8006076 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e20b      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006076:	4b57      	ldr	r3, [pc, #348]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1f0      	bne.n	8006064 <HAL_RCC_OscConfig+0x104>
 8006082:	e000      	b.n	8006086 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0302 	and.w	r3, r3, #2
 800608e:	2b00      	cmp	r3, #0
 8006090:	d06f      	beq.n	8006172 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006092:	4b50      	ldr	r3, [pc, #320]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f003 030c 	and.w	r3, r3, #12
 800609a:	2b00      	cmp	r3, #0
 800609c:	d017      	beq.n	80060ce <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800609e:	4b4d      	ldr	r3, [pc, #308]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	f003 030c 	and.w	r3, r3, #12
        || \
 80060a6:	2b08      	cmp	r3, #8
 80060a8:	d105      	bne.n	80060b6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80060aa:	4b4a      	ldr	r3, [pc, #296]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00b      	beq.n	80060ce <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060b6:	4b47      	ldr	r3, [pc, #284]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80060be:	2b0c      	cmp	r3, #12
 80060c0:	d11c      	bne.n	80060fc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80060c2:	4b44      	ldr	r3, [pc, #272]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d116      	bne.n	80060fc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060ce:	4b41      	ldr	r3, [pc, #260]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 0302 	and.w	r3, r3, #2
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d005      	beq.n	80060e6 <HAL_RCC_OscConfig+0x186>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d001      	beq.n	80060e6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e1d3      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060e6:	4b3b      	ldr	r3, [pc, #236]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	00db      	lsls	r3, r3, #3
 80060f4:	4937      	ldr	r1, [pc, #220]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80060f6:	4313      	orrs	r3, r2
 80060f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060fa:	e03a      	b.n	8006172 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d020      	beq.n	8006146 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006104:	4b34      	ldr	r3, [pc, #208]	@ (80061d8 <HAL_RCC_OscConfig+0x278>)
 8006106:	2201      	movs	r2, #1
 8006108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800610a:	f7fc fd99 	bl	8002c40 <HAL_GetTick>
 800610e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006110:	e008      	b.n	8006124 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006112:	f7fc fd95 	bl	8002c40 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	2b02      	cmp	r3, #2
 800611e:	d901      	bls.n	8006124 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e1b4      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006124:	4b2b      	ldr	r3, [pc, #172]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0302 	and.w	r3, r3, #2
 800612c:	2b00      	cmp	r3, #0
 800612e:	d0f0      	beq.n	8006112 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006130:	4b28      	ldr	r3, [pc, #160]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	00db      	lsls	r3, r3, #3
 800613e:	4925      	ldr	r1, [pc, #148]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006140:	4313      	orrs	r3, r2
 8006142:	600b      	str	r3, [r1, #0]
 8006144:	e015      	b.n	8006172 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006146:	4b24      	ldr	r3, [pc, #144]	@ (80061d8 <HAL_RCC_OscConfig+0x278>)
 8006148:	2200      	movs	r2, #0
 800614a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800614c:	f7fc fd78 	bl	8002c40 <HAL_GetTick>
 8006150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006152:	e008      	b.n	8006166 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006154:	f7fc fd74 	bl	8002c40 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	2b02      	cmp	r3, #2
 8006160:	d901      	bls.n	8006166 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e193      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006166:	4b1b      	ldr	r3, [pc, #108]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0302 	and.w	r3, r3, #2
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1f0      	bne.n	8006154 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0308 	and.w	r3, r3, #8
 800617a:	2b00      	cmp	r3, #0
 800617c:	d036      	beq.n	80061ec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d016      	beq.n	80061b4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006186:	4b15      	ldr	r3, [pc, #84]	@ (80061dc <HAL_RCC_OscConfig+0x27c>)
 8006188:	2201      	movs	r2, #1
 800618a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800618c:	f7fc fd58 	bl	8002c40 <HAL_GetTick>
 8006190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006192:	e008      	b.n	80061a6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006194:	f7fc fd54 	bl	8002c40 <HAL_GetTick>
 8006198:	4602      	mov	r2, r0
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	1ad3      	subs	r3, r2, r3
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d901      	bls.n	80061a6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e173      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80061a6:	4b0b      	ldr	r3, [pc, #44]	@ (80061d4 <HAL_RCC_OscConfig+0x274>)
 80061a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061aa:	f003 0302 	and.w	r3, r3, #2
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d0f0      	beq.n	8006194 <HAL_RCC_OscConfig+0x234>
 80061b2:	e01b      	b.n	80061ec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80061b4:	4b09      	ldr	r3, [pc, #36]	@ (80061dc <HAL_RCC_OscConfig+0x27c>)
 80061b6:	2200      	movs	r2, #0
 80061b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061ba:	f7fc fd41 	bl	8002c40 <HAL_GetTick>
 80061be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061c0:	e00e      	b.n	80061e0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061c2:	f7fc fd3d 	bl	8002c40 <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d907      	bls.n	80061e0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e15c      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
 80061d4:	40023800 	.word	0x40023800
 80061d8:	42470000 	.word	0x42470000
 80061dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061e0:	4b8a      	ldr	r3, [pc, #552]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80061e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061e4:	f003 0302 	and.w	r3, r3, #2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d1ea      	bne.n	80061c2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f003 0304 	and.w	r3, r3, #4
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 8097 	beq.w	8006328 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061fa:	2300      	movs	r3, #0
 80061fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061fe:	4b83      	ldr	r3, [pc, #524]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006202:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d10f      	bne.n	800622a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800620a:	2300      	movs	r3, #0
 800620c:	60bb      	str	r3, [r7, #8]
 800620e:	4b7f      	ldr	r3, [pc, #508]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006212:	4a7e      	ldr	r2, [pc, #504]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006218:	6413      	str	r3, [r2, #64]	@ 0x40
 800621a:	4b7c      	ldr	r3, [pc, #496]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 800621c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006222:	60bb      	str	r3, [r7, #8]
 8006224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006226:	2301      	movs	r3, #1
 8006228:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800622a:	4b79      	ldr	r3, [pc, #484]	@ (8006410 <HAL_RCC_OscConfig+0x4b0>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006232:	2b00      	cmp	r3, #0
 8006234:	d118      	bne.n	8006268 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006236:	4b76      	ldr	r3, [pc, #472]	@ (8006410 <HAL_RCC_OscConfig+0x4b0>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a75      	ldr	r2, [pc, #468]	@ (8006410 <HAL_RCC_OscConfig+0x4b0>)
 800623c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006242:	f7fc fcfd 	bl	8002c40 <HAL_GetTick>
 8006246:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006248:	e008      	b.n	800625c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800624a:	f7fc fcf9 	bl	8002c40 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	2b02      	cmp	r3, #2
 8006256:	d901      	bls.n	800625c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e118      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800625c:	4b6c      	ldr	r3, [pc, #432]	@ (8006410 <HAL_RCC_OscConfig+0x4b0>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006264:	2b00      	cmp	r3, #0
 8006266:	d0f0      	beq.n	800624a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d106      	bne.n	800627e <HAL_RCC_OscConfig+0x31e>
 8006270:	4b66      	ldr	r3, [pc, #408]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006274:	4a65      	ldr	r2, [pc, #404]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006276:	f043 0301 	orr.w	r3, r3, #1
 800627a:	6713      	str	r3, [r2, #112]	@ 0x70
 800627c:	e01c      	b.n	80062b8 <HAL_RCC_OscConfig+0x358>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	2b05      	cmp	r3, #5
 8006284:	d10c      	bne.n	80062a0 <HAL_RCC_OscConfig+0x340>
 8006286:	4b61      	ldr	r3, [pc, #388]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006288:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800628a:	4a60      	ldr	r2, [pc, #384]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 800628c:	f043 0304 	orr.w	r3, r3, #4
 8006290:	6713      	str	r3, [r2, #112]	@ 0x70
 8006292:	4b5e      	ldr	r3, [pc, #376]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006296:	4a5d      	ldr	r2, [pc, #372]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006298:	f043 0301 	orr.w	r3, r3, #1
 800629c:	6713      	str	r3, [r2, #112]	@ 0x70
 800629e:	e00b      	b.n	80062b8 <HAL_RCC_OscConfig+0x358>
 80062a0:	4b5a      	ldr	r3, [pc, #360]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80062a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a4:	4a59      	ldr	r2, [pc, #356]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80062a6:	f023 0301 	bic.w	r3, r3, #1
 80062aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80062ac:	4b57      	ldr	r3, [pc, #348]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80062ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062b0:	4a56      	ldr	r2, [pc, #344]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80062b2:	f023 0304 	bic.w	r3, r3, #4
 80062b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d015      	beq.n	80062ec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c0:	f7fc fcbe 	bl	8002c40 <HAL_GetTick>
 80062c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062c6:	e00a      	b.n	80062de <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062c8:	f7fc fcba 	bl	8002c40 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d901      	bls.n	80062de <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e0d7      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062de:	4b4b      	ldr	r3, [pc, #300]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80062e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d0ee      	beq.n	80062c8 <HAL_RCC_OscConfig+0x368>
 80062ea:	e014      	b.n	8006316 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ec:	f7fc fca8 	bl	8002c40 <HAL_GetTick>
 80062f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062f2:	e00a      	b.n	800630a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062f4:	f7fc fca4 	bl	8002c40 <HAL_GetTick>
 80062f8:	4602      	mov	r2, r0
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006302:	4293      	cmp	r3, r2
 8006304:	d901      	bls.n	800630a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e0c1      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800630a:	4b40      	ldr	r3, [pc, #256]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 800630c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1ee      	bne.n	80062f4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006316:	7dfb      	ldrb	r3, [r7, #23]
 8006318:	2b01      	cmp	r3, #1
 800631a:	d105      	bne.n	8006328 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800631c:	4b3b      	ldr	r3, [pc, #236]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 800631e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006320:	4a3a      	ldr	r2, [pc, #232]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006322:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006326:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	699b      	ldr	r3, [r3, #24]
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 80ad 	beq.w	800648c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006332:	4b36      	ldr	r3, [pc, #216]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 030c 	and.w	r3, r3, #12
 800633a:	2b08      	cmp	r3, #8
 800633c:	d060      	beq.n	8006400 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	2b02      	cmp	r3, #2
 8006344:	d145      	bne.n	80063d2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006346:	4b33      	ldr	r3, [pc, #204]	@ (8006414 <HAL_RCC_OscConfig+0x4b4>)
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800634c:	f7fc fc78 	bl	8002c40 <HAL_GetTick>
 8006350:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006352:	e008      	b.n	8006366 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006354:	f7fc fc74 	bl	8002c40 <HAL_GetTick>
 8006358:	4602      	mov	r2, r0
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	1ad3      	subs	r3, r2, r3
 800635e:	2b02      	cmp	r3, #2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e093      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006366:	4b29      	ldr	r3, [pc, #164]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1f0      	bne.n	8006354 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	69da      	ldr	r2, [r3, #28]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	431a      	orrs	r2, r3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006380:	019b      	lsls	r3, r3, #6
 8006382:	431a      	orrs	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006388:	085b      	lsrs	r3, r3, #1
 800638a:	3b01      	subs	r3, #1
 800638c:	041b      	lsls	r3, r3, #16
 800638e:	431a      	orrs	r2, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006394:	061b      	lsls	r3, r3, #24
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800639c:	071b      	lsls	r3, r3, #28
 800639e:	491b      	ldr	r1, [pc, #108]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063a4:	4b1b      	ldr	r3, [pc, #108]	@ (8006414 <HAL_RCC_OscConfig+0x4b4>)
 80063a6:	2201      	movs	r2, #1
 80063a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063aa:	f7fc fc49 	bl	8002c40 <HAL_GetTick>
 80063ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063b0:	e008      	b.n	80063c4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063b2:	f7fc fc45 	bl	8002c40 <HAL_GetTick>
 80063b6:	4602      	mov	r2, r0
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d901      	bls.n	80063c4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e064      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80063c4:	4b11      	ldr	r3, [pc, #68]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d0f0      	beq.n	80063b2 <HAL_RCC_OscConfig+0x452>
 80063d0:	e05c      	b.n	800648c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063d2:	4b10      	ldr	r3, [pc, #64]	@ (8006414 <HAL_RCC_OscConfig+0x4b4>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d8:	f7fc fc32 	bl	8002c40 <HAL_GetTick>
 80063dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063de:	e008      	b.n	80063f2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063e0:	f7fc fc2e 	bl	8002c40 <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d901      	bls.n	80063f2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e04d      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80063f2:	4b06      	ldr	r3, [pc, #24]	@ (800640c <HAL_RCC_OscConfig+0x4ac>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1f0      	bne.n	80063e0 <HAL_RCC_OscConfig+0x480>
 80063fe:	e045      	b.n	800648c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d107      	bne.n	8006418 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e040      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
 800640c:	40023800 	.word	0x40023800
 8006410:	40007000 	.word	0x40007000
 8006414:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006418:	4b1f      	ldr	r3, [pc, #124]	@ (8006498 <HAL_RCC_OscConfig+0x538>)
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d030      	beq.n	8006488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006430:	429a      	cmp	r2, r3
 8006432:	d129      	bne.n	8006488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800643e:	429a      	cmp	r2, r3
 8006440:	d122      	bne.n	8006488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006442:	68fa      	ldr	r2, [r7, #12]
 8006444:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006448:	4013      	ands	r3, r2
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800644e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006450:	4293      	cmp	r3, r2
 8006452:	d119      	bne.n	8006488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800645e:	085b      	lsrs	r3, r3, #1
 8006460:	3b01      	subs	r3, #1
 8006462:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006464:	429a      	cmp	r2, r3
 8006466:	d10f      	bne.n	8006488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006472:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006474:	429a      	cmp	r2, r3
 8006476:	d107      	bne.n	8006488 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006482:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006484:	429a      	cmp	r2, r3
 8006486:	d001      	beq.n	800648c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e000      	b.n	800648e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3718      	adds	r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	40023800 	.word	0x40023800

0800649c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e041      	b.n	8006532 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d106      	bne.n	80064c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f7fc fa64 	bl	8002990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	3304      	adds	r3, #4
 80064d8:	4619      	mov	r1, r3
 80064da:	4610      	mov	r0, r2
 80064dc:	f000 fa7e 	bl	80069dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
	...

0800653c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b01      	cmp	r3, #1
 800654e:	d001      	beq.n	8006554 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006550:	2301      	movs	r3, #1
 8006552:	e04e      	b.n	80065f2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2202      	movs	r2, #2
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68da      	ldr	r2, [r3, #12]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f042 0201 	orr.w	r2, r2, #1
 800656a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a23      	ldr	r2, [pc, #140]	@ (8006600 <HAL_TIM_Base_Start_IT+0xc4>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d022      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x80>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800657e:	d01d      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x80>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a1f      	ldr	r2, [pc, #124]	@ (8006604 <HAL_TIM_Base_Start_IT+0xc8>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d018      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x80>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a1e      	ldr	r2, [pc, #120]	@ (8006608 <HAL_TIM_Base_Start_IT+0xcc>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d013      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x80>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a1c      	ldr	r2, [pc, #112]	@ (800660c <HAL_TIM_Base_Start_IT+0xd0>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d00e      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x80>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a1b      	ldr	r2, [pc, #108]	@ (8006610 <HAL_TIM_Base_Start_IT+0xd4>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d009      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x80>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a19      	ldr	r2, [pc, #100]	@ (8006614 <HAL_TIM_Base_Start_IT+0xd8>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d004      	beq.n	80065bc <HAL_TIM_Base_Start_IT+0x80>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a18      	ldr	r2, [pc, #96]	@ (8006618 <HAL_TIM_Base_Start_IT+0xdc>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d111      	bne.n	80065e0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	689b      	ldr	r3, [r3, #8]
 80065c2:	f003 0307 	and.w	r3, r3, #7
 80065c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b06      	cmp	r3, #6
 80065cc:	d010      	beq.n	80065f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f042 0201 	orr.w	r2, r2, #1
 80065dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065de:	e007      	b.n	80065f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f042 0201 	orr.w	r2, r2, #1
 80065ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	40010000 	.word	0x40010000
 8006604:	40000400 	.word	0x40000400
 8006608:	40000800 	.word	0x40000800
 800660c:	40000c00 	.word	0x40000c00
 8006610:	40010400 	.word	0x40010400
 8006614:	40014000 	.word	0x40014000
 8006618:	40001800 	.word	0x40001800

0800661c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	f003 0302 	and.w	r3, r3, #2
 800663a:	2b00      	cmp	r3, #0
 800663c:	d020      	beq.n	8006680 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d01b      	beq.n	8006680 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f06f 0202 	mvn.w	r2, #2
 8006650:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2201      	movs	r2, #1
 8006656:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	f003 0303 	and.w	r3, r3, #3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d003      	beq.n	800666e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f999 	bl	800699e <HAL_TIM_IC_CaptureCallback>
 800666c:	e005      	b.n	800667a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 f98b 	bl	800698a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 f99c 	bl	80069b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	f003 0304 	and.w	r3, r3, #4
 8006686:	2b00      	cmp	r3, #0
 8006688:	d020      	beq.n	80066cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b00      	cmp	r3, #0
 8006692:	d01b      	beq.n	80066cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f06f 0204 	mvn.w	r2, #4
 800669c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2202      	movs	r2, #2
 80066a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	699b      	ldr	r3, [r3, #24]
 80066aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d003      	beq.n	80066ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 f973 	bl	800699e <HAL_TIM_IC_CaptureCallback>
 80066b8:	e005      	b.n	80066c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 f965 	bl	800698a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 f976 	bl	80069b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	f003 0308 	and.w	r3, r3, #8
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d020      	beq.n	8006718 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	f003 0308 	and.w	r3, r3, #8
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d01b      	beq.n	8006718 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f06f 0208 	mvn.w	r2, #8
 80066e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2204      	movs	r2, #4
 80066ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	69db      	ldr	r3, [r3, #28]
 80066f6:	f003 0303 	and.w	r3, r3, #3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f94d 	bl	800699e <HAL_TIM_IC_CaptureCallback>
 8006704:	e005      	b.n	8006712 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 f93f 	bl	800698a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 f950 	bl	80069b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	f003 0310 	and.w	r3, r3, #16
 800671e:	2b00      	cmp	r3, #0
 8006720:	d020      	beq.n	8006764 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f003 0310 	and.w	r3, r3, #16
 8006728:	2b00      	cmp	r3, #0
 800672a:	d01b      	beq.n	8006764 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f06f 0210 	mvn.w	r2, #16
 8006734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2208      	movs	r2, #8
 800673a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006746:	2b00      	cmp	r3, #0
 8006748:	d003      	beq.n	8006752 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 f927 	bl	800699e <HAL_TIM_IC_CaptureCallback>
 8006750:	e005      	b.n	800675e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f919 	bl	800698a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 f92a 	bl	80069b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00c      	beq.n	8006788 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d007      	beq.n	8006788 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f06f 0201 	mvn.w	r2, #1
 8006780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f7fb ff4c 	bl	8002620 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800678e:	2b00      	cmp	r3, #0
 8006790:	d00c      	beq.n	80067ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006798:	2b00      	cmp	r3, #0
 800679a:	d007      	beq.n	80067ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80067a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 fade 	bl	8006d68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00c      	beq.n	80067d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d007      	beq.n	80067d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80067c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f8fb 	bl	80069c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f003 0320 	and.w	r3, r3, #32
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00c      	beq.n	80067f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f003 0320 	and.w	r3, r3, #32
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d007      	beq.n	80067f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f06f 0220 	mvn.w	r2, #32
 80067ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fab0 	bl	8006d54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067f4:	bf00      	nop
 80067f6:	3710      	adds	r7, #16
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006806:	2300      	movs	r3, #0
 8006808:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006810:	2b01      	cmp	r3, #1
 8006812:	d101      	bne.n	8006818 <HAL_TIM_ConfigClockSource+0x1c>
 8006814:	2302      	movs	r3, #2
 8006816:	e0b4      	b.n	8006982 <HAL_TIM_ConfigClockSource+0x186>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2202      	movs	r2, #2
 8006824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006836:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800683e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68ba      	ldr	r2, [r7, #8]
 8006846:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006850:	d03e      	beq.n	80068d0 <HAL_TIM_ConfigClockSource+0xd4>
 8006852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006856:	f200 8087 	bhi.w	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 800685a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800685e:	f000 8086 	beq.w	800696e <HAL_TIM_ConfigClockSource+0x172>
 8006862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006866:	d87f      	bhi.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 8006868:	2b70      	cmp	r3, #112	@ 0x70
 800686a:	d01a      	beq.n	80068a2 <HAL_TIM_ConfigClockSource+0xa6>
 800686c:	2b70      	cmp	r3, #112	@ 0x70
 800686e:	d87b      	bhi.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 8006870:	2b60      	cmp	r3, #96	@ 0x60
 8006872:	d050      	beq.n	8006916 <HAL_TIM_ConfigClockSource+0x11a>
 8006874:	2b60      	cmp	r3, #96	@ 0x60
 8006876:	d877      	bhi.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 8006878:	2b50      	cmp	r3, #80	@ 0x50
 800687a:	d03c      	beq.n	80068f6 <HAL_TIM_ConfigClockSource+0xfa>
 800687c:	2b50      	cmp	r3, #80	@ 0x50
 800687e:	d873      	bhi.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 8006880:	2b40      	cmp	r3, #64	@ 0x40
 8006882:	d058      	beq.n	8006936 <HAL_TIM_ConfigClockSource+0x13a>
 8006884:	2b40      	cmp	r3, #64	@ 0x40
 8006886:	d86f      	bhi.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 8006888:	2b30      	cmp	r3, #48	@ 0x30
 800688a:	d064      	beq.n	8006956 <HAL_TIM_ConfigClockSource+0x15a>
 800688c:	2b30      	cmp	r3, #48	@ 0x30
 800688e:	d86b      	bhi.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 8006890:	2b20      	cmp	r3, #32
 8006892:	d060      	beq.n	8006956 <HAL_TIM_ConfigClockSource+0x15a>
 8006894:	2b20      	cmp	r3, #32
 8006896:	d867      	bhi.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
 8006898:	2b00      	cmp	r3, #0
 800689a:	d05c      	beq.n	8006956 <HAL_TIM_ConfigClockSource+0x15a>
 800689c:	2b10      	cmp	r3, #16
 800689e:	d05a      	beq.n	8006956 <HAL_TIM_ConfigClockSource+0x15a>
 80068a0:	e062      	b.n	8006968 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068b2:	f000 f9b3 	bl	8006c1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80068c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68ba      	ldr	r2, [r7, #8]
 80068cc:	609a      	str	r2, [r3, #8]
      break;
 80068ce:	e04f      	b.n	8006970 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068e0:	f000 f99c 	bl	8006c1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	689a      	ldr	r2, [r3, #8]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068f2:	609a      	str	r2, [r3, #8]
      break;
 80068f4:	e03c      	b.n	8006970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006902:	461a      	mov	r2, r3
 8006904:	f000 f910 	bl	8006b28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2150      	movs	r1, #80	@ 0x50
 800690e:	4618      	mov	r0, r3
 8006910:	f000 f969 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 8006914:	e02c      	b.n	8006970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006922:	461a      	mov	r2, r3
 8006924:	f000 f92f 	bl	8006b86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2160      	movs	r1, #96	@ 0x60
 800692e:	4618      	mov	r0, r3
 8006930:	f000 f959 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 8006934:	e01c      	b.n	8006970 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006942:	461a      	mov	r2, r3
 8006944:	f000 f8f0 	bl	8006b28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2140      	movs	r1, #64	@ 0x40
 800694e:	4618      	mov	r0, r3
 8006950:	f000 f949 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 8006954:	e00c      	b.n	8006970 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4619      	mov	r1, r3
 8006960:	4610      	mov	r0, r2
 8006962:	f000 f940 	bl	8006be6 <TIM_ITRx_SetConfig>
      break;
 8006966:	e003      	b.n	8006970 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	73fb      	strb	r3, [r7, #15]
      break;
 800696c:	e000      	b.n	8006970 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800696e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006980:	7bfb      	ldrb	r3, [r7, #15]
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006992:	bf00      	nop
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800699e:	b480      	push	{r7}
 80069a0:	b083      	sub	sp, #12
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b083      	sub	sp, #12
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b083      	sub	sp, #12
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069ce:	bf00      	nop
 80069d0:	370c      	adds	r7, #12
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
	...

080069dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a43      	ldr	r2, [pc, #268]	@ (8006afc <TIM_Base_SetConfig+0x120>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d013      	beq.n	8006a1c <TIM_Base_SetConfig+0x40>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069fa:	d00f      	beq.n	8006a1c <TIM_Base_SetConfig+0x40>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4a40      	ldr	r2, [pc, #256]	@ (8006b00 <TIM_Base_SetConfig+0x124>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d00b      	beq.n	8006a1c <TIM_Base_SetConfig+0x40>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a3f      	ldr	r2, [pc, #252]	@ (8006b04 <TIM_Base_SetConfig+0x128>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d007      	beq.n	8006a1c <TIM_Base_SetConfig+0x40>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8006b08 <TIM_Base_SetConfig+0x12c>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d003      	beq.n	8006a1c <TIM_Base_SetConfig+0x40>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	4a3d      	ldr	r2, [pc, #244]	@ (8006b0c <TIM_Base_SetConfig+0x130>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d108      	bne.n	8006a2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	68fa      	ldr	r2, [r7, #12]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a32      	ldr	r2, [pc, #200]	@ (8006afc <TIM_Base_SetConfig+0x120>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d02b      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a3c:	d027      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4a2f      	ldr	r2, [pc, #188]	@ (8006b00 <TIM_Base_SetConfig+0x124>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d023      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	4a2e      	ldr	r2, [pc, #184]	@ (8006b04 <TIM_Base_SetConfig+0x128>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d01f      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a2d      	ldr	r2, [pc, #180]	@ (8006b08 <TIM_Base_SetConfig+0x12c>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d01b      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a2c      	ldr	r2, [pc, #176]	@ (8006b0c <TIM_Base_SetConfig+0x130>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d017      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a2b      	ldr	r2, [pc, #172]	@ (8006b10 <TIM_Base_SetConfig+0x134>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d013      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4a2a      	ldr	r2, [pc, #168]	@ (8006b14 <TIM_Base_SetConfig+0x138>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d00f      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	4a29      	ldr	r2, [pc, #164]	@ (8006b18 <TIM_Base_SetConfig+0x13c>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d00b      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a28      	ldr	r2, [pc, #160]	@ (8006b1c <TIM_Base_SetConfig+0x140>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d007      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a27      	ldr	r2, [pc, #156]	@ (8006b20 <TIM_Base_SetConfig+0x144>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d003      	beq.n	8006a8e <TIM_Base_SetConfig+0xb2>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a26      	ldr	r2, [pc, #152]	@ (8006b24 <TIM_Base_SetConfig+0x148>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d108      	bne.n	8006aa0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	695b      	ldr	r3, [r3, #20]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	689a      	ldr	r2, [r3, #8]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a0e      	ldr	r2, [pc, #56]	@ (8006afc <TIM_Base_SetConfig+0x120>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d003      	beq.n	8006ace <TIM_Base_SetConfig+0xf2>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a10      	ldr	r2, [pc, #64]	@ (8006b0c <TIM_Base_SetConfig+0x130>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d103      	bne.n	8006ad6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	691a      	ldr	r2, [r3, #16]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f043 0204 	orr.w	r2, r3, #4
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	601a      	str	r2, [r3, #0]
}
 8006aee:	bf00      	nop
 8006af0:	3714      	adds	r7, #20
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	40010000 	.word	0x40010000
 8006b00:	40000400 	.word	0x40000400
 8006b04:	40000800 	.word	0x40000800
 8006b08:	40000c00 	.word	0x40000c00
 8006b0c:	40010400 	.word	0x40010400
 8006b10:	40014000 	.word	0x40014000
 8006b14:	40014400 	.word	0x40014400
 8006b18:	40014800 	.word	0x40014800
 8006b1c:	40001800 	.word	0x40001800
 8006b20:	40001c00 	.word	0x40001c00
 8006b24:	40002000 	.word	0x40002000

08006b28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b087      	sub	sp, #28
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6a1b      	ldr	r3, [r3, #32]
 8006b38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6a1b      	ldr	r3, [r3, #32]
 8006b3e:	f023 0201 	bic.w	r2, r3, #1
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b4c:	693b      	ldr	r3, [r7, #16]
 8006b4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	011b      	lsls	r3, r3, #4
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	f023 030a 	bic.w	r3, r3, #10
 8006b64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	621a      	str	r2, [r3, #32]
}
 8006b7a:	bf00      	nop
 8006b7c:	371c      	adds	r7, #28
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b087      	sub	sp, #28
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	60f8      	str	r0, [r7, #12]
 8006b8e:	60b9      	str	r1, [r7, #8]
 8006b90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6a1b      	ldr	r3, [r3, #32]
 8006b9c:	f023 0210 	bic.w	r2, r3, #16
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	699b      	ldr	r3, [r3, #24]
 8006ba8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006bb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	031b      	lsls	r3, r3, #12
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006bc2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	697a      	ldr	r2, [r7, #20]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	693a      	ldr	r2, [r7, #16]
 8006bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	621a      	str	r2, [r3, #32]
}
 8006bda:	bf00      	nop
 8006bdc:	371c      	adds	r7, #28
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b085      	sub	sp, #20
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
 8006bee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bfc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bfe:	683a      	ldr	r2, [r7, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	f043 0307 	orr.w	r3, r3, #7
 8006c08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	609a      	str	r2, [r3, #8]
}
 8006c10:	bf00      	nop
 8006c12:	3714      	adds	r7, #20
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b087      	sub	sp, #28
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	60f8      	str	r0, [r7, #12]
 8006c24:	60b9      	str	r1, [r7, #8]
 8006c26:	607a      	str	r2, [r7, #4]
 8006c28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	021a      	lsls	r2, r3, #8
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	609a      	str	r2, [r3, #8]
}
 8006c50:	bf00      	nop
 8006c52:	371c      	adds	r7, #28
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d101      	bne.n	8006c74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c70:	2302      	movs	r3, #2
 8006c72:	e05a      	b.n	8006d2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a21      	ldr	r2, [pc, #132]	@ (8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d022      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cc0:	d01d      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d018      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d013      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a1a      	ldr	r2, [pc, #104]	@ (8006d44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d00e      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a18      	ldr	r2, [pc, #96]	@ (8006d48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d009      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a17      	ldr	r2, [pc, #92]	@ (8006d4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d004      	beq.n	8006cfe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a15      	ldr	r2, [pc, #84]	@ (8006d50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d10c      	bne.n	8006d18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	68ba      	ldr	r2, [r7, #8]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	40010000 	.word	0x40010000
 8006d3c:	40000400 	.word	0x40000400
 8006d40:	40000800 	.word	0x40000800
 8006d44:	40000c00 	.word	0x40000c00
 8006d48:	40010400 	.word	0x40010400
 8006d4c:	40014000 	.word	0x40014000
 8006d50:	40001800 	.word	0x40001800

08006d54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e042      	b.n	8006e14 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d106      	bne.n	8006da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fb fda4 	bl	80028f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2224      	movs	r2, #36	@ 0x24
 8006dac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68da      	ldr	r2, [r3, #12]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006dbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 fd1b 	bl	80077fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	691a      	ldr	r2, [r3, #16]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006dd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	695a      	ldr	r2, [r3, #20]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006de4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68da      	ldr	r2, [r3, #12]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006df4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2220      	movs	r2, #32
 8006e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3708      	adds	r7, #8
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	4613      	mov	r3, r2
 8006e28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b20      	cmp	r3, #32
 8006e34:	d121      	bne.n	8006e7a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <HAL_UART_Transmit_IT+0x26>
 8006e3c:	88fb      	ldrh	r3, [r7, #6]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d101      	bne.n	8006e46 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e01a      	b.n	8006e7c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	68ba      	ldr	r2, [r7, #8]
 8006e4a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	88fa      	ldrh	r2, [r7, #6]
 8006e50:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	88fa      	ldrh	r2, [r7, #6]
 8006e56:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2221      	movs	r2, #33	@ 0x21
 8006e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	68da      	ldr	r2, [r3, #12]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006e74:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006e76:	2300      	movs	r3, #0
 8006e78:	e000      	b.n	8006e7c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006e7a:	2302      	movs	r3, #2
  }
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3714      	adds	r7, #20
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr

08006e88 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b084      	sub	sp, #16
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	4613      	mov	r3, r2
 8006e94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b20      	cmp	r3, #32
 8006ea0:	d112      	bne.n	8006ec8 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d002      	beq.n	8006eae <HAL_UART_Receive_IT+0x26>
 8006ea8:	88fb      	ldrh	r3, [r7, #6]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d101      	bne.n	8006eb2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e00b      	b.n	8006eca <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006eb8:	88fb      	ldrh	r3, [r7, #6]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	68b9      	ldr	r1, [r7, #8]
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f000 fac8 	bl	8007454 <UART_Start_Receive_IT>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	e000      	b.n	8006eca <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006ec8:	2302      	movs	r3, #2
  }
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3710      	adds	r7, #16
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
	...

08006ed4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b0ba      	sub	sp, #232	@ 0xe8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006efa:	2300      	movs	r3, #0
 8006efc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006f00:	2300      	movs	r3, #0
 8006f02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f0a:	f003 030f 	and.w	r3, r3, #15
 8006f0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006f12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d10f      	bne.n	8006f3a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f1e:	f003 0320 	and.w	r3, r3, #32
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d009      	beq.n	8006f3a <HAL_UART_IRQHandler+0x66>
 8006f26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f2a:	f003 0320 	and.w	r3, r3, #32
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 fba4 	bl	8007680 <UART_Receive_IT>
      return;
 8006f38:	e273      	b.n	8007422 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006f3a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 80de 	beq.w	8007100 <HAL_UART_IRQHandler+0x22c>
 8006f44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d106      	bne.n	8006f5e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f54:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 80d1 	beq.w	8007100 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d00b      	beq.n	8006f82 <HAL_UART_IRQHandler+0xae>
 8006f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d005      	beq.n	8006f82 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f7a:	f043 0201 	orr.w	r2, r3, #1
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f86:	f003 0304 	and.w	r3, r3, #4
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d00b      	beq.n	8006fa6 <HAL_UART_IRQHandler+0xd2>
 8006f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f92:	f003 0301 	and.w	r3, r3, #1
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d005      	beq.n	8006fa6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f9e:	f043 0202 	orr.w	r2, r3, #2
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006faa:	f003 0302 	and.w	r3, r3, #2
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d00b      	beq.n	8006fca <HAL_UART_IRQHandler+0xf6>
 8006fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fb6:	f003 0301 	and.w	r3, r3, #1
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d005      	beq.n	8006fca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc2:	f043 0204 	orr.w	r2, r3, #4
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006fca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fce:	f003 0308 	and.w	r3, r3, #8
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d011      	beq.n	8006ffa <HAL_UART_IRQHandler+0x126>
 8006fd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fda:	f003 0320 	and.w	r3, r3, #32
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d105      	bne.n	8006fee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006fe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fe6:	f003 0301 	and.w	r3, r3, #1
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d005      	beq.n	8006ffa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ff2:	f043 0208 	orr.w	r2, r3, #8
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	f000 820a 	beq.w	8007418 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007008:	f003 0320 	and.w	r3, r3, #32
 800700c:	2b00      	cmp	r3, #0
 800700e:	d008      	beq.n	8007022 <HAL_UART_IRQHandler+0x14e>
 8007010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007014:	f003 0320 	and.w	r3, r3, #32
 8007018:	2b00      	cmp	r3, #0
 800701a:	d002      	beq.n	8007022 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 fb2f 	bl	8007680 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	695b      	ldr	r3, [r3, #20]
 8007028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702c:	2b40      	cmp	r3, #64	@ 0x40
 800702e:	bf0c      	ite	eq
 8007030:	2301      	moveq	r3, #1
 8007032:	2300      	movne	r3, #0
 8007034:	b2db      	uxtb	r3, r3
 8007036:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800703e:	f003 0308 	and.w	r3, r3, #8
 8007042:	2b00      	cmp	r3, #0
 8007044:	d103      	bne.n	800704e <HAL_UART_IRQHandler+0x17a>
 8007046:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800704a:	2b00      	cmp	r3, #0
 800704c:	d04f      	beq.n	80070ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 fa3a 	bl	80074c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705e:	2b40      	cmp	r3, #64	@ 0x40
 8007060:	d141      	bne.n	80070e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	3314      	adds	r3, #20
 8007068:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800706c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007070:	e853 3f00 	ldrex	r3, [r3]
 8007074:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007078:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800707c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007080:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	3314      	adds	r3, #20
 800708a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800708e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007092:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800709a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80070a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1d9      	bne.n	8007062 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d013      	beq.n	80070de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ba:	4a8a      	ldr	r2, [pc, #552]	@ (80072e4 <HAL_UART_IRQHandler+0x410>)
 80070bc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7fb ff7b 	bl	8002fbe <HAL_DMA_Abort_IT>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d016      	beq.n	80070fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80070d8:	4610      	mov	r0, r2
 80070da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070dc:	e00e      	b.n	80070fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f9a2 	bl	8007428 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070e4:	e00a      	b.n	80070fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 f99e 	bl	8007428 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070ec:	e006      	b.n	80070fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f99a 	bl	8007428 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80070fa:	e18d      	b.n	8007418 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070fc:	bf00      	nop
    return;
 80070fe:	e18b      	b.n	8007418 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007104:	2b01      	cmp	r3, #1
 8007106:	f040 8167 	bne.w	80073d8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800710a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800710e:	f003 0310 	and.w	r3, r3, #16
 8007112:	2b00      	cmp	r3, #0
 8007114:	f000 8160 	beq.w	80073d8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800711c:	f003 0310 	and.w	r3, r3, #16
 8007120:	2b00      	cmp	r3, #0
 8007122:	f000 8159 	beq.w	80073d8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007126:	2300      	movs	r3, #0
 8007128:	60bb      	str	r3, [r7, #8]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	60bb      	str	r3, [r7, #8]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	60bb      	str	r3, [r7, #8]
 800713a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	695b      	ldr	r3, [r3, #20]
 8007142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007146:	2b40      	cmp	r3, #64	@ 0x40
 8007148:	f040 80ce 	bne.w	80072e8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007158:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 80a9 	beq.w	80072b4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007166:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800716a:	429a      	cmp	r2, r3
 800716c:	f080 80a2 	bcs.w	80072b4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007176:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800717c:	69db      	ldr	r3, [r3, #28]
 800717e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007182:	f000 8088 	beq.w	8007296 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	330c      	adds	r3, #12
 800718c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007190:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007194:	e853 3f00 	ldrex	r3, [r3]
 8007198:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800719c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80071a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80071a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	330c      	adds	r3, #12
 80071ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80071b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80071b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80071be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80071c2:	e841 2300 	strex	r3, r2, [r1]
 80071c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80071ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1d9      	bne.n	8007186 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	3314      	adds	r3, #20
 80071d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80071dc:	e853 3f00 	ldrex	r3, [r3]
 80071e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80071e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071e4:	f023 0301 	bic.w	r3, r3, #1
 80071e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	3314      	adds	r3, #20
 80071f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007202:	e841 2300 	strex	r3, r2, [r1]
 8007206:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007208:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800720a:	2b00      	cmp	r3, #0
 800720c:	d1e1      	bne.n	80071d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	3314      	adds	r3, #20
 8007214:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007216:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007218:	e853 3f00 	ldrex	r3, [r3]
 800721c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800721e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	3314      	adds	r3, #20
 800722e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007232:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007234:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007236:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007238:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800723a:	e841 2300 	strex	r3, r2, [r1]
 800723e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007240:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1e3      	bne.n	800720e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2220      	movs	r2, #32
 800724a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2200      	movs	r2, #0
 8007252:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	330c      	adds	r3, #12
 800725a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800725c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800725e:	e853 3f00 	ldrex	r3, [r3]
 8007262:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007264:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007266:	f023 0310 	bic.w	r3, r3, #16
 800726a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	330c      	adds	r3, #12
 8007274:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007278:	65ba      	str	r2, [r7, #88]	@ 0x58
 800727a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800727e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007280:	e841 2300 	strex	r3, r2, [r1]
 8007284:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007286:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1e3      	bne.n	8007254 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007290:	4618      	mov	r0, r3
 8007292:	f7fb fe24 	bl	8002ede <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2202      	movs	r2, #2
 800729a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	1ad3      	subs	r3, r2, r3
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	4619      	mov	r1, r3
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 f8c5 	bl	800743c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80072b2:	e0b3      	b.n	800741c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80072b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072bc:	429a      	cmp	r2, r3
 80072be:	f040 80ad 	bne.w	800741c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072c6:	69db      	ldr	r3, [r3, #28]
 80072c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072cc:	f040 80a6 	bne.w	800741c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80072da:	4619      	mov	r1, r3
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 f8ad 	bl	800743c <HAL_UARTEx_RxEventCallback>
      return;
 80072e2:	e09b      	b.n	800741c <HAL_UART_IRQHandler+0x548>
 80072e4:	0800758f 	.word	0x0800758f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f000 808e 	beq.w	8007420 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8007304:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 8089 	beq.w	8007420 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	330c      	adds	r3, #12
 8007314:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007318:	e853 3f00 	ldrex	r3, [r3]
 800731c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800731e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007320:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007324:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	330c      	adds	r3, #12
 800732e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007332:	647a      	str	r2, [r7, #68]	@ 0x44
 8007334:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007336:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007338:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800733a:	e841 2300 	strex	r3, r2, [r1]
 800733e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007340:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007342:	2b00      	cmp	r3, #0
 8007344:	d1e3      	bne.n	800730e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	3314      	adds	r3, #20
 800734c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007350:	e853 3f00 	ldrex	r3, [r3]
 8007354:	623b      	str	r3, [r7, #32]
   return(result);
 8007356:	6a3b      	ldr	r3, [r7, #32]
 8007358:	f023 0301 	bic.w	r3, r3, #1
 800735c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	3314      	adds	r3, #20
 8007366:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800736a:	633a      	str	r2, [r7, #48]	@ 0x30
 800736c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007370:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007372:	e841 2300 	strex	r3, r2, [r1]
 8007376:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1e3      	bne.n	8007346 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2220      	movs	r2, #32
 8007382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	330c      	adds	r3, #12
 8007392:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	e853 3f00 	ldrex	r3, [r3]
 800739a:	60fb      	str	r3, [r7, #12]
   return(result);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f023 0310 	bic.w	r3, r3, #16
 80073a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	330c      	adds	r3, #12
 80073ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80073b0:	61fa      	str	r2, [r7, #28]
 80073b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b4:	69b9      	ldr	r1, [r7, #24]
 80073b6:	69fa      	ldr	r2, [r7, #28]
 80073b8:	e841 2300 	strex	r3, r2, [r1]
 80073bc:	617b      	str	r3, [r7, #20]
   return(result);
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1e3      	bne.n	800738c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2202      	movs	r2, #2
 80073c8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80073ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073ce:	4619      	mov	r1, r3
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 f833 	bl	800743c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80073d6:	e023      	b.n	8007420 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80073d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d009      	beq.n	80073f8 <HAL_UART_IRQHandler+0x524>
 80073e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d003      	beq.n	80073f8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 f8dd 	bl	80075b0 <UART_Transmit_IT>
    return;
 80073f6:	e014      	b.n	8007422 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007400:	2b00      	cmp	r3, #0
 8007402:	d00e      	beq.n	8007422 <HAL_UART_IRQHandler+0x54e>
 8007404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740c:	2b00      	cmp	r3, #0
 800740e:	d008      	beq.n	8007422 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f000 f91d 	bl	8007650 <UART_EndTransmit_IT>
    return;
 8007416:	e004      	b.n	8007422 <HAL_UART_IRQHandler+0x54e>
    return;
 8007418:	bf00      	nop
 800741a:	e002      	b.n	8007422 <HAL_UART_IRQHandler+0x54e>
      return;
 800741c:	bf00      	nop
 800741e:	e000      	b.n	8007422 <HAL_UART_IRQHandler+0x54e>
      return;
 8007420:	bf00      	nop
  }
}
 8007422:	37e8      	adds	r7, #232	@ 0xe8
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007430:	bf00      	nop
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	460b      	mov	r3, r1
 8007446:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007448:	bf00      	nop
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	4613      	mov	r3, r2
 8007460:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	68ba      	ldr	r2, [r7, #8]
 8007466:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	88fa      	ldrh	r2, [r7, #6]
 800746c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	88fa      	ldrh	r2, [r7, #6]
 8007472:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2200      	movs	r2, #0
 8007478:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2222      	movs	r2, #34	@ 0x22
 800747e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d007      	beq.n	800749a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	68da      	ldr	r2, [r3, #12]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007498:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	695a      	ldr	r2, [r3, #20]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f042 0201 	orr.w	r2, r2, #1
 80074a8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	68da      	ldr	r2, [r3, #12]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f042 0220 	orr.w	r2, r2, #32
 80074b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3714      	adds	r7, #20
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b095      	sub	sp, #84	@ 0x54
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	330c      	adds	r3, #12
 80074d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074da:	e853 3f00 	ldrex	r3, [r3]
 80074de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	330c      	adds	r3, #12
 80074ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80074f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074f8:	e841 2300 	strex	r3, r2, [r1]
 80074fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007500:	2b00      	cmp	r3, #0
 8007502:	d1e5      	bne.n	80074d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	3314      	adds	r3, #20
 800750a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750c:	6a3b      	ldr	r3, [r7, #32]
 800750e:	e853 3f00 	ldrex	r3, [r3]
 8007512:	61fb      	str	r3, [r7, #28]
   return(result);
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	f023 0301 	bic.w	r3, r3, #1
 800751a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	3314      	adds	r3, #20
 8007522:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007524:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007526:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007528:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800752a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800752c:	e841 2300 	strex	r3, r2, [r1]
 8007530:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1e5      	bne.n	8007504 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753c:	2b01      	cmp	r3, #1
 800753e:	d119      	bne.n	8007574 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	330c      	adds	r3, #12
 8007546:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	e853 3f00 	ldrex	r3, [r3]
 800754e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	f023 0310 	bic.w	r3, r3, #16
 8007556:	647b      	str	r3, [r7, #68]	@ 0x44
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	330c      	adds	r3, #12
 800755e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007560:	61ba      	str	r2, [r7, #24]
 8007562:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007564:	6979      	ldr	r1, [r7, #20]
 8007566:	69ba      	ldr	r2, [r7, #24]
 8007568:	e841 2300 	strex	r3, r2, [r1]
 800756c:	613b      	str	r3, [r7, #16]
   return(result);
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d1e5      	bne.n	8007540 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2220      	movs	r2, #32
 8007578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007582:	bf00      	nop
 8007584:	3754      	adds	r7, #84	@ 0x54
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr

0800758e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b084      	sub	sp, #16
 8007592:	af00      	add	r7, sp, #0
 8007594:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f7ff ff40 	bl	8007428 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075a8:	bf00      	nop
 80075aa:	3710      	adds	r7, #16
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b21      	cmp	r3, #33	@ 0x21
 80075c2:	d13e      	bne.n	8007642 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075cc:	d114      	bne.n	80075f8 <UART_Transmit_IT+0x48>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d110      	bne.n	80075f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a1b      	ldr	r3, [r3, #32]
 80075da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	881b      	ldrh	r3, [r3, #0]
 80075e0:	461a      	mov	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a1b      	ldr	r3, [r3, #32]
 80075f0:	1c9a      	adds	r2, r3, #2
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	621a      	str	r2, [r3, #32]
 80075f6:	e008      	b.n	800760a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	1c59      	adds	r1, r3, #1
 80075fe:	687a      	ldr	r2, [r7, #4]
 8007600:	6211      	str	r1, [r2, #32]
 8007602:	781a      	ldrb	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800760e:	b29b      	uxth	r3, r3
 8007610:	3b01      	subs	r3, #1
 8007612:	b29b      	uxth	r3, r3
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	4619      	mov	r1, r3
 8007618:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10f      	bne.n	800763e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	68da      	ldr	r2, [r3, #12]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800762c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68da      	ldr	r2, [r3, #12]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800763c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800763e:	2300      	movs	r3, #0
 8007640:	e000      	b.n	8007644 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007642:	2302      	movs	r3, #2
  }
}
 8007644:	4618      	mov	r0, r3
 8007646:	3714      	adds	r7, #20
 8007648:	46bd      	mov	sp, r7
 800764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764e:	4770      	bx	lr

08007650 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	68da      	ldr	r2, [r3, #12]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007666:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2220      	movs	r2, #32
 800766c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f7f9 f8ab 	bl	80007cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3708      	adds	r7, #8
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08c      	sub	sp, #48	@ 0x30
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007688:	2300      	movs	r3, #0
 800768a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800768c:	2300      	movs	r3, #0
 800768e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007696:	b2db      	uxtb	r3, r3
 8007698:	2b22      	cmp	r3, #34	@ 0x22
 800769a:	f040 80aa 	bne.w	80077f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	689b      	ldr	r3, [r3, #8]
 80076a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076a6:	d115      	bne.n	80076d4 <UART_Receive_IT+0x54>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d111      	bne.n	80076d4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	b29b      	uxth	r3, r3
 80076be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076cc:	1c9a      	adds	r2, r3, #2
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80076d2:	e024      	b.n	800771e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076e2:	d007      	beq.n	80076f4 <UART_Receive_IT+0x74>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d10a      	bne.n	8007702 <UART_Receive_IT+0x82>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d106      	bne.n	8007702 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	b2da      	uxtb	r2, r3
 80076fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076fe:	701a      	strb	r2, [r3, #0]
 8007700:	e008      	b.n	8007714 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	b2db      	uxtb	r3, r3
 800770a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800770e:	b2da      	uxtb	r2, r3
 8007710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007712:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007718:	1c5a      	adds	r2, r3, #1
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007722:	b29b      	uxth	r3, r3
 8007724:	3b01      	subs	r3, #1
 8007726:	b29b      	uxth	r3, r3
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	4619      	mov	r1, r3
 800772c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800772e:	2b00      	cmp	r3, #0
 8007730:	d15d      	bne.n	80077ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	68da      	ldr	r2, [r3, #12]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f022 0220 	bic.w	r2, r2, #32
 8007740:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68da      	ldr	r2, [r3, #12]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007750:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	695a      	ldr	r2, [r3, #20]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f022 0201 	bic.w	r2, r2, #1
 8007760:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2220      	movs	r2, #32
 8007766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2200      	movs	r2, #0
 800776e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007774:	2b01      	cmp	r3, #1
 8007776:	d135      	bne.n	80077e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	330c      	adds	r3, #12
 8007784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	e853 3f00 	ldrex	r3, [r3]
 800778c:	613b      	str	r3, [r7, #16]
   return(result);
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	f023 0310 	bic.w	r3, r3, #16
 8007794:	627b      	str	r3, [r7, #36]	@ 0x24
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	330c      	adds	r3, #12
 800779c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800779e:	623a      	str	r2, [r7, #32]
 80077a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a2:	69f9      	ldr	r1, [r7, #28]
 80077a4:	6a3a      	ldr	r2, [r7, #32]
 80077a6:	e841 2300 	strex	r3, r2, [r1]
 80077aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1e5      	bne.n	800777e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0310 	and.w	r3, r3, #16
 80077bc:	2b10      	cmp	r3, #16
 80077be:	d10a      	bne.n	80077d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077c0:	2300      	movs	r3, #0
 80077c2:	60fb      	str	r3, [r7, #12]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	60fb      	str	r3, [r7, #12]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	60fb      	str	r3, [r7, #12]
 80077d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80077da:	4619      	mov	r1, r3
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f7ff fe2d 	bl	800743c <HAL_UARTEx_RxEventCallback>
 80077e2:	e002      	b.n	80077ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f7f9 f825 	bl	8000834 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80077ea:	2300      	movs	r3, #0
 80077ec:	e002      	b.n	80077f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80077ee:	2300      	movs	r3, #0
 80077f0:	e000      	b.n	80077f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80077f2:	2302      	movs	r3, #2
  }
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3730      	adds	r7, #48	@ 0x30
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007800:	b0c0      	sub	sp, #256	@ 0x100
 8007802:	af00      	add	r7, sp, #0
 8007804:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007818:	68d9      	ldr	r1, [r3, #12]
 800781a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	ea40 0301 	orr.w	r3, r0, r1
 8007824:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800782a:	689a      	ldr	r2, [r3, #8]
 800782c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007830:	691b      	ldr	r3, [r3, #16]
 8007832:	431a      	orrs	r2, r3
 8007834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007838:	695b      	ldr	r3, [r3, #20]
 800783a:	431a      	orrs	r2, r3
 800783c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007840:	69db      	ldr	r3, [r3, #28]
 8007842:	4313      	orrs	r3, r2
 8007844:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007854:	f021 010c 	bic.w	r1, r1, #12
 8007858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007862:	430b      	orrs	r3, r1
 8007864:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	695b      	ldr	r3, [r3, #20]
 800786e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007876:	6999      	ldr	r1, [r3, #24]
 8007878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	ea40 0301 	orr.w	r3, r0, r1
 8007882:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007888:	681a      	ldr	r2, [r3, #0]
 800788a:	4b8f      	ldr	r3, [pc, #572]	@ (8007ac8 <UART_SetConfig+0x2cc>)
 800788c:	429a      	cmp	r2, r3
 800788e:	d005      	beq.n	800789c <UART_SetConfig+0xa0>
 8007890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	4b8d      	ldr	r3, [pc, #564]	@ (8007acc <UART_SetConfig+0x2d0>)
 8007898:	429a      	cmp	r2, r3
 800789a:	d104      	bne.n	80078a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800789c:	f7fe f91c 	bl	8005ad8 <HAL_RCC_GetPCLK2Freq>
 80078a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80078a4:	e003      	b.n	80078ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80078a6:	f7fe f903 	bl	8005ab0 <HAL_RCC_GetPCLK1Freq>
 80078aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b2:	69db      	ldr	r3, [r3, #28]
 80078b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078b8:	f040 810c 	bne.w	8007ad4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80078bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078c0:	2200      	movs	r2, #0
 80078c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80078c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80078ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80078ce:	4622      	mov	r2, r4
 80078d0:	462b      	mov	r3, r5
 80078d2:	1891      	adds	r1, r2, r2
 80078d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80078d6:	415b      	adcs	r3, r3
 80078d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80078de:	4621      	mov	r1, r4
 80078e0:	eb12 0801 	adds.w	r8, r2, r1
 80078e4:	4629      	mov	r1, r5
 80078e6:	eb43 0901 	adc.w	r9, r3, r1
 80078ea:	f04f 0200 	mov.w	r2, #0
 80078ee:	f04f 0300 	mov.w	r3, #0
 80078f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80078fe:	4690      	mov	r8, r2
 8007900:	4699      	mov	r9, r3
 8007902:	4623      	mov	r3, r4
 8007904:	eb18 0303 	adds.w	r3, r8, r3
 8007908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800790c:	462b      	mov	r3, r5
 800790e:	eb49 0303 	adc.w	r3, r9, r3
 8007912:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007922:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007926:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800792a:	460b      	mov	r3, r1
 800792c:	18db      	adds	r3, r3, r3
 800792e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007930:	4613      	mov	r3, r2
 8007932:	eb42 0303 	adc.w	r3, r2, r3
 8007936:	657b      	str	r3, [r7, #84]	@ 0x54
 8007938:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800793c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007940:	f7f8 fcbe 	bl	80002c0 <__aeabi_uldivmod>
 8007944:	4602      	mov	r2, r0
 8007946:	460b      	mov	r3, r1
 8007948:	4b61      	ldr	r3, [pc, #388]	@ (8007ad0 <UART_SetConfig+0x2d4>)
 800794a:	fba3 2302 	umull	r2, r3, r3, r2
 800794e:	095b      	lsrs	r3, r3, #5
 8007950:	011c      	lsls	r4, r3, #4
 8007952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007956:	2200      	movs	r2, #0
 8007958:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800795c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007960:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007964:	4642      	mov	r2, r8
 8007966:	464b      	mov	r3, r9
 8007968:	1891      	adds	r1, r2, r2
 800796a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800796c:	415b      	adcs	r3, r3
 800796e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007970:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007974:	4641      	mov	r1, r8
 8007976:	eb12 0a01 	adds.w	sl, r2, r1
 800797a:	4649      	mov	r1, r9
 800797c:	eb43 0b01 	adc.w	fp, r3, r1
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	f04f 0300 	mov.w	r3, #0
 8007988:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800798c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007990:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007994:	4692      	mov	sl, r2
 8007996:	469b      	mov	fp, r3
 8007998:	4643      	mov	r3, r8
 800799a:	eb1a 0303 	adds.w	r3, sl, r3
 800799e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079a2:	464b      	mov	r3, r9
 80079a4:	eb4b 0303 	adc.w	r3, fp, r3
 80079a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80079ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80079bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80079c0:	460b      	mov	r3, r1
 80079c2:	18db      	adds	r3, r3, r3
 80079c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80079c6:	4613      	mov	r3, r2
 80079c8:	eb42 0303 	adc.w	r3, r2, r3
 80079cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80079ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80079d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80079d6:	f7f8 fc73 	bl	80002c0 <__aeabi_uldivmod>
 80079da:	4602      	mov	r2, r0
 80079dc:	460b      	mov	r3, r1
 80079de:	4611      	mov	r1, r2
 80079e0:	4b3b      	ldr	r3, [pc, #236]	@ (8007ad0 <UART_SetConfig+0x2d4>)
 80079e2:	fba3 2301 	umull	r2, r3, r3, r1
 80079e6:	095b      	lsrs	r3, r3, #5
 80079e8:	2264      	movs	r2, #100	@ 0x64
 80079ea:	fb02 f303 	mul.w	r3, r2, r3
 80079ee:	1acb      	subs	r3, r1, r3
 80079f0:	00db      	lsls	r3, r3, #3
 80079f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80079f6:	4b36      	ldr	r3, [pc, #216]	@ (8007ad0 <UART_SetConfig+0x2d4>)
 80079f8:	fba3 2302 	umull	r2, r3, r3, r2
 80079fc:	095b      	lsrs	r3, r3, #5
 80079fe:	005b      	lsls	r3, r3, #1
 8007a00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a04:	441c      	add	r4, r3
 8007a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007a14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007a18:	4642      	mov	r2, r8
 8007a1a:	464b      	mov	r3, r9
 8007a1c:	1891      	adds	r1, r2, r2
 8007a1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007a20:	415b      	adcs	r3, r3
 8007a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007a28:	4641      	mov	r1, r8
 8007a2a:	1851      	adds	r1, r2, r1
 8007a2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8007a2e:	4649      	mov	r1, r9
 8007a30:	414b      	adcs	r3, r1
 8007a32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a34:	f04f 0200 	mov.w	r2, #0
 8007a38:	f04f 0300 	mov.w	r3, #0
 8007a3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007a40:	4659      	mov	r1, fp
 8007a42:	00cb      	lsls	r3, r1, #3
 8007a44:	4651      	mov	r1, sl
 8007a46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a4a:	4651      	mov	r1, sl
 8007a4c:	00ca      	lsls	r2, r1, #3
 8007a4e:	4610      	mov	r0, r2
 8007a50:	4619      	mov	r1, r3
 8007a52:	4603      	mov	r3, r0
 8007a54:	4642      	mov	r2, r8
 8007a56:	189b      	adds	r3, r3, r2
 8007a58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a5c:	464b      	mov	r3, r9
 8007a5e:	460a      	mov	r2, r1
 8007a60:	eb42 0303 	adc.w	r3, r2, r3
 8007a64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a6c:	685b      	ldr	r3, [r3, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007a74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007a78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	18db      	adds	r3, r3, r3
 8007a80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a82:	4613      	mov	r3, r2
 8007a84:	eb42 0303 	adc.w	r3, r2, r3
 8007a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007a8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007a92:	f7f8 fc15 	bl	80002c0 <__aeabi_uldivmod>
 8007a96:	4602      	mov	r2, r0
 8007a98:	460b      	mov	r3, r1
 8007a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ad0 <UART_SetConfig+0x2d4>)
 8007a9c:	fba3 1302 	umull	r1, r3, r3, r2
 8007aa0:	095b      	lsrs	r3, r3, #5
 8007aa2:	2164      	movs	r1, #100	@ 0x64
 8007aa4:	fb01 f303 	mul.w	r3, r1, r3
 8007aa8:	1ad3      	subs	r3, r2, r3
 8007aaa:	00db      	lsls	r3, r3, #3
 8007aac:	3332      	adds	r3, #50	@ 0x32
 8007aae:	4a08      	ldr	r2, [pc, #32]	@ (8007ad0 <UART_SetConfig+0x2d4>)
 8007ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ab4:	095b      	lsrs	r3, r3, #5
 8007ab6:	f003 0207 	and.w	r2, r3, #7
 8007aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4422      	add	r2, r4
 8007ac2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007ac4:	e106      	b.n	8007cd4 <UART_SetConfig+0x4d8>
 8007ac6:	bf00      	nop
 8007ac8:	40011000 	.word	0x40011000
 8007acc:	40011400 	.word	0x40011400
 8007ad0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ad4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007ade:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007ae2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007ae6:	4642      	mov	r2, r8
 8007ae8:	464b      	mov	r3, r9
 8007aea:	1891      	adds	r1, r2, r2
 8007aec:	6239      	str	r1, [r7, #32]
 8007aee:	415b      	adcs	r3, r3
 8007af0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007af2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007af6:	4641      	mov	r1, r8
 8007af8:	1854      	adds	r4, r2, r1
 8007afa:	4649      	mov	r1, r9
 8007afc:	eb43 0501 	adc.w	r5, r3, r1
 8007b00:	f04f 0200 	mov.w	r2, #0
 8007b04:	f04f 0300 	mov.w	r3, #0
 8007b08:	00eb      	lsls	r3, r5, #3
 8007b0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b0e:	00e2      	lsls	r2, r4, #3
 8007b10:	4614      	mov	r4, r2
 8007b12:	461d      	mov	r5, r3
 8007b14:	4643      	mov	r3, r8
 8007b16:	18e3      	adds	r3, r4, r3
 8007b18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b1c:	464b      	mov	r3, r9
 8007b1e:	eb45 0303 	adc.w	r3, r5, r3
 8007b22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007b36:	f04f 0200 	mov.w	r2, #0
 8007b3a:	f04f 0300 	mov.w	r3, #0
 8007b3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007b42:	4629      	mov	r1, r5
 8007b44:	008b      	lsls	r3, r1, #2
 8007b46:	4621      	mov	r1, r4
 8007b48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b4c:	4621      	mov	r1, r4
 8007b4e:	008a      	lsls	r2, r1, #2
 8007b50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007b54:	f7f8 fbb4 	bl	80002c0 <__aeabi_uldivmod>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	4b60      	ldr	r3, [pc, #384]	@ (8007ce0 <UART_SetConfig+0x4e4>)
 8007b5e:	fba3 2302 	umull	r2, r3, r3, r2
 8007b62:	095b      	lsrs	r3, r3, #5
 8007b64:	011c      	lsls	r4, r3, #4
 8007b66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007b74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007b78:	4642      	mov	r2, r8
 8007b7a:	464b      	mov	r3, r9
 8007b7c:	1891      	adds	r1, r2, r2
 8007b7e:	61b9      	str	r1, [r7, #24]
 8007b80:	415b      	adcs	r3, r3
 8007b82:	61fb      	str	r3, [r7, #28]
 8007b84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b88:	4641      	mov	r1, r8
 8007b8a:	1851      	adds	r1, r2, r1
 8007b8c:	6139      	str	r1, [r7, #16]
 8007b8e:	4649      	mov	r1, r9
 8007b90:	414b      	adcs	r3, r1
 8007b92:	617b      	str	r3, [r7, #20]
 8007b94:	f04f 0200 	mov.w	r2, #0
 8007b98:	f04f 0300 	mov.w	r3, #0
 8007b9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ba0:	4659      	mov	r1, fp
 8007ba2:	00cb      	lsls	r3, r1, #3
 8007ba4:	4651      	mov	r1, sl
 8007ba6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007baa:	4651      	mov	r1, sl
 8007bac:	00ca      	lsls	r2, r1, #3
 8007bae:	4610      	mov	r0, r2
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	4642      	mov	r2, r8
 8007bb6:	189b      	adds	r3, r3, r2
 8007bb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007bbc:	464b      	mov	r3, r9
 8007bbe:	460a      	mov	r2, r1
 8007bc0:	eb42 0303 	adc.w	r3, r2, r3
 8007bc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007bd2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007bd4:	f04f 0200 	mov.w	r2, #0
 8007bd8:	f04f 0300 	mov.w	r3, #0
 8007bdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007be0:	4649      	mov	r1, r9
 8007be2:	008b      	lsls	r3, r1, #2
 8007be4:	4641      	mov	r1, r8
 8007be6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bea:	4641      	mov	r1, r8
 8007bec:	008a      	lsls	r2, r1, #2
 8007bee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007bf2:	f7f8 fb65 	bl	80002c0 <__aeabi_uldivmod>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	4611      	mov	r1, r2
 8007bfc:	4b38      	ldr	r3, [pc, #224]	@ (8007ce0 <UART_SetConfig+0x4e4>)
 8007bfe:	fba3 2301 	umull	r2, r3, r3, r1
 8007c02:	095b      	lsrs	r3, r3, #5
 8007c04:	2264      	movs	r2, #100	@ 0x64
 8007c06:	fb02 f303 	mul.w	r3, r2, r3
 8007c0a:	1acb      	subs	r3, r1, r3
 8007c0c:	011b      	lsls	r3, r3, #4
 8007c0e:	3332      	adds	r3, #50	@ 0x32
 8007c10:	4a33      	ldr	r2, [pc, #204]	@ (8007ce0 <UART_SetConfig+0x4e4>)
 8007c12:	fba2 2303 	umull	r2, r3, r2, r3
 8007c16:	095b      	lsrs	r3, r3, #5
 8007c18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c1c:	441c      	add	r4, r3
 8007c1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c22:	2200      	movs	r2, #0
 8007c24:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c26:	677a      	str	r2, [r7, #116]	@ 0x74
 8007c28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007c2c:	4642      	mov	r2, r8
 8007c2e:	464b      	mov	r3, r9
 8007c30:	1891      	adds	r1, r2, r2
 8007c32:	60b9      	str	r1, [r7, #8]
 8007c34:	415b      	adcs	r3, r3
 8007c36:	60fb      	str	r3, [r7, #12]
 8007c38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	1851      	adds	r1, r2, r1
 8007c40:	6039      	str	r1, [r7, #0]
 8007c42:	4649      	mov	r1, r9
 8007c44:	414b      	adcs	r3, r1
 8007c46:	607b      	str	r3, [r7, #4]
 8007c48:	f04f 0200 	mov.w	r2, #0
 8007c4c:	f04f 0300 	mov.w	r3, #0
 8007c50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007c54:	4659      	mov	r1, fp
 8007c56:	00cb      	lsls	r3, r1, #3
 8007c58:	4651      	mov	r1, sl
 8007c5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c5e:	4651      	mov	r1, sl
 8007c60:	00ca      	lsls	r2, r1, #3
 8007c62:	4610      	mov	r0, r2
 8007c64:	4619      	mov	r1, r3
 8007c66:	4603      	mov	r3, r0
 8007c68:	4642      	mov	r2, r8
 8007c6a:	189b      	adds	r3, r3, r2
 8007c6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c6e:	464b      	mov	r3, r9
 8007c70:	460a      	mov	r2, r1
 8007c72:	eb42 0303 	adc.w	r3, r2, r3
 8007c76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c82:	667a      	str	r2, [r7, #100]	@ 0x64
 8007c84:	f04f 0200 	mov.w	r2, #0
 8007c88:	f04f 0300 	mov.w	r3, #0
 8007c8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007c90:	4649      	mov	r1, r9
 8007c92:	008b      	lsls	r3, r1, #2
 8007c94:	4641      	mov	r1, r8
 8007c96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c9a:	4641      	mov	r1, r8
 8007c9c:	008a      	lsls	r2, r1, #2
 8007c9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007ca2:	f7f8 fb0d 	bl	80002c0 <__aeabi_uldivmod>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	460b      	mov	r3, r1
 8007caa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ce0 <UART_SetConfig+0x4e4>)
 8007cac:	fba3 1302 	umull	r1, r3, r3, r2
 8007cb0:	095b      	lsrs	r3, r3, #5
 8007cb2:	2164      	movs	r1, #100	@ 0x64
 8007cb4:	fb01 f303 	mul.w	r3, r1, r3
 8007cb8:	1ad3      	subs	r3, r2, r3
 8007cba:	011b      	lsls	r3, r3, #4
 8007cbc:	3332      	adds	r3, #50	@ 0x32
 8007cbe:	4a08      	ldr	r2, [pc, #32]	@ (8007ce0 <UART_SetConfig+0x4e4>)
 8007cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc4:	095b      	lsrs	r3, r3, #5
 8007cc6:	f003 020f 	and.w	r2, r3, #15
 8007cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4422      	add	r2, r4
 8007cd2:	609a      	str	r2, [r3, #8]
}
 8007cd4:	bf00      	nop
 8007cd6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ce0:	51eb851f 	.word	0x51eb851f

08007ce4 <atoi>:
 8007ce4:	220a      	movs	r2, #10
 8007ce6:	2100      	movs	r1, #0
 8007ce8:	f000 b87a 	b.w	8007de0 <strtol>

08007cec <_strtol_l.isra.0>:
 8007cec:	2b24      	cmp	r3, #36	@ 0x24
 8007cee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf2:	4686      	mov	lr, r0
 8007cf4:	4690      	mov	r8, r2
 8007cf6:	d801      	bhi.n	8007cfc <_strtol_l.isra.0+0x10>
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d106      	bne.n	8007d0a <_strtol_l.isra.0+0x1e>
 8007cfc:	f000 f8a2 	bl	8007e44 <__errno>
 8007d00:	2316      	movs	r3, #22
 8007d02:	6003      	str	r3, [r0, #0]
 8007d04:	2000      	movs	r0, #0
 8007d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d0a:	4834      	ldr	r0, [pc, #208]	@ (8007ddc <_strtol_l.isra.0+0xf0>)
 8007d0c:	460d      	mov	r5, r1
 8007d0e:	462a      	mov	r2, r5
 8007d10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d14:	5d06      	ldrb	r6, [r0, r4]
 8007d16:	f016 0608 	ands.w	r6, r6, #8
 8007d1a:	d1f8      	bne.n	8007d0e <_strtol_l.isra.0+0x22>
 8007d1c:	2c2d      	cmp	r4, #45	@ 0x2d
 8007d1e:	d110      	bne.n	8007d42 <_strtol_l.isra.0+0x56>
 8007d20:	782c      	ldrb	r4, [r5, #0]
 8007d22:	2601      	movs	r6, #1
 8007d24:	1c95      	adds	r5, r2, #2
 8007d26:	f033 0210 	bics.w	r2, r3, #16
 8007d2a:	d115      	bne.n	8007d58 <_strtol_l.isra.0+0x6c>
 8007d2c:	2c30      	cmp	r4, #48	@ 0x30
 8007d2e:	d10d      	bne.n	8007d4c <_strtol_l.isra.0+0x60>
 8007d30:	782a      	ldrb	r2, [r5, #0]
 8007d32:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007d36:	2a58      	cmp	r2, #88	@ 0x58
 8007d38:	d108      	bne.n	8007d4c <_strtol_l.isra.0+0x60>
 8007d3a:	786c      	ldrb	r4, [r5, #1]
 8007d3c:	3502      	adds	r5, #2
 8007d3e:	2310      	movs	r3, #16
 8007d40:	e00a      	b.n	8007d58 <_strtol_l.isra.0+0x6c>
 8007d42:	2c2b      	cmp	r4, #43	@ 0x2b
 8007d44:	bf04      	itt	eq
 8007d46:	782c      	ldrbeq	r4, [r5, #0]
 8007d48:	1c95      	addeq	r5, r2, #2
 8007d4a:	e7ec      	b.n	8007d26 <_strtol_l.isra.0+0x3a>
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d1f6      	bne.n	8007d3e <_strtol_l.isra.0+0x52>
 8007d50:	2c30      	cmp	r4, #48	@ 0x30
 8007d52:	bf14      	ite	ne
 8007d54:	230a      	movne	r3, #10
 8007d56:	2308      	moveq	r3, #8
 8007d58:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007d5c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007d60:	2200      	movs	r2, #0
 8007d62:	fbbc f9f3 	udiv	r9, ip, r3
 8007d66:	4610      	mov	r0, r2
 8007d68:	fb03 ca19 	mls	sl, r3, r9, ip
 8007d6c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007d70:	2f09      	cmp	r7, #9
 8007d72:	d80f      	bhi.n	8007d94 <_strtol_l.isra.0+0xa8>
 8007d74:	463c      	mov	r4, r7
 8007d76:	42a3      	cmp	r3, r4
 8007d78:	dd1b      	ble.n	8007db2 <_strtol_l.isra.0+0xc6>
 8007d7a:	1c57      	adds	r7, r2, #1
 8007d7c:	d007      	beq.n	8007d8e <_strtol_l.isra.0+0xa2>
 8007d7e:	4581      	cmp	r9, r0
 8007d80:	d314      	bcc.n	8007dac <_strtol_l.isra.0+0xc0>
 8007d82:	d101      	bne.n	8007d88 <_strtol_l.isra.0+0x9c>
 8007d84:	45a2      	cmp	sl, r4
 8007d86:	db11      	blt.n	8007dac <_strtol_l.isra.0+0xc0>
 8007d88:	fb00 4003 	mla	r0, r0, r3, r4
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d92:	e7eb      	b.n	8007d6c <_strtol_l.isra.0+0x80>
 8007d94:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007d98:	2f19      	cmp	r7, #25
 8007d9a:	d801      	bhi.n	8007da0 <_strtol_l.isra.0+0xb4>
 8007d9c:	3c37      	subs	r4, #55	@ 0x37
 8007d9e:	e7ea      	b.n	8007d76 <_strtol_l.isra.0+0x8a>
 8007da0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007da4:	2f19      	cmp	r7, #25
 8007da6:	d804      	bhi.n	8007db2 <_strtol_l.isra.0+0xc6>
 8007da8:	3c57      	subs	r4, #87	@ 0x57
 8007daa:	e7e4      	b.n	8007d76 <_strtol_l.isra.0+0x8a>
 8007dac:	f04f 32ff 	mov.w	r2, #4294967295
 8007db0:	e7ed      	b.n	8007d8e <_strtol_l.isra.0+0xa2>
 8007db2:	1c53      	adds	r3, r2, #1
 8007db4:	d108      	bne.n	8007dc8 <_strtol_l.isra.0+0xdc>
 8007db6:	2322      	movs	r3, #34	@ 0x22
 8007db8:	f8ce 3000 	str.w	r3, [lr]
 8007dbc:	4660      	mov	r0, ip
 8007dbe:	f1b8 0f00 	cmp.w	r8, #0
 8007dc2:	d0a0      	beq.n	8007d06 <_strtol_l.isra.0+0x1a>
 8007dc4:	1e69      	subs	r1, r5, #1
 8007dc6:	e006      	b.n	8007dd6 <_strtol_l.isra.0+0xea>
 8007dc8:	b106      	cbz	r6, 8007dcc <_strtol_l.isra.0+0xe0>
 8007dca:	4240      	negs	r0, r0
 8007dcc:	f1b8 0f00 	cmp.w	r8, #0
 8007dd0:	d099      	beq.n	8007d06 <_strtol_l.isra.0+0x1a>
 8007dd2:	2a00      	cmp	r2, #0
 8007dd4:	d1f6      	bne.n	8007dc4 <_strtol_l.isra.0+0xd8>
 8007dd6:	f8c8 1000 	str.w	r1, [r8]
 8007dda:	e794      	b.n	8007d06 <_strtol_l.isra.0+0x1a>
 8007ddc:	08008855 	.word	0x08008855

08007de0 <strtol>:
 8007de0:	4613      	mov	r3, r2
 8007de2:	460a      	mov	r2, r1
 8007de4:	4601      	mov	r1, r0
 8007de6:	4802      	ldr	r0, [pc, #8]	@ (8007df0 <strtol+0x10>)
 8007de8:	6800      	ldr	r0, [r0, #0]
 8007dea:	f7ff bf7f 	b.w	8007cec <_strtol_l.isra.0>
 8007dee:	bf00      	nop
 8007df0:	2000001c 	.word	0x2000001c

08007df4 <_vsiprintf_r>:
 8007df4:	b510      	push	{r4, lr}
 8007df6:	b09a      	sub	sp, #104	@ 0x68
 8007df8:	2400      	movs	r4, #0
 8007dfa:	9100      	str	r1, [sp, #0]
 8007dfc:	9104      	str	r1, [sp, #16]
 8007dfe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007e02:	9105      	str	r1, [sp, #20]
 8007e04:	9102      	str	r1, [sp, #8]
 8007e06:	4905      	ldr	r1, [pc, #20]	@ (8007e1c <_vsiprintf_r+0x28>)
 8007e08:	9103      	str	r1, [sp, #12]
 8007e0a:	4669      	mov	r1, sp
 8007e0c:	9419      	str	r4, [sp, #100]	@ 0x64
 8007e0e:	f000 f9a7 	bl	8008160 <_svfiprintf_r>
 8007e12:	9b00      	ldr	r3, [sp, #0]
 8007e14:	701c      	strb	r4, [r3, #0]
 8007e16:	b01a      	add	sp, #104	@ 0x68
 8007e18:	bd10      	pop	{r4, pc}
 8007e1a:	bf00      	nop
 8007e1c:	ffff0208 	.word	0xffff0208

08007e20 <vsiprintf>:
 8007e20:	4613      	mov	r3, r2
 8007e22:	460a      	mov	r2, r1
 8007e24:	4601      	mov	r1, r0
 8007e26:	4802      	ldr	r0, [pc, #8]	@ (8007e30 <vsiprintf+0x10>)
 8007e28:	6800      	ldr	r0, [r0, #0]
 8007e2a:	f7ff bfe3 	b.w	8007df4 <_vsiprintf_r>
 8007e2e:	bf00      	nop
 8007e30:	2000001c 	.word	0x2000001c

08007e34 <memset>:
 8007e34:	4402      	add	r2, r0
 8007e36:	4603      	mov	r3, r0
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d100      	bne.n	8007e3e <memset+0xa>
 8007e3c:	4770      	bx	lr
 8007e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8007e42:	e7f9      	b.n	8007e38 <memset+0x4>

08007e44 <__errno>:
 8007e44:	4b01      	ldr	r3, [pc, #4]	@ (8007e4c <__errno+0x8>)
 8007e46:	6818      	ldr	r0, [r3, #0]
 8007e48:	4770      	bx	lr
 8007e4a:	bf00      	nop
 8007e4c:	2000001c 	.word	0x2000001c

08007e50 <__libc_init_array>:
 8007e50:	b570      	push	{r4, r5, r6, lr}
 8007e52:	4d0d      	ldr	r5, [pc, #52]	@ (8007e88 <__libc_init_array+0x38>)
 8007e54:	4c0d      	ldr	r4, [pc, #52]	@ (8007e8c <__libc_init_array+0x3c>)
 8007e56:	1b64      	subs	r4, r4, r5
 8007e58:	10a4      	asrs	r4, r4, #2
 8007e5a:	2600      	movs	r6, #0
 8007e5c:	42a6      	cmp	r6, r4
 8007e5e:	d109      	bne.n	8007e74 <__libc_init_array+0x24>
 8007e60:	4d0b      	ldr	r5, [pc, #44]	@ (8007e90 <__libc_init_array+0x40>)
 8007e62:	4c0c      	ldr	r4, [pc, #48]	@ (8007e94 <__libc_init_array+0x44>)
 8007e64:	f000 fc64 	bl	8008730 <_init>
 8007e68:	1b64      	subs	r4, r4, r5
 8007e6a:	10a4      	asrs	r4, r4, #2
 8007e6c:	2600      	movs	r6, #0
 8007e6e:	42a6      	cmp	r6, r4
 8007e70:	d105      	bne.n	8007e7e <__libc_init_array+0x2e>
 8007e72:	bd70      	pop	{r4, r5, r6, pc}
 8007e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e78:	4798      	blx	r3
 8007e7a:	3601      	adds	r6, #1
 8007e7c:	e7ee      	b.n	8007e5c <__libc_init_array+0xc>
 8007e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e82:	4798      	blx	r3
 8007e84:	3601      	adds	r6, #1
 8007e86:	e7f2      	b.n	8007e6e <__libc_init_array+0x1e>
 8007e88:	08008990 	.word	0x08008990
 8007e8c:	08008990 	.word	0x08008990
 8007e90:	08008990 	.word	0x08008990
 8007e94:	08008994 	.word	0x08008994

08007e98 <__retarget_lock_acquire_recursive>:
 8007e98:	4770      	bx	lr

08007e9a <__retarget_lock_release_recursive>:
 8007e9a:	4770      	bx	lr

08007e9c <memcpy>:
 8007e9c:	440a      	add	r2, r1
 8007e9e:	4291      	cmp	r1, r2
 8007ea0:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ea4:	d100      	bne.n	8007ea8 <memcpy+0xc>
 8007ea6:	4770      	bx	lr
 8007ea8:	b510      	push	{r4, lr}
 8007eaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007eae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007eb2:	4291      	cmp	r1, r2
 8007eb4:	d1f9      	bne.n	8007eaa <memcpy+0xe>
 8007eb6:	bd10      	pop	{r4, pc}

08007eb8 <_free_r>:
 8007eb8:	b538      	push	{r3, r4, r5, lr}
 8007eba:	4605      	mov	r5, r0
 8007ebc:	2900      	cmp	r1, #0
 8007ebe:	d041      	beq.n	8007f44 <_free_r+0x8c>
 8007ec0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ec4:	1f0c      	subs	r4, r1, #4
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	bfb8      	it	lt
 8007eca:	18e4      	addlt	r4, r4, r3
 8007ecc:	f000 f8e0 	bl	8008090 <__malloc_lock>
 8007ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8007f48 <_free_r+0x90>)
 8007ed2:	6813      	ldr	r3, [r2, #0]
 8007ed4:	b933      	cbnz	r3, 8007ee4 <_free_r+0x2c>
 8007ed6:	6063      	str	r3, [r4, #4]
 8007ed8:	6014      	str	r4, [r2, #0]
 8007eda:	4628      	mov	r0, r5
 8007edc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ee0:	f000 b8dc 	b.w	800809c <__malloc_unlock>
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	d908      	bls.n	8007efa <_free_r+0x42>
 8007ee8:	6820      	ldr	r0, [r4, #0]
 8007eea:	1821      	adds	r1, r4, r0
 8007eec:	428b      	cmp	r3, r1
 8007eee:	bf01      	itttt	eq
 8007ef0:	6819      	ldreq	r1, [r3, #0]
 8007ef2:	685b      	ldreq	r3, [r3, #4]
 8007ef4:	1809      	addeq	r1, r1, r0
 8007ef6:	6021      	streq	r1, [r4, #0]
 8007ef8:	e7ed      	b.n	8007ed6 <_free_r+0x1e>
 8007efa:	461a      	mov	r2, r3
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	b10b      	cbz	r3, 8007f04 <_free_r+0x4c>
 8007f00:	42a3      	cmp	r3, r4
 8007f02:	d9fa      	bls.n	8007efa <_free_r+0x42>
 8007f04:	6811      	ldr	r1, [r2, #0]
 8007f06:	1850      	adds	r0, r2, r1
 8007f08:	42a0      	cmp	r0, r4
 8007f0a:	d10b      	bne.n	8007f24 <_free_r+0x6c>
 8007f0c:	6820      	ldr	r0, [r4, #0]
 8007f0e:	4401      	add	r1, r0
 8007f10:	1850      	adds	r0, r2, r1
 8007f12:	4283      	cmp	r3, r0
 8007f14:	6011      	str	r1, [r2, #0]
 8007f16:	d1e0      	bne.n	8007eda <_free_r+0x22>
 8007f18:	6818      	ldr	r0, [r3, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	6053      	str	r3, [r2, #4]
 8007f1e:	4408      	add	r0, r1
 8007f20:	6010      	str	r0, [r2, #0]
 8007f22:	e7da      	b.n	8007eda <_free_r+0x22>
 8007f24:	d902      	bls.n	8007f2c <_free_r+0x74>
 8007f26:	230c      	movs	r3, #12
 8007f28:	602b      	str	r3, [r5, #0]
 8007f2a:	e7d6      	b.n	8007eda <_free_r+0x22>
 8007f2c:	6820      	ldr	r0, [r4, #0]
 8007f2e:	1821      	adds	r1, r4, r0
 8007f30:	428b      	cmp	r3, r1
 8007f32:	bf04      	itt	eq
 8007f34:	6819      	ldreq	r1, [r3, #0]
 8007f36:	685b      	ldreq	r3, [r3, #4]
 8007f38:	6063      	str	r3, [r4, #4]
 8007f3a:	bf04      	itt	eq
 8007f3c:	1809      	addeq	r1, r1, r0
 8007f3e:	6021      	streq	r1, [r4, #0]
 8007f40:	6054      	str	r4, [r2, #4]
 8007f42:	e7ca      	b.n	8007eda <_free_r+0x22>
 8007f44:	bd38      	pop	{r3, r4, r5, pc}
 8007f46:	bf00      	nop
 8007f48:	20002f5c 	.word	0x20002f5c

08007f4c <sbrk_aligned>:
 8007f4c:	b570      	push	{r4, r5, r6, lr}
 8007f4e:	4e0f      	ldr	r6, [pc, #60]	@ (8007f8c <sbrk_aligned+0x40>)
 8007f50:	460c      	mov	r4, r1
 8007f52:	6831      	ldr	r1, [r6, #0]
 8007f54:	4605      	mov	r5, r0
 8007f56:	b911      	cbnz	r1, 8007f5e <sbrk_aligned+0x12>
 8007f58:	f000 fba4 	bl	80086a4 <_sbrk_r>
 8007f5c:	6030      	str	r0, [r6, #0]
 8007f5e:	4621      	mov	r1, r4
 8007f60:	4628      	mov	r0, r5
 8007f62:	f000 fb9f 	bl	80086a4 <_sbrk_r>
 8007f66:	1c43      	adds	r3, r0, #1
 8007f68:	d103      	bne.n	8007f72 <sbrk_aligned+0x26>
 8007f6a:	f04f 34ff 	mov.w	r4, #4294967295
 8007f6e:	4620      	mov	r0, r4
 8007f70:	bd70      	pop	{r4, r5, r6, pc}
 8007f72:	1cc4      	adds	r4, r0, #3
 8007f74:	f024 0403 	bic.w	r4, r4, #3
 8007f78:	42a0      	cmp	r0, r4
 8007f7a:	d0f8      	beq.n	8007f6e <sbrk_aligned+0x22>
 8007f7c:	1a21      	subs	r1, r4, r0
 8007f7e:	4628      	mov	r0, r5
 8007f80:	f000 fb90 	bl	80086a4 <_sbrk_r>
 8007f84:	3001      	adds	r0, #1
 8007f86:	d1f2      	bne.n	8007f6e <sbrk_aligned+0x22>
 8007f88:	e7ef      	b.n	8007f6a <sbrk_aligned+0x1e>
 8007f8a:	bf00      	nop
 8007f8c:	20002f58 	.word	0x20002f58

08007f90 <_malloc_r>:
 8007f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f94:	1ccd      	adds	r5, r1, #3
 8007f96:	f025 0503 	bic.w	r5, r5, #3
 8007f9a:	3508      	adds	r5, #8
 8007f9c:	2d0c      	cmp	r5, #12
 8007f9e:	bf38      	it	cc
 8007fa0:	250c      	movcc	r5, #12
 8007fa2:	2d00      	cmp	r5, #0
 8007fa4:	4606      	mov	r6, r0
 8007fa6:	db01      	blt.n	8007fac <_malloc_r+0x1c>
 8007fa8:	42a9      	cmp	r1, r5
 8007faa:	d904      	bls.n	8007fb6 <_malloc_r+0x26>
 8007fac:	230c      	movs	r3, #12
 8007fae:	6033      	str	r3, [r6, #0]
 8007fb0:	2000      	movs	r0, #0
 8007fb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fb6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800808c <_malloc_r+0xfc>
 8007fba:	f000 f869 	bl	8008090 <__malloc_lock>
 8007fbe:	f8d8 3000 	ldr.w	r3, [r8]
 8007fc2:	461c      	mov	r4, r3
 8007fc4:	bb44      	cbnz	r4, 8008018 <_malloc_r+0x88>
 8007fc6:	4629      	mov	r1, r5
 8007fc8:	4630      	mov	r0, r6
 8007fca:	f7ff ffbf 	bl	8007f4c <sbrk_aligned>
 8007fce:	1c43      	adds	r3, r0, #1
 8007fd0:	4604      	mov	r4, r0
 8007fd2:	d158      	bne.n	8008086 <_malloc_r+0xf6>
 8007fd4:	f8d8 4000 	ldr.w	r4, [r8]
 8007fd8:	4627      	mov	r7, r4
 8007fda:	2f00      	cmp	r7, #0
 8007fdc:	d143      	bne.n	8008066 <_malloc_r+0xd6>
 8007fde:	2c00      	cmp	r4, #0
 8007fe0:	d04b      	beq.n	800807a <_malloc_r+0xea>
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	4639      	mov	r1, r7
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	eb04 0903 	add.w	r9, r4, r3
 8007fec:	f000 fb5a 	bl	80086a4 <_sbrk_r>
 8007ff0:	4581      	cmp	r9, r0
 8007ff2:	d142      	bne.n	800807a <_malloc_r+0xea>
 8007ff4:	6821      	ldr	r1, [r4, #0]
 8007ff6:	1a6d      	subs	r5, r5, r1
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	f7ff ffa6 	bl	8007f4c <sbrk_aligned>
 8008000:	3001      	adds	r0, #1
 8008002:	d03a      	beq.n	800807a <_malloc_r+0xea>
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	442b      	add	r3, r5
 8008008:	6023      	str	r3, [r4, #0]
 800800a:	f8d8 3000 	ldr.w	r3, [r8]
 800800e:	685a      	ldr	r2, [r3, #4]
 8008010:	bb62      	cbnz	r2, 800806c <_malloc_r+0xdc>
 8008012:	f8c8 7000 	str.w	r7, [r8]
 8008016:	e00f      	b.n	8008038 <_malloc_r+0xa8>
 8008018:	6822      	ldr	r2, [r4, #0]
 800801a:	1b52      	subs	r2, r2, r5
 800801c:	d420      	bmi.n	8008060 <_malloc_r+0xd0>
 800801e:	2a0b      	cmp	r2, #11
 8008020:	d917      	bls.n	8008052 <_malloc_r+0xc2>
 8008022:	1961      	adds	r1, r4, r5
 8008024:	42a3      	cmp	r3, r4
 8008026:	6025      	str	r5, [r4, #0]
 8008028:	bf18      	it	ne
 800802a:	6059      	strne	r1, [r3, #4]
 800802c:	6863      	ldr	r3, [r4, #4]
 800802e:	bf08      	it	eq
 8008030:	f8c8 1000 	streq.w	r1, [r8]
 8008034:	5162      	str	r2, [r4, r5]
 8008036:	604b      	str	r3, [r1, #4]
 8008038:	4630      	mov	r0, r6
 800803a:	f000 f82f 	bl	800809c <__malloc_unlock>
 800803e:	f104 000b 	add.w	r0, r4, #11
 8008042:	1d23      	adds	r3, r4, #4
 8008044:	f020 0007 	bic.w	r0, r0, #7
 8008048:	1ac2      	subs	r2, r0, r3
 800804a:	bf1c      	itt	ne
 800804c:	1a1b      	subne	r3, r3, r0
 800804e:	50a3      	strne	r3, [r4, r2]
 8008050:	e7af      	b.n	8007fb2 <_malloc_r+0x22>
 8008052:	6862      	ldr	r2, [r4, #4]
 8008054:	42a3      	cmp	r3, r4
 8008056:	bf0c      	ite	eq
 8008058:	f8c8 2000 	streq.w	r2, [r8]
 800805c:	605a      	strne	r2, [r3, #4]
 800805e:	e7eb      	b.n	8008038 <_malloc_r+0xa8>
 8008060:	4623      	mov	r3, r4
 8008062:	6864      	ldr	r4, [r4, #4]
 8008064:	e7ae      	b.n	8007fc4 <_malloc_r+0x34>
 8008066:	463c      	mov	r4, r7
 8008068:	687f      	ldr	r7, [r7, #4]
 800806a:	e7b6      	b.n	8007fda <_malloc_r+0x4a>
 800806c:	461a      	mov	r2, r3
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	42a3      	cmp	r3, r4
 8008072:	d1fb      	bne.n	800806c <_malloc_r+0xdc>
 8008074:	2300      	movs	r3, #0
 8008076:	6053      	str	r3, [r2, #4]
 8008078:	e7de      	b.n	8008038 <_malloc_r+0xa8>
 800807a:	230c      	movs	r3, #12
 800807c:	6033      	str	r3, [r6, #0]
 800807e:	4630      	mov	r0, r6
 8008080:	f000 f80c 	bl	800809c <__malloc_unlock>
 8008084:	e794      	b.n	8007fb0 <_malloc_r+0x20>
 8008086:	6005      	str	r5, [r0, #0]
 8008088:	e7d6      	b.n	8008038 <_malloc_r+0xa8>
 800808a:	bf00      	nop
 800808c:	20002f5c 	.word	0x20002f5c

08008090 <__malloc_lock>:
 8008090:	4801      	ldr	r0, [pc, #4]	@ (8008098 <__malloc_lock+0x8>)
 8008092:	f7ff bf01 	b.w	8007e98 <__retarget_lock_acquire_recursive>
 8008096:	bf00      	nop
 8008098:	20002f54 	.word	0x20002f54

0800809c <__malloc_unlock>:
 800809c:	4801      	ldr	r0, [pc, #4]	@ (80080a4 <__malloc_unlock+0x8>)
 800809e:	f7ff befc 	b.w	8007e9a <__retarget_lock_release_recursive>
 80080a2:	bf00      	nop
 80080a4:	20002f54 	.word	0x20002f54

080080a8 <__ssputs_r>:
 80080a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080ac:	688e      	ldr	r6, [r1, #8]
 80080ae:	461f      	mov	r7, r3
 80080b0:	42be      	cmp	r6, r7
 80080b2:	680b      	ldr	r3, [r1, #0]
 80080b4:	4682      	mov	sl, r0
 80080b6:	460c      	mov	r4, r1
 80080b8:	4690      	mov	r8, r2
 80080ba:	d82d      	bhi.n	8008118 <__ssputs_r+0x70>
 80080bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080c0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080c4:	d026      	beq.n	8008114 <__ssputs_r+0x6c>
 80080c6:	6965      	ldr	r5, [r4, #20]
 80080c8:	6909      	ldr	r1, [r1, #16]
 80080ca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080ce:	eba3 0901 	sub.w	r9, r3, r1
 80080d2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080d6:	1c7b      	adds	r3, r7, #1
 80080d8:	444b      	add	r3, r9
 80080da:	106d      	asrs	r5, r5, #1
 80080dc:	429d      	cmp	r5, r3
 80080de:	bf38      	it	cc
 80080e0:	461d      	movcc	r5, r3
 80080e2:	0553      	lsls	r3, r2, #21
 80080e4:	d527      	bpl.n	8008136 <__ssputs_r+0x8e>
 80080e6:	4629      	mov	r1, r5
 80080e8:	f7ff ff52 	bl	8007f90 <_malloc_r>
 80080ec:	4606      	mov	r6, r0
 80080ee:	b360      	cbz	r0, 800814a <__ssputs_r+0xa2>
 80080f0:	6921      	ldr	r1, [r4, #16]
 80080f2:	464a      	mov	r2, r9
 80080f4:	f7ff fed2 	bl	8007e9c <memcpy>
 80080f8:	89a3      	ldrh	r3, [r4, #12]
 80080fa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008102:	81a3      	strh	r3, [r4, #12]
 8008104:	6126      	str	r6, [r4, #16]
 8008106:	6165      	str	r5, [r4, #20]
 8008108:	444e      	add	r6, r9
 800810a:	eba5 0509 	sub.w	r5, r5, r9
 800810e:	6026      	str	r6, [r4, #0]
 8008110:	60a5      	str	r5, [r4, #8]
 8008112:	463e      	mov	r6, r7
 8008114:	42be      	cmp	r6, r7
 8008116:	d900      	bls.n	800811a <__ssputs_r+0x72>
 8008118:	463e      	mov	r6, r7
 800811a:	6820      	ldr	r0, [r4, #0]
 800811c:	4632      	mov	r2, r6
 800811e:	4641      	mov	r1, r8
 8008120:	f000 faa6 	bl	8008670 <memmove>
 8008124:	68a3      	ldr	r3, [r4, #8]
 8008126:	1b9b      	subs	r3, r3, r6
 8008128:	60a3      	str	r3, [r4, #8]
 800812a:	6823      	ldr	r3, [r4, #0]
 800812c:	4433      	add	r3, r6
 800812e:	6023      	str	r3, [r4, #0]
 8008130:	2000      	movs	r0, #0
 8008132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008136:	462a      	mov	r2, r5
 8008138:	f000 fac4 	bl	80086c4 <_realloc_r>
 800813c:	4606      	mov	r6, r0
 800813e:	2800      	cmp	r0, #0
 8008140:	d1e0      	bne.n	8008104 <__ssputs_r+0x5c>
 8008142:	6921      	ldr	r1, [r4, #16]
 8008144:	4650      	mov	r0, sl
 8008146:	f7ff feb7 	bl	8007eb8 <_free_r>
 800814a:	230c      	movs	r3, #12
 800814c:	f8ca 3000 	str.w	r3, [sl]
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008156:	81a3      	strh	r3, [r4, #12]
 8008158:	f04f 30ff 	mov.w	r0, #4294967295
 800815c:	e7e9      	b.n	8008132 <__ssputs_r+0x8a>
	...

08008160 <_svfiprintf_r>:
 8008160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008164:	4698      	mov	r8, r3
 8008166:	898b      	ldrh	r3, [r1, #12]
 8008168:	061b      	lsls	r3, r3, #24
 800816a:	b09d      	sub	sp, #116	@ 0x74
 800816c:	4607      	mov	r7, r0
 800816e:	460d      	mov	r5, r1
 8008170:	4614      	mov	r4, r2
 8008172:	d510      	bpl.n	8008196 <_svfiprintf_r+0x36>
 8008174:	690b      	ldr	r3, [r1, #16]
 8008176:	b973      	cbnz	r3, 8008196 <_svfiprintf_r+0x36>
 8008178:	2140      	movs	r1, #64	@ 0x40
 800817a:	f7ff ff09 	bl	8007f90 <_malloc_r>
 800817e:	6028      	str	r0, [r5, #0]
 8008180:	6128      	str	r0, [r5, #16]
 8008182:	b930      	cbnz	r0, 8008192 <_svfiprintf_r+0x32>
 8008184:	230c      	movs	r3, #12
 8008186:	603b      	str	r3, [r7, #0]
 8008188:	f04f 30ff 	mov.w	r0, #4294967295
 800818c:	b01d      	add	sp, #116	@ 0x74
 800818e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008192:	2340      	movs	r3, #64	@ 0x40
 8008194:	616b      	str	r3, [r5, #20]
 8008196:	2300      	movs	r3, #0
 8008198:	9309      	str	r3, [sp, #36]	@ 0x24
 800819a:	2320      	movs	r3, #32
 800819c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80081a4:	2330      	movs	r3, #48	@ 0x30
 80081a6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008344 <_svfiprintf_r+0x1e4>
 80081aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081ae:	f04f 0901 	mov.w	r9, #1
 80081b2:	4623      	mov	r3, r4
 80081b4:	469a      	mov	sl, r3
 80081b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081ba:	b10a      	cbz	r2, 80081c0 <_svfiprintf_r+0x60>
 80081bc:	2a25      	cmp	r2, #37	@ 0x25
 80081be:	d1f9      	bne.n	80081b4 <_svfiprintf_r+0x54>
 80081c0:	ebba 0b04 	subs.w	fp, sl, r4
 80081c4:	d00b      	beq.n	80081de <_svfiprintf_r+0x7e>
 80081c6:	465b      	mov	r3, fp
 80081c8:	4622      	mov	r2, r4
 80081ca:	4629      	mov	r1, r5
 80081cc:	4638      	mov	r0, r7
 80081ce:	f7ff ff6b 	bl	80080a8 <__ssputs_r>
 80081d2:	3001      	adds	r0, #1
 80081d4:	f000 80a7 	beq.w	8008326 <_svfiprintf_r+0x1c6>
 80081d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081da:	445a      	add	r2, fp
 80081dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80081de:	f89a 3000 	ldrb.w	r3, [sl]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f000 809f 	beq.w	8008326 <_svfiprintf_r+0x1c6>
 80081e8:	2300      	movs	r3, #0
 80081ea:	f04f 32ff 	mov.w	r2, #4294967295
 80081ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081f2:	f10a 0a01 	add.w	sl, sl, #1
 80081f6:	9304      	str	r3, [sp, #16]
 80081f8:	9307      	str	r3, [sp, #28]
 80081fa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8008200:	4654      	mov	r4, sl
 8008202:	2205      	movs	r2, #5
 8008204:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008208:	484e      	ldr	r0, [pc, #312]	@ (8008344 <_svfiprintf_r+0x1e4>)
 800820a:	f7f8 f809 	bl	8000220 <memchr>
 800820e:	9a04      	ldr	r2, [sp, #16]
 8008210:	b9d8      	cbnz	r0, 800824a <_svfiprintf_r+0xea>
 8008212:	06d0      	lsls	r0, r2, #27
 8008214:	bf44      	itt	mi
 8008216:	2320      	movmi	r3, #32
 8008218:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800821c:	0711      	lsls	r1, r2, #28
 800821e:	bf44      	itt	mi
 8008220:	232b      	movmi	r3, #43	@ 0x2b
 8008222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008226:	f89a 3000 	ldrb.w	r3, [sl]
 800822a:	2b2a      	cmp	r3, #42	@ 0x2a
 800822c:	d015      	beq.n	800825a <_svfiprintf_r+0xfa>
 800822e:	9a07      	ldr	r2, [sp, #28]
 8008230:	4654      	mov	r4, sl
 8008232:	2000      	movs	r0, #0
 8008234:	f04f 0c0a 	mov.w	ip, #10
 8008238:	4621      	mov	r1, r4
 800823a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800823e:	3b30      	subs	r3, #48	@ 0x30
 8008240:	2b09      	cmp	r3, #9
 8008242:	d94b      	bls.n	80082dc <_svfiprintf_r+0x17c>
 8008244:	b1b0      	cbz	r0, 8008274 <_svfiprintf_r+0x114>
 8008246:	9207      	str	r2, [sp, #28]
 8008248:	e014      	b.n	8008274 <_svfiprintf_r+0x114>
 800824a:	eba0 0308 	sub.w	r3, r0, r8
 800824e:	fa09 f303 	lsl.w	r3, r9, r3
 8008252:	4313      	orrs	r3, r2
 8008254:	9304      	str	r3, [sp, #16]
 8008256:	46a2      	mov	sl, r4
 8008258:	e7d2      	b.n	8008200 <_svfiprintf_r+0xa0>
 800825a:	9b03      	ldr	r3, [sp, #12]
 800825c:	1d19      	adds	r1, r3, #4
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	9103      	str	r1, [sp, #12]
 8008262:	2b00      	cmp	r3, #0
 8008264:	bfbb      	ittet	lt
 8008266:	425b      	neglt	r3, r3
 8008268:	f042 0202 	orrlt.w	r2, r2, #2
 800826c:	9307      	strge	r3, [sp, #28]
 800826e:	9307      	strlt	r3, [sp, #28]
 8008270:	bfb8      	it	lt
 8008272:	9204      	strlt	r2, [sp, #16]
 8008274:	7823      	ldrb	r3, [r4, #0]
 8008276:	2b2e      	cmp	r3, #46	@ 0x2e
 8008278:	d10a      	bne.n	8008290 <_svfiprintf_r+0x130>
 800827a:	7863      	ldrb	r3, [r4, #1]
 800827c:	2b2a      	cmp	r3, #42	@ 0x2a
 800827e:	d132      	bne.n	80082e6 <_svfiprintf_r+0x186>
 8008280:	9b03      	ldr	r3, [sp, #12]
 8008282:	1d1a      	adds	r2, r3, #4
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	9203      	str	r2, [sp, #12]
 8008288:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800828c:	3402      	adds	r4, #2
 800828e:	9305      	str	r3, [sp, #20]
 8008290:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008354 <_svfiprintf_r+0x1f4>
 8008294:	7821      	ldrb	r1, [r4, #0]
 8008296:	2203      	movs	r2, #3
 8008298:	4650      	mov	r0, sl
 800829a:	f7f7 ffc1 	bl	8000220 <memchr>
 800829e:	b138      	cbz	r0, 80082b0 <_svfiprintf_r+0x150>
 80082a0:	9b04      	ldr	r3, [sp, #16]
 80082a2:	eba0 000a 	sub.w	r0, r0, sl
 80082a6:	2240      	movs	r2, #64	@ 0x40
 80082a8:	4082      	lsls	r2, r0
 80082aa:	4313      	orrs	r3, r2
 80082ac:	3401      	adds	r4, #1
 80082ae:	9304      	str	r3, [sp, #16]
 80082b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082b4:	4824      	ldr	r0, [pc, #144]	@ (8008348 <_svfiprintf_r+0x1e8>)
 80082b6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082ba:	2206      	movs	r2, #6
 80082bc:	f7f7 ffb0 	bl	8000220 <memchr>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	d036      	beq.n	8008332 <_svfiprintf_r+0x1d2>
 80082c4:	4b21      	ldr	r3, [pc, #132]	@ (800834c <_svfiprintf_r+0x1ec>)
 80082c6:	bb1b      	cbnz	r3, 8008310 <_svfiprintf_r+0x1b0>
 80082c8:	9b03      	ldr	r3, [sp, #12]
 80082ca:	3307      	adds	r3, #7
 80082cc:	f023 0307 	bic.w	r3, r3, #7
 80082d0:	3308      	adds	r3, #8
 80082d2:	9303      	str	r3, [sp, #12]
 80082d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d6:	4433      	add	r3, r6
 80082d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80082da:	e76a      	b.n	80081b2 <_svfiprintf_r+0x52>
 80082dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80082e0:	460c      	mov	r4, r1
 80082e2:	2001      	movs	r0, #1
 80082e4:	e7a8      	b.n	8008238 <_svfiprintf_r+0xd8>
 80082e6:	2300      	movs	r3, #0
 80082e8:	3401      	adds	r4, #1
 80082ea:	9305      	str	r3, [sp, #20]
 80082ec:	4619      	mov	r1, r3
 80082ee:	f04f 0c0a 	mov.w	ip, #10
 80082f2:	4620      	mov	r0, r4
 80082f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082f8:	3a30      	subs	r2, #48	@ 0x30
 80082fa:	2a09      	cmp	r2, #9
 80082fc:	d903      	bls.n	8008306 <_svfiprintf_r+0x1a6>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d0c6      	beq.n	8008290 <_svfiprintf_r+0x130>
 8008302:	9105      	str	r1, [sp, #20]
 8008304:	e7c4      	b.n	8008290 <_svfiprintf_r+0x130>
 8008306:	fb0c 2101 	mla	r1, ip, r1, r2
 800830a:	4604      	mov	r4, r0
 800830c:	2301      	movs	r3, #1
 800830e:	e7f0      	b.n	80082f2 <_svfiprintf_r+0x192>
 8008310:	ab03      	add	r3, sp, #12
 8008312:	9300      	str	r3, [sp, #0]
 8008314:	462a      	mov	r2, r5
 8008316:	4b0e      	ldr	r3, [pc, #56]	@ (8008350 <_svfiprintf_r+0x1f0>)
 8008318:	a904      	add	r1, sp, #16
 800831a:	4638      	mov	r0, r7
 800831c:	f3af 8000 	nop.w
 8008320:	1c42      	adds	r2, r0, #1
 8008322:	4606      	mov	r6, r0
 8008324:	d1d6      	bne.n	80082d4 <_svfiprintf_r+0x174>
 8008326:	89ab      	ldrh	r3, [r5, #12]
 8008328:	065b      	lsls	r3, r3, #25
 800832a:	f53f af2d 	bmi.w	8008188 <_svfiprintf_r+0x28>
 800832e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008330:	e72c      	b.n	800818c <_svfiprintf_r+0x2c>
 8008332:	ab03      	add	r3, sp, #12
 8008334:	9300      	str	r3, [sp, #0]
 8008336:	462a      	mov	r2, r5
 8008338:	4b05      	ldr	r3, [pc, #20]	@ (8008350 <_svfiprintf_r+0x1f0>)
 800833a:	a904      	add	r1, sp, #16
 800833c:	4638      	mov	r0, r7
 800833e:	f000 f879 	bl	8008434 <_printf_i>
 8008342:	e7ed      	b.n	8008320 <_svfiprintf_r+0x1c0>
 8008344:	08008955 	.word	0x08008955
 8008348:	0800895f 	.word	0x0800895f
 800834c:	00000000 	.word	0x00000000
 8008350:	080080a9 	.word	0x080080a9
 8008354:	0800895b 	.word	0x0800895b

08008358 <_printf_common>:
 8008358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800835c:	4616      	mov	r6, r2
 800835e:	4698      	mov	r8, r3
 8008360:	688a      	ldr	r2, [r1, #8]
 8008362:	690b      	ldr	r3, [r1, #16]
 8008364:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008368:	4293      	cmp	r3, r2
 800836a:	bfb8      	it	lt
 800836c:	4613      	movlt	r3, r2
 800836e:	6033      	str	r3, [r6, #0]
 8008370:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008374:	4607      	mov	r7, r0
 8008376:	460c      	mov	r4, r1
 8008378:	b10a      	cbz	r2, 800837e <_printf_common+0x26>
 800837a:	3301      	adds	r3, #1
 800837c:	6033      	str	r3, [r6, #0]
 800837e:	6823      	ldr	r3, [r4, #0]
 8008380:	0699      	lsls	r1, r3, #26
 8008382:	bf42      	ittt	mi
 8008384:	6833      	ldrmi	r3, [r6, #0]
 8008386:	3302      	addmi	r3, #2
 8008388:	6033      	strmi	r3, [r6, #0]
 800838a:	6825      	ldr	r5, [r4, #0]
 800838c:	f015 0506 	ands.w	r5, r5, #6
 8008390:	d106      	bne.n	80083a0 <_printf_common+0x48>
 8008392:	f104 0a19 	add.w	sl, r4, #25
 8008396:	68e3      	ldr	r3, [r4, #12]
 8008398:	6832      	ldr	r2, [r6, #0]
 800839a:	1a9b      	subs	r3, r3, r2
 800839c:	42ab      	cmp	r3, r5
 800839e:	dc26      	bgt.n	80083ee <_printf_common+0x96>
 80083a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80083a4:	6822      	ldr	r2, [r4, #0]
 80083a6:	3b00      	subs	r3, #0
 80083a8:	bf18      	it	ne
 80083aa:	2301      	movne	r3, #1
 80083ac:	0692      	lsls	r2, r2, #26
 80083ae:	d42b      	bmi.n	8008408 <_printf_common+0xb0>
 80083b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80083b4:	4641      	mov	r1, r8
 80083b6:	4638      	mov	r0, r7
 80083b8:	47c8      	blx	r9
 80083ba:	3001      	adds	r0, #1
 80083bc:	d01e      	beq.n	80083fc <_printf_common+0xa4>
 80083be:	6823      	ldr	r3, [r4, #0]
 80083c0:	6922      	ldr	r2, [r4, #16]
 80083c2:	f003 0306 	and.w	r3, r3, #6
 80083c6:	2b04      	cmp	r3, #4
 80083c8:	bf02      	ittt	eq
 80083ca:	68e5      	ldreq	r5, [r4, #12]
 80083cc:	6833      	ldreq	r3, [r6, #0]
 80083ce:	1aed      	subeq	r5, r5, r3
 80083d0:	68a3      	ldr	r3, [r4, #8]
 80083d2:	bf0c      	ite	eq
 80083d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083d8:	2500      	movne	r5, #0
 80083da:	4293      	cmp	r3, r2
 80083dc:	bfc4      	itt	gt
 80083de:	1a9b      	subgt	r3, r3, r2
 80083e0:	18ed      	addgt	r5, r5, r3
 80083e2:	2600      	movs	r6, #0
 80083e4:	341a      	adds	r4, #26
 80083e6:	42b5      	cmp	r5, r6
 80083e8:	d11a      	bne.n	8008420 <_printf_common+0xc8>
 80083ea:	2000      	movs	r0, #0
 80083ec:	e008      	b.n	8008400 <_printf_common+0xa8>
 80083ee:	2301      	movs	r3, #1
 80083f0:	4652      	mov	r2, sl
 80083f2:	4641      	mov	r1, r8
 80083f4:	4638      	mov	r0, r7
 80083f6:	47c8      	blx	r9
 80083f8:	3001      	adds	r0, #1
 80083fa:	d103      	bne.n	8008404 <_printf_common+0xac>
 80083fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008404:	3501      	adds	r5, #1
 8008406:	e7c6      	b.n	8008396 <_printf_common+0x3e>
 8008408:	18e1      	adds	r1, r4, r3
 800840a:	1c5a      	adds	r2, r3, #1
 800840c:	2030      	movs	r0, #48	@ 0x30
 800840e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008412:	4422      	add	r2, r4
 8008414:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008418:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800841c:	3302      	adds	r3, #2
 800841e:	e7c7      	b.n	80083b0 <_printf_common+0x58>
 8008420:	2301      	movs	r3, #1
 8008422:	4622      	mov	r2, r4
 8008424:	4641      	mov	r1, r8
 8008426:	4638      	mov	r0, r7
 8008428:	47c8      	blx	r9
 800842a:	3001      	adds	r0, #1
 800842c:	d0e6      	beq.n	80083fc <_printf_common+0xa4>
 800842e:	3601      	adds	r6, #1
 8008430:	e7d9      	b.n	80083e6 <_printf_common+0x8e>
	...

08008434 <_printf_i>:
 8008434:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008438:	7e0f      	ldrb	r7, [r1, #24]
 800843a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800843c:	2f78      	cmp	r7, #120	@ 0x78
 800843e:	4691      	mov	r9, r2
 8008440:	4680      	mov	r8, r0
 8008442:	460c      	mov	r4, r1
 8008444:	469a      	mov	sl, r3
 8008446:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800844a:	d807      	bhi.n	800845c <_printf_i+0x28>
 800844c:	2f62      	cmp	r7, #98	@ 0x62
 800844e:	d80a      	bhi.n	8008466 <_printf_i+0x32>
 8008450:	2f00      	cmp	r7, #0
 8008452:	f000 80d1 	beq.w	80085f8 <_printf_i+0x1c4>
 8008456:	2f58      	cmp	r7, #88	@ 0x58
 8008458:	f000 80b8 	beq.w	80085cc <_printf_i+0x198>
 800845c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008460:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008464:	e03a      	b.n	80084dc <_printf_i+0xa8>
 8008466:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800846a:	2b15      	cmp	r3, #21
 800846c:	d8f6      	bhi.n	800845c <_printf_i+0x28>
 800846e:	a101      	add	r1, pc, #4	@ (adr r1, 8008474 <_printf_i+0x40>)
 8008470:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008474:	080084cd 	.word	0x080084cd
 8008478:	080084e1 	.word	0x080084e1
 800847c:	0800845d 	.word	0x0800845d
 8008480:	0800845d 	.word	0x0800845d
 8008484:	0800845d 	.word	0x0800845d
 8008488:	0800845d 	.word	0x0800845d
 800848c:	080084e1 	.word	0x080084e1
 8008490:	0800845d 	.word	0x0800845d
 8008494:	0800845d 	.word	0x0800845d
 8008498:	0800845d 	.word	0x0800845d
 800849c:	0800845d 	.word	0x0800845d
 80084a0:	080085df 	.word	0x080085df
 80084a4:	0800850b 	.word	0x0800850b
 80084a8:	08008599 	.word	0x08008599
 80084ac:	0800845d 	.word	0x0800845d
 80084b0:	0800845d 	.word	0x0800845d
 80084b4:	08008601 	.word	0x08008601
 80084b8:	0800845d 	.word	0x0800845d
 80084bc:	0800850b 	.word	0x0800850b
 80084c0:	0800845d 	.word	0x0800845d
 80084c4:	0800845d 	.word	0x0800845d
 80084c8:	080085a1 	.word	0x080085a1
 80084cc:	6833      	ldr	r3, [r6, #0]
 80084ce:	1d1a      	adds	r2, r3, #4
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	6032      	str	r2, [r6, #0]
 80084d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80084dc:	2301      	movs	r3, #1
 80084de:	e09c      	b.n	800861a <_printf_i+0x1e6>
 80084e0:	6833      	ldr	r3, [r6, #0]
 80084e2:	6820      	ldr	r0, [r4, #0]
 80084e4:	1d19      	adds	r1, r3, #4
 80084e6:	6031      	str	r1, [r6, #0]
 80084e8:	0606      	lsls	r6, r0, #24
 80084ea:	d501      	bpl.n	80084f0 <_printf_i+0xbc>
 80084ec:	681d      	ldr	r5, [r3, #0]
 80084ee:	e003      	b.n	80084f8 <_printf_i+0xc4>
 80084f0:	0645      	lsls	r5, r0, #25
 80084f2:	d5fb      	bpl.n	80084ec <_printf_i+0xb8>
 80084f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80084f8:	2d00      	cmp	r5, #0
 80084fa:	da03      	bge.n	8008504 <_printf_i+0xd0>
 80084fc:	232d      	movs	r3, #45	@ 0x2d
 80084fe:	426d      	negs	r5, r5
 8008500:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008504:	4858      	ldr	r0, [pc, #352]	@ (8008668 <_printf_i+0x234>)
 8008506:	230a      	movs	r3, #10
 8008508:	e011      	b.n	800852e <_printf_i+0xfa>
 800850a:	6821      	ldr	r1, [r4, #0]
 800850c:	6833      	ldr	r3, [r6, #0]
 800850e:	0608      	lsls	r0, r1, #24
 8008510:	f853 5b04 	ldr.w	r5, [r3], #4
 8008514:	d402      	bmi.n	800851c <_printf_i+0xe8>
 8008516:	0649      	lsls	r1, r1, #25
 8008518:	bf48      	it	mi
 800851a:	b2ad      	uxthmi	r5, r5
 800851c:	2f6f      	cmp	r7, #111	@ 0x6f
 800851e:	4852      	ldr	r0, [pc, #328]	@ (8008668 <_printf_i+0x234>)
 8008520:	6033      	str	r3, [r6, #0]
 8008522:	bf14      	ite	ne
 8008524:	230a      	movne	r3, #10
 8008526:	2308      	moveq	r3, #8
 8008528:	2100      	movs	r1, #0
 800852a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800852e:	6866      	ldr	r6, [r4, #4]
 8008530:	60a6      	str	r6, [r4, #8]
 8008532:	2e00      	cmp	r6, #0
 8008534:	db05      	blt.n	8008542 <_printf_i+0x10e>
 8008536:	6821      	ldr	r1, [r4, #0]
 8008538:	432e      	orrs	r6, r5
 800853a:	f021 0104 	bic.w	r1, r1, #4
 800853e:	6021      	str	r1, [r4, #0]
 8008540:	d04b      	beq.n	80085da <_printf_i+0x1a6>
 8008542:	4616      	mov	r6, r2
 8008544:	fbb5 f1f3 	udiv	r1, r5, r3
 8008548:	fb03 5711 	mls	r7, r3, r1, r5
 800854c:	5dc7      	ldrb	r7, [r0, r7]
 800854e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008552:	462f      	mov	r7, r5
 8008554:	42bb      	cmp	r3, r7
 8008556:	460d      	mov	r5, r1
 8008558:	d9f4      	bls.n	8008544 <_printf_i+0x110>
 800855a:	2b08      	cmp	r3, #8
 800855c:	d10b      	bne.n	8008576 <_printf_i+0x142>
 800855e:	6823      	ldr	r3, [r4, #0]
 8008560:	07df      	lsls	r7, r3, #31
 8008562:	d508      	bpl.n	8008576 <_printf_i+0x142>
 8008564:	6923      	ldr	r3, [r4, #16]
 8008566:	6861      	ldr	r1, [r4, #4]
 8008568:	4299      	cmp	r1, r3
 800856a:	bfde      	ittt	le
 800856c:	2330      	movle	r3, #48	@ 0x30
 800856e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008572:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008576:	1b92      	subs	r2, r2, r6
 8008578:	6122      	str	r2, [r4, #16]
 800857a:	f8cd a000 	str.w	sl, [sp]
 800857e:	464b      	mov	r3, r9
 8008580:	aa03      	add	r2, sp, #12
 8008582:	4621      	mov	r1, r4
 8008584:	4640      	mov	r0, r8
 8008586:	f7ff fee7 	bl	8008358 <_printf_common>
 800858a:	3001      	adds	r0, #1
 800858c:	d14a      	bne.n	8008624 <_printf_i+0x1f0>
 800858e:	f04f 30ff 	mov.w	r0, #4294967295
 8008592:	b004      	add	sp, #16
 8008594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008598:	6823      	ldr	r3, [r4, #0]
 800859a:	f043 0320 	orr.w	r3, r3, #32
 800859e:	6023      	str	r3, [r4, #0]
 80085a0:	4832      	ldr	r0, [pc, #200]	@ (800866c <_printf_i+0x238>)
 80085a2:	2778      	movs	r7, #120	@ 0x78
 80085a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80085a8:	6823      	ldr	r3, [r4, #0]
 80085aa:	6831      	ldr	r1, [r6, #0]
 80085ac:	061f      	lsls	r7, r3, #24
 80085ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80085b2:	d402      	bmi.n	80085ba <_printf_i+0x186>
 80085b4:	065f      	lsls	r7, r3, #25
 80085b6:	bf48      	it	mi
 80085b8:	b2ad      	uxthmi	r5, r5
 80085ba:	6031      	str	r1, [r6, #0]
 80085bc:	07d9      	lsls	r1, r3, #31
 80085be:	bf44      	itt	mi
 80085c0:	f043 0320 	orrmi.w	r3, r3, #32
 80085c4:	6023      	strmi	r3, [r4, #0]
 80085c6:	b11d      	cbz	r5, 80085d0 <_printf_i+0x19c>
 80085c8:	2310      	movs	r3, #16
 80085ca:	e7ad      	b.n	8008528 <_printf_i+0xf4>
 80085cc:	4826      	ldr	r0, [pc, #152]	@ (8008668 <_printf_i+0x234>)
 80085ce:	e7e9      	b.n	80085a4 <_printf_i+0x170>
 80085d0:	6823      	ldr	r3, [r4, #0]
 80085d2:	f023 0320 	bic.w	r3, r3, #32
 80085d6:	6023      	str	r3, [r4, #0]
 80085d8:	e7f6      	b.n	80085c8 <_printf_i+0x194>
 80085da:	4616      	mov	r6, r2
 80085dc:	e7bd      	b.n	800855a <_printf_i+0x126>
 80085de:	6833      	ldr	r3, [r6, #0]
 80085e0:	6825      	ldr	r5, [r4, #0]
 80085e2:	6961      	ldr	r1, [r4, #20]
 80085e4:	1d18      	adds	r0, r3, #4
 80085e6:	6030      	str	r0, [r6, #0]
 80085e8:	062e      	lsls	r6, r5, #24
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	d501      	bpl.n	80085f2 <_printf_i+0x1be>
 80085ee:	6019      	str	r1, [r3, #0]
 80085f0:	e002      	b.n	80085f8 <_printf_i+0x1c4>
 80085f2:	0668      	lsls	r0, r5, #25
 80085f4:	d5fb      	bpl.n	80085ee <_printf_i+0x1ba>
 80085f6:	8019      	strh	r1, [r3, #0]
 80085f8:	2300      	movs	r3, #0
 80085fa:	6123      	str	r3, [r4, #16]
 80085fc:	4616      	mov	r6, r2
 80085fe:	e7bc      	b.n	800857a <_printf_i+0x146>
 8008600:	6833      	ldr	r3, [r6, #0]
 8008602:	1d1a      	adds	r2, r3, #4
 8008604:	6032      	str	r2, [r6, #0]
 8008606:	681e      	ldr	r6, [r3, #0]
 8008608:	6862      	ldr	r2, [r4, #4]
 800860a:	2100      	movs	r1, #0
 800860c:	4630      	mov	r0, r6
 800860e:	f7f7 fe07 	bl	8000220 <memchr>
 8008612:	b108      	cbz	r0, 8008618 <_printf_i+0x1e4>
 8008614:	1b80      	subs	r0, r0, r6
 8008616:	6060      	str	r0, [r4, #4]
 8008618:	6863      	ldr	r3, [r4, #4]
 800861a:	6123      	str	r3, [r4, #16]
 800861c:	2300      	movs	r3, #0
 800861e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008622:	e7aa      	b.n	800857a <_printf_i+0x146>
 8008624:	6923      	ldr	r3, [r4, #16]
 8008626:	4632      	mov	r2, r6
 8008628:	4649      	mov	r1, r9
 800862a:	4640      	mov	r0, r8
 800862c:	47d0      	blx	sl
 800862e:	3001      	adds	r0, #1
 8008630:	d0ad      	beq.n	800858e <_printf_i+0x15a>
 8008632:	6823      	ldr	r3, [r4, #0]
 8008634:	079b      	lsls	r3, r3, #30
 8008636:	d413      	bmi.n	8008660 <_printf_i+0x22c>
 8008638:	68e0      	ldr	r0, [r4, #12]
 800863a:	9b03      	ldr	r3, [sp, #12]
 800863c:	4298      	cmp	r0, r3
 800863e:	bfb8      	it	lt
 8008640:	4618      	movlt	r0, r3
 8008642:	e7a6      	b.n	8008592 <_printf_i+0x15e>
 8008644:	2301      	movs	r3, #1
 8008646:	4632      	mov	r2, r6
 8008648:	4649      	mov	r1, r9
 800864a:	4640      	mov	r0, r8
 800864c:	47d0      	blx	sl
 800864e:	3001      	adds	r0, #1
 8008650:	d09d      	beq.n	800858e <_printf_i+0x15a>
 8008652:	3501      	adds	r5, #1
 8008654:	68e3      	ldr	r3, [r4, #12]
 8008656:	9903      	ldr	r1, [sp, #12]
 8008658:	1a5b      	subs	r3, r3, r1
 800865a:	42ab      	cmp	r3, r5
 800865c:	dcf2      	bgt.n	8008644 <_printf_i+0x210>
 800865e:	e7eb      	b.n	8008638 <_printf_i+0x204>
 8008660:	2500      	movs	r5, #0
 8008662:	f104 0619 	add.w	r6, r4, #25
 8008666:	e7f5      	b.n	8008654 <_printf_i+0x220>
 8008668:	08008966 	.word	0x08008966
 800866c:	08008977 	.word	0x08008977

08008670 <memmove>:
 8008670:	4288      	cmp	r0, r1
 8008672:	b510      	push	{r4, lr}
 8008674:	eb01 0402 	add.w	r4, r1, r2
 8008678:	d902      	bls.n	8008680 <memmove+0x10>
 800867a:	4284      	cmp	r4, r0
 800867c:	4623      	mov	r3, r4
 800867e:	d807      	bhi.n	8008690 <memmove+0x20>
 8008680:	1e43      	subs	r3, r0, #1
 8008682:	42a1      	cmp	r1, r4
 8008684:	d008      	beq.n	8008698 <memmove+0x28>
 8008686:	f811 2b01 	ldrb.w	r2, [r1], #1
 800868a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800868e:	e7f8      	b.n	8008682 <memmove+0x12>
 8008690:	4402      	add	r2, r0
 8008692:	4601      	mov	r1, r0
 8008694:	428a      	cmp	r2, r1
 8008696:	d100      	bne.n	800869a <memmove+0x2a>
 8008698:	bd10      	pop	{r4, pc}
 800869a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800869e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086a2:	e7f7      	b.n	8008694 <memmove+0x24>

080086a4 <_sbrk_r>:
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	4d06      	ldr	r5, [pc, #24]	@ (80086c0 <_sbrk_r+0x1c>)
 80086a8:	2300      	movs	r3, #0
 80086aa:	4604      	mov	r4, r0
 80086ac:	4608      	mov	r0, r1
 80086ae:	602b      	str	r3, [r5, #0]
 80086b0:	f7fa f9ee 	bl	8002a90 <_sbrk>
 80086b4:	1c43      	adds	r3, r0, #1
 80086b6:	d102      	bne.n	80086be <_sbrk_r+0x1a>
 80086b8:	682b      	ldr	r3, [r5, #0]
 80086ba:	b103      	cbz	r3, 80086be <_sbrk_r+0x1a>
 80086bc:	6023      	str	r3, [r4, #0]
 80086be:	bd38      	pop	{r3, r4, r5, pc}
 80086c0:	20002f50 	.word	0x20002f50

080086c4 <_realloc_r>:
 80086c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086c8:	4607      	mov	r7, r0
 80086ca:	4614      	mov	r4, r2
 80086cc:	460d      	mov	r5, r1
 80086ce:	b921      	cbnz	r1, 80086da <_realloc_r+0x16>
 80086d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086d4:	4611      	mov	r1, r2
 80086d6:	f7ff bc5b 	b.w	8007f90 <_malloc_r>
 80086da:	b92a      	cbnz	r2, 80086e8 <_realloc_r+0x24>
 80086dc:	f7ff fbec 	bl	8007eb8 <_free_r>
 80086e0:	4625      	mov	r5, r4
 80086e2:	4628      	mov	r0, r5
 80086e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086e8:	f000 f81a 	bl	8008720 <_malloc_usable_size_r>
 80086ec:	4284      	cmp	r4, r0
 80086ee:	4606      	mov	r6, r0
 80086f0:	d802      	bhi.n	80086f8 <_realloc_r+0x34>
 80086f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086f6:	d8f4      	bhi.n	80086e2 <_realloc_r+0x1e>
 80086f8:	4621      	mov	r1, r4
 80086fa:	4638      	mov	r0, r7
 80086fc:	f7ff fc48 	bl	8007f90 <_malloc_r>
 8008700:	4680      	mov	r8, r0
 8008702:	b908      	cbnz	r0, 8008708 <_realloc_r+0x44>
 8008704:	4645      	mov	r5, r8
 8008706:	e7ec      	b.n	80086e2 <_realloc_r+0x1e>
 8008708:	42b4      	cmp	r4, r6
 800870a:	4622      	mov	r2, r4
 800870c:	4629      	mov	r1, r5
 800870e:	bf28      	it	cs
 8008710:	4632      	movcs	r2, r6
 8008712:	f7ff fbc3 	bl	8007e9c <memcpy>
 8008716:	4629      	mov	r1, r5
 8008718:	4638      	mov	r0, r7
 800871a:	f7ff fbcd 	bl	8007eb8 <_free_r>
 800871e:	e7f1      	b.n	8008704 <_realloc_r+0x40>

08008720 <_malloc_usable_size_r>:
 8008720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008724:	1f18      	subs	r0, r3, #4
 8008726:	2b00      	cmp	r3, #0
 8008728:	bfbc      	itt	lt
 800872a:	580b      	ldrlt	r3, [r1, r0]
 800872c:	18c0      	addlt	r0, r0, r3
 800872e:	4770      	bx	lr

08008730 <_init>:
 8008730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008732:	bf00      	nop
 8008734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008736:	bc08      	pop	{r3}
 8008738:	469e      	mov	lr, r3
 800873a:	4770      	bx	lr

0800873c <_fini>:
 800873c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800873e:	bf00      	nop
 8008740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008742:	bc08      	pop	{r3}
 8008744:	469e      	mov	lr, r3
 8008746:	4770      	bx	lr
