

================================================================
== Synthesis Summary Report of 'jacobi_1d'
================================================================
+ General Information: 
    * Date:           Wed Apr  5 23:36:06 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        jacobi_1d
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ jacobi_1d                             |     -|  1.18|      910|  4.550e+03|         -|      911|     -|        no|     -|   -|  156 (~0%)|  390 (~0%)|    -|
    | o VITIS_LOOP_8_1                       |     -|  3.65|      909|  4.545e+03|       303|        -|     3|        no|     -|   -|          -|          -|    -|
    |  + jacobi_1d_Pipeline_VITIS_LOOP_11_2  |     -|  1.40|      199|    995.000|         -|      199|     -|        no|     -|   -|  130 (~0%)|  234 (~0%)|    -|
    |   o VITIS_LOOP_11_2                    |    II|  3.65|      197|    985.000|         4|        2|    98|       yes|     -|   -|          -|          -|    -|
    |  + jacobi_1d_Pipeline_VITIS_LOOP_15_3  |     -|  1.18|      100|    500.000|         -|      100|     -|        no|     -|   -|   17 (~0%)|   62 (~0%)|    -|
    |   o VITIS_LOOP_15_3                    |     -|  3.65|       98|    490.000|         2|        1|    98|       yes|     -|   -|          -|          -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| A_1_address0 | 7        |
| A_1_address1 | 7        |
| A_1_q0       | 32       |
| A_1_q1       | 32       |
| A_2_address0 | 7        |
| A_2_d0       | 32       |
| B_address0   | 7        |
| B_d0         | 32       |
| B_q0         | 32       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A_1      | in        | int*     |
| A_2      | out       | int*     |
| B        | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A_1      | A_1_address0 | port    | offset   |
| A_1      | A_1_ce0      | port    |          |
| A_1      | A_1_q0       | port    |          |
| A_1      | A_1_address1 | port    | offset   |
| A_1      | A_1_ce1      | port    |          |
| A_1      | A_1_q1       | port    |          |
| A_2      | A_2_address0 | port    | offset   |
| A_2      | A_2_ce0      | port    |          |
| A_2      | A_2_we0      | port    |          |
| A_2      | A_2_d0       | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_we0        | port    |          |
| B        | B_d0         | port    |          |
| B        | B_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+------------+-----+--------+---------+
| + jacobi_1d                           | 0   |        |            |     |        |         |
|   t_2_fu_76_p2                        | -   |        | t_2        | add | fabric | 0       |
|  + jacobi_1d_Pipeline_VITIS_LOOP_11_2 | 0   |        |            |     |        |         |
|    add_ln12_fu_125_p2                 | -   |        | add_ln12   | add | fabric | 0       |
|    add_ln12_1_fu_146_p2               | -   |        | add_ln12_1 | add | fabric | 0       |
|    add_ln12_2_fu_152_p2               | -   |        | add_ln12_2 | add | fabric | 0       |
|    B_d0                               | -   |        | sub_ln12   | sub | fabric | 0       |
|  + jacobi_1d_Pipeline_VITIS_LOOP_15_3 | 0   |        |            |     |        |         |
|    add_ln15_fu_84_p2                  | -   |        | add_ln15   | add | fabric | 0       |
+---------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

