--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Programs\xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml vgatop.twx vgatop.ncd -o vgatop.twr vgatop.pcf -ucf
constraints.ucf

Design file:              vgatop.ncd
Physical constraint file: vgatop.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    8.022(R)|   -4.836(R)|clk_25            |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blank       |    6.399(R)|clk_25            |   0.000|
hcount<0>   |    6.108(R)|clk_25            |   0.000|
hcount<1>   |    5.765(R)|clk_25            |   0.000|
hcount<2>   |    5.735(R)|clk_25            |   0.000|
hcount<3>   |    6.978(R)|clk_25            |   0.000|
hcount<4>   |    5.756(R)|clk_25            |   0.000|
hcount<5>   |    6.349(R)|clk_25            |   0.000|
hcount<6>   |    6.557(R)|clk_25            |   0.000|
hcount<7>   |    6.690(R)|clk_25            |   0.000|
hcount<8>   |    6.379(R)|clk_25            |   0.000|
hcount<9>   |    6.653(R)|clk_25            |   0.000|
hcount<10>  |    6.402(R)|clk_25            |   0.000|
hs          |    6.090(R)|clk_25            |   0.000|
vcount<0>   |    6.302(R)|clk_25            |   0.000|
vcount<1>   |    7.018(R)|clk_25            |   0.000|
vcount<2>   |    6.926(R)|clk_25            |   0.000|
vcount<3>   |    6.552(R)|clk_25            |   0.000|
vcount<4>   |    5.855(R)|clk_25            |   0.000|
vcount<5>   |    6.145(R)|clk_25            |   0.000|
vcount<6>   |    6.839(R)|clk_25            |   0.000|
vcount<7>   |    6.347(R)|clk_25            |   0.000|
vcount<8>   |    6.666(R)|clk_25            |   0.000|
vcount<9>   |    6.880(R)|clk_25            |   0.000|
vcount<10>  |    7.515(R)|clk_25            |   0.000|
vs          |    6.460(R)|clk_25            |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    5.728|    2.027|    4.277|         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 23 22:16:04 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



