# do MI-CircuitosDigitais-Problema-2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:06 on Nov 23,2023
# vlog -work work MI-CircuitosDigitais-Problema-2.vo 
# -- Compiling module modulo_dmx_mx_35_sel
# 
# Top level modules:
# 	modulo_dmx_mx_35_sel
# End time: 09:40:06 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:06 on Nov 23,2023
# vlog -work work Waveform38.vwf.vt 
# -- Compiling module modulo_dmx_mx_35_sel_vlg_vec_tst
# 
# Top level modules:
# 	modulo_dmx_mx_35_sel_vlg_vec_tst
# End time: 09:40:06 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.modulo_dmx_mx_35_sel_vlg_vec_tst 
# Start time: 09:40:07 on Nov 23,2023
# Loading work.modulo_dmx_mx_35_sel_vlg_vec_tst
# Loading work.modulo_dmx_mx_35_sel
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform38.vwf.vt(46)
#    Time: 1 us  Iteration: 0  Instance: /modulo_dmx_mx_35_sel_vlg_vec_tst
# End time: 09:40:08 on Nov 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
