
-- We have access to the architecture content
vunit elevator_fsm_psl(elevator_fsm(fsm)) {

    default clock is rising_edge(clk_i);

    assume {rst_i};

    assert always (call0_i -> true);
}

