#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Nov  4 15:27:17 2022
# Process ID: 8576
# Current directory: D:/git/VivadoDesignSuite/FPGA_Cycle2_Lab1/FPGA_Cycle2_Lab1.runs/synth_1
# Command line: vivado.exe -log clock_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock_counter.tcl
# Log file: D:/git/VivadoDesignSuite/FPGA_Cycle2_Lab1/FPGA_Cycle2_Lab1.runs/synth_1/clock_counter.vds
# Journal file: D:/git/VivadoDesignSuite/FPGA_Cycle2_Lab1/FPGA_Cycle2_Lab1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clock_counter.tcl -notrace
