-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer8_out_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    layer8_out_empty_n : IN STD_LOGIC;
    layer8_out_read : OUT STD_LOGIC;
    layer9_out_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    layer9_out_full_n : IN STD_LOGIC;
    layer9_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln55_reg_2034 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_2034_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_3_reg_2056 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op300_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_189 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_190 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_191 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_192 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_193 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_194 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_195 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_196 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_197 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_198 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_199 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_200 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_201 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_202 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_203 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_204 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_205 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_206 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_207 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_208 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_209 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_210 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_211 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_212 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_213 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_214 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_215 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_216 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_217 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_218 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_219 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_220 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer8_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer9_out_blk_n : STD_LOGIC;
    signal icmp_ln109_reg_2030 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_8_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_8_reg_2038 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_9_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_9_reg_2043 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_2048 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_2052 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_3_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1071_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_reg_2060 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_215_fu_1091_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_215_reg_2066 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_217_fu_1111_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_217_reg_2072 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_218_fu_1131_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_218_reg_2078 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_220_fu_1151_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_220_reg_2084 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_221_fu_1171_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_221_reg_2090 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_223_fu_1191_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_223_reg_2096 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_224_fu_1211_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_224_reg_2102 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_226_fu_1231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_226_reg_2108 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_227_fu_1251_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_227_reg_2114 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_229_fu_1271_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_229_reg_2120 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_230_fu_1291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_230_reg_2126 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_232_fu_1311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_232_reg_2132 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_233_fu_1331_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_233_reg_2138 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_235_fu_1351_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_235_reg_2144 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_236_fu_1371_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_236_reg_2150 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_238_fu_1391_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_238_reg_2156 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_239_fu_1411_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_239_reg_2162 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_241_fu_1431_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_241_reg_2168 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_242_fu_1451_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_242_reg_2174 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_244_fu_1471_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_244_reg_2180 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_245_fu_1491_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_245_reg_2186 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_247_fu_1511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_247_reg_2192 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_248_fu_1531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_248_reg_2198 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_250_fu_1551_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_250_reg_2204 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_251_fu_1571_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_251_reg_2210 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_253_fu_1591_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_253_reg_2216 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_254_fu_1611_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_254_reg_2222 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_256_fu_1631_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_256_reg_2228 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_257_fu_1651_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_257_reg_2234 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_259_fu_1671_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_259_reg_2240 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_260_fu_1691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_260_reg_2246 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_265_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_1717_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_261 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_261 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_322_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_348_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_window_V_228_fu_405_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_186_fu_429_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_187_fu_439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_188_fu_449_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_189_fu_459_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_190_fu_469_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_191_fu_479_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_192_fu_489_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_193_fu_499_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_194_fu_509_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_195_fu_519_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_196_fu_529_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_197_fu_539_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_198_fu_549_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_257_fu_409_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_185_fu_419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_244 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln109_fu_286_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln91_fu_340_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln55_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_7_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_215_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_215_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_217_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_217_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_218_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_218_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_220_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_220_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_221_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_221_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_223_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_223_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_224_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_224_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_226_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_226_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_227_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_227_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_229_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_229_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_230_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_230_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_232_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_232_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_233_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_233_fu_1325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_235_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_235_fu_1345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_236_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_236_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_238_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_238_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_239_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_239_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_241_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_241_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_242_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_242_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_244_fu_1459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_244_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_245_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_245_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_247_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_247_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_248_fu_1519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_248_fu_1525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_250_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_250_fu_1545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_251_fu_1559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_251_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_253_fu_1579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_253_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_254_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_254_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_256_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_256_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_257_fu_1639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_257_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_259_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_259_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_260_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_260_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_1709_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1651_216_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_216_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_219_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_219_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_222_fu_1762_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_222_fu_1766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_225_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_225_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_228_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_228_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_231_fu_1810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_231_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_234_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_234_fu_1830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_237_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_237_fu_1846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_240_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_240_fu_1862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_243_fu_1874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_243_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_246_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_246_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_249_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_249_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_252_fu_1922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_252_fu_1926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_255_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_255_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_258_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_258_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_261_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_261_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_261_fu_1980_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_258_fu_1964_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_255_fu_1948_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_252_fu_1932_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_249_fu_1916_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_246_fu_1900_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_243_fu_1884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_240_fu_1868_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_21_fu_1852_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_20_fu_1836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_19_fu_1820_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_18_fu_1804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_17_fu_1788_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_16_fu_1772_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_15_fu_1756_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_fu_1740_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_392 : BOOLEAN;
    signal ap_condition_390 : BOOLEAN;
    signal ap_condition_529 : BOOLEAN;
    signal ap_condition_416 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0,
        d0 => pool_window_V_228_fu_405_p1,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sVhK
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_8,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_q0);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_261_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_390)) then
                if ((ap_const_boolean_1 = ap_condition_392)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_261 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_261 <= ap_phi_reg_pp0_iter0_storemerge_reg_261;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_390)) then
                if ((icmp_ln109_fu_280_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_244 <= add_ln109_fu_286_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_244 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    pX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_529)) then
                if ((icmp_ln76_fu_328_p2 = ap_const_lv1_1)) then 
                    pX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_328_p2 = ap_const_lv1_0)) then 
                    pX_2 <= add_ln76_fu_322_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_416)) then
                if ((icmp_ln80_fu_382_p2 = ap_const_lv1_1)) then 
                    pY_2 <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_382_p2 = ap_const_lv1_0)) then 
                    pY_2 <= add_ln80_fu_376_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_529)) then
                if ((icmp_ln76_fu_328_p2 = ap_const_lv1_1)) then 
                    sX_2 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_328_p2 = ap_const_lv1_0)) then 
                    sX_2 <= add_ln91_fu_348_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_reg_2034 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_3_reg_2056 <= and_ln55_3_fu_1053_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln109_reg_2030 <= icmp_ln109_fu_280_p2;
                icmp_ln55_reg_2034_pp0_iter1_reg <= icmp_ln55_reg_2034;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_280_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_296_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_8_reg_2038 <= icmp_ln55_8_fu_310_p2;
                icmp_ln55_9_reg_2043 <= icmp_ln55_9_fu_316_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_280_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_2034 <= icmp_ln55_fu_296_p2;
                icmp_ln76_reg_2048 <= icmp_ln76_fu_328_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_280_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_328_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_2052 <= icmp_ln80_fu_382_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_189 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_190 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_191 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_192 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_193 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_194 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_195 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_196 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_197 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_198 <= void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_199 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_200 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_201 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_202 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_203 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_204 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_205 <= pool_window_V_228_fu_405_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_206 <= layer8_out_dout(15 downto 8);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_207 <= layer8_out_dout(23 downto 16);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_208 <= layer8_out_dout(31 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_209 <= layer8_out_dout(39 downto 32);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_210 <= layer8_out_dout(47 downto 40);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_211 <= layer8_out_dout(55 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_212 <= layer8_out_dout(63 downto 56);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_213 <= layer8_out_dout(71 downto 64);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_214 <= layer8_out_dout(79 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_215 <= layer8_out_dout(87 downto 80);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_216 <= layer8_out_dout(95 downto 88);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_217 <= layer8_out_dout(103 downto 96);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_218 <= layer8_out_dout(111 downto 104);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_219 <= layer8_out_dout(119 downto 112);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_220 <= layer8_out_dout(127 downto 120);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln76_reg_2048 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_2 <= ap_phi_mux_storemerge_phi_fu_265_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_3_fu_1053_p2) and (icmp_ln55_reg_2034 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln65_215_reg_2066 <= select_ln65_215_fu_1091_p3;
                select_ln65_217_reg_2072 <= select_ln65_217_fu_1111_p3;
                select_ln65_218_reg_2078 <= select_ln65_218_fu_1131_p3;
                select_ln65_220_reg_2084 <= select_ln65_220_fu_1151_p3;
                select_ln65_221_reg_2090 <= select_ln65_221_fu_1171_p3;
                select_ln65_223_reg_2096 <= select_ln65_223_fu_1191_p3;
                select_ln65_224_reg_2102 <= select_ln65_224_fu_1211_p3;
                select_ln65_226_reg_2108 <= select_ln65_226_fu_1231_p3;
                select_ln65_227_reg_2114 <= select_ln65_227_fu_1251_p3;
                select_ln65_229_reg_2120 <= select_ln65_229_fu_1271_p3;
                select_ln65_230_reg_2126 <= select_ln65_230_fu_1291_p3;
                select_ln65_232_reg_2132 <= select_ln65_232_fu_1311_p3;
                select_ln65_233_reg_2138 <= select_ln65_233_fu_1331_p3;
                select_ln65_235_reg_2144 <= select_ln65_235_fu_1351_p3;
                select_ln65_236_reg_2150 <= select_ln65_236_fu_1371_p3;
                select_ln65_238_reg_2156 <= select_ln65_238_fu_1391_p3;
                select_ln65_239_reg_2162 <= select_ln65_239_fu_1411_p3;
                select_ln65_241_reg_2168 <= select_ln65_241_fu_1431_p3;
                select_ln65_242_reg_2174 <= select_ln65_242_fu_1451_p3;
                select_ln65_244_reg_2180 <= select_ln65_244_fu_1471_p3;
                select_ln65_245_reg_2186 <= select_ln65_245_fu_1491_p3;
                select_ln65_247_reg_2192 <= select_ln65_247_fu_1511_p3;
                select_ln65_248_reg_2198 <= select_ln65_248_fu_1531_p3;
                select_ln65_250_reg_2204 <= select_ln65_250_fu_1551_p3;
                select_ln65_251_reg_2210 <= select_ln65_251_fu_1571_p3;
                select_ln65_253_reg_2216 <= select_ln65_253_fu_1591_p3;
                select_ln65_254_reg_2222 <= select_ln65_254_fu_1611_p3;
                select_ln65_256_reg_2228 <= select_ln65_256_fu_1631_p3;
                select_ln65_257_reg_2234 <= select_ln65_257_fu_1651_p3;
                select_ln65_259_reg_2240 <= select_ln65_259_fu_1671_p3;
                select_ln65_260_reg_2246 <= select_ln65_260_fu_1691_p3;
                select_ln65_reg_2060 <= select_ln65_fu_1071_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_286_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln76_fu_322_p2 <= std_logic_vector(unsigned(pX_2) + unsigned(ap_const_lv32_1));
    add_ln80_fu_376_p2 <= std_logic_vector(unsigned(pY_2) + unsigned(ap_const_lv32_1));
    add_ln86_fu_1717_p2 <= std_logic_vector(unsigned(sY_2) + unsigned(select_ln86_fu_1709_p3));
    add_ln91_fu_348_p2 <= std_logic_vector(unsigned(sX_2) + unsigned(select_ln91_fu_340_p3));
    and_ln55_3_fu_1053_p2 <= (icmp_ln55_7_fu_1043_p2 and and_ln55_fu_1049_p2);
    and_ln55_fu_1049_p2 <= (icmp_ln55_9_reg_2043 and icmp_ln55_8_reg_2038);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op300_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op300_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op300_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op300_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer8_out_empty_n, layer9_out_full_n, ap_predicate_op300_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op300_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer8_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer8_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer8_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer9_out_full_n, ap_predicate_op300_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op300_write_state3 = ap_const_boolean_1) and (layer9_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_390_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_390 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_392_assign_proc : process(icmp_ln109_fu_280_p2, icmp_ln76_fu_328_p2, icmp_ln80_fu_382_p2)
    begin
                ap_condition_392 <= ((icmp_ln109_fu_280_p2 = ap_const_lv1_0) and (icmp_ln80_fu_382_p2 = ap_const_lv1_1) and (icmp_ln76_fu_328_p2 = ap_const_lv1_1));
    end process;


    ap_condition_416_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_280_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_328_p2, ap_start_int)
    begin
                ap_condition_416 <= ((icmp_ln109_fu_280_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_328_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_529_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_280_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_529 <= ((icmp_ln109_fu_280_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_280_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_280_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_265_p4_assign_proc : process(icmp_ln109_reg_2030, icmp_ln76_reg_2048, icmp_ln80_reg_2052, add_ln86_fu_1717_p2, ap_phi_reg_pp0_iter1_storemerge_reg_261)
    begin
        if (((icmp_ln80_reg_2052 = ap_const_lv1_0) and (icmp_ln76_reg_2048 = ap_const_lv1_1) and (icmp_ln109_reg_2030 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_265_p4 <= add_ln86_fu_1717_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_265_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_261;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_261 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op300_write_state3_assign_proc : process(icmp_ln55_reg_2034_pp0_iter1_reg, and_ln55_3_reg_2056)
    begin
                ap_predicate_op300_write_state3 <= ((ap_const_lv1_1 = and_ln55_3_reg_2056) and (icmp_ln55_reg_2034_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_244, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_244;
        end if; 
    end process;

    icmp_ln109_fu_280_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_51) else "0";
    icmp_ln1651_215_fu_1079_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_205) < signed(pool_window_V_228_fu_405_p1)) else "0";
    icmp_ln1651_216_fu_1730_p2 <= "1" when (signed(select_ln65_reg_2060) < signed(select_ln65_215_reg_2066)) else "0";
    icmp_ln1651_217_fu_1099_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_190) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0)) else "0";
    icmp_ln1651_218_fu_1119_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_206) < signed(pool_window_V_186_fu_429_p4)) else "0";
    icmp_ln1651_219_fu_1746_p2 <= "1" when (signed(select_ln65_217_reg_2072) < signed(select_ln65_218_reg_2078)) else "0";
    icmp_ln1651_220_fu_1139_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_191) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0)) else "0";
    icmp_ln1651_221_fu_1159_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_207) < signed(pool_window_V_187_fu_439_p4)) else "0";
    icmp_ln1651_222_fu_1762_p2 <= "1" when (signed(select_ln65_220_reg_2084) < signed(select_ln65_221_reg_2090)) else "0";
    icmp_ln1651_223_fu_1179_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_192) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0)) else "0";
    icmp_ln1651_224_fu_1199_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_208) < signed(pool_window_V_188_fu_449_p4)) else "0";
    icmp_ln1651_225_fu_1778_p2 <= "1" when (signed(select_ln65_223_reg_2096) < signed(select_ln65_224_reg_2102)) else "0";
    icmp_ln1651_226_fu_1219_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_193) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0)) else "0";
    icmp_ln1651_227_fu_1239_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_209) < signed(pool_window_V_189_fu_459_p4)) else "0";
    icmp_ln1651_228_fu_1794_p2 <= "1" when (signed(select_ln65_226_reg_2108) < signed(select_ln65_227_reg_2114)) else "0";
    icmp_ln1651_229_fu_1259_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_194) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0)) else "0";
    icmp_ln1651_230_fu_1279_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_210) < signed(pool_window_V_190_fu_469_p4)) else "0";
    icmp_ln1651_231_fu_1810_p2 <= "1" when (signed(select_ln65_229_reg_2120) < signed(select_ln65_230_reg_2126)) else "0";
    icmp_ln1651_232_fu_1299_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_195) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0)) else "0";
    icmp_ln1651_233_fu_1319_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_211) < signed(pool_window_V_191_fu_479_p4)) else "0";
    icmp_ln1651_234_fu_1826_p2 <= "1" when (signed(select_ln65_232_reg_2132) < signed(select_ln65_233_reg_2138)) else "0";
    icmp_ln1651_235_fu_1339_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_196) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0)) else "0";
    icmp_ln1651_236_fu_1359_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_212) < signed(pool_window_V_192_fu_489_p4)) else "0";
    icmp_ln1651_237_fu_1842_p2 <= "1" when (signed(select_ln65_235_reg_2144) < signed(select_ln65_236_reg_2150)) else "0";
    icmp_ln1651_238_fu_1379_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_197) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0)) else "0";
    icmp_ln1651_239_fu_1399_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_213) < signed(pool_window_V_193_fu_499_p4)) else "0";
    icmp_ln1651_240_fu_1858_p2 <= "1" when (signed(select_ln65_238_reg_2156) < signed(select_ln65_239_reg_2162)) else "0";
    icmp_ln1651_241_fu_1419_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_198) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0)) else "0";
    icmp_ln1651_242_fu_1439_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_214) < signed(pool_window_V_194_fu_509_p4)) else "0";
    icmp_ln1651_243_fu_1874_p2 <= "1" when (signed(select_ln65_241_reg_2168) < signed(select_ln65_242_reg_2174)) else "0";
    icmp_ln1651_244_fu_1459_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_199) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_q0)) else "0";
    icmp_ln1651_245_fu_1479_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_215) < signed(pool_window_V_195_fu_519_p4)) else "0";
    icmp_ln1651_246_fu_1890_p2 <= "1" when (signed(select_ln65_244_reg_2180) < signed(select_ln65_245_reg_2186)) else "0";
    icmp_ln1651_247_fu_1499_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_200) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_q0)) else "0";
    icmp_ln1651_248_fu_1519_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_216) < signed(pool_window_V_196_fu_529_p4)) else "0";
    icmp_ln1651_249_fu_1906_p2 <= "1" when (signed(select_ln65_247_reg_2192) < signed(select_ln65_248_reg_2198)) else "0";
    icmp_ln1651_250_fu_1539_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_201) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_q0)) else "0";
    icmp_ln1651_251_fu_1559_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_217) < signed(pool_window_V_197_fu_539_p4)) else "0";
    icmp_ln1651_252_fu_1922_p2 <= "1" when (signed(select_ln65_250_reg_2204) < signed(select_ln65_251_reg_2210)) else "0";
    icmp_ln1651_253_fu_1579_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_202) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_q0)) else "0";
    icmp_ln1651_254_fu_1599_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_218) < signed(pool_window_V_198_fu_549_p4)) else "0";
    icmp_ln1651_255_fu_1938_p2 <= "1" when (signed(select_ln65_253_reg_2216) < signed(select_ln65_254_reg_2222)) else "0";
    icmp_ln1651_256_fu_1619_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_203) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_q0)) else "0";
    icmp_ln1651_257_fu_1639_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_219) < signed(pool_window_V_257_fu_409_p4)) else "0";
    icmp_ln1651_258_fu_1954_p2 <= "1" when (signed(select_ln65_256_reg_2228) < signed(select_ln65_257_reg_2234)) else "0";
    icmp_ln1651_259_fu_1659_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_204) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_q0)) else "0";
    icmp_ln1651_260_fu_1679_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_220) < signed(pool_window_V_185_fu_419_p4)) else "0";
    icmp_ln1651_261_fu_1970_p2 <= "1" when (signed(select_ln65_259_reg_2240) < signed(select_ln65_260_reg_2246)) else "0";
    icmp_ln1651_fu_1059_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_189) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0)) else "0";
    icmp_ln55_7_fu_1043_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";
    icmp_ln55_8_fu_310_p2 <= "1" when (signed(pY_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_9_fu_316_p2 <= "1" when (signed(pX_2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_296_p2 <= "1" when (sX_2 = ap_const_lv32_1) else "0";
    icmp_ln76_fu_328_p2 <= "1" when (add_ln76_fu_322_p2 = ap_const_lv32_9) else "0";
    icmp_ln80_fu_382_p2 <= "1" when (add_ln80_fu_376_p2 = ap_const_lv32_9) else "0";
    icmp_ln86_fu_1703_p2 <= "1" when (sY_2 = ap_const_lv32_1) else "0";

    layer8_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer8_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_blk_n <= layer8_out_empty_n;
        else 
            layer8_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer8_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer8_out_read <= ap_const_logic_1;
        else 
            layer8_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer9_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer9_out_full_n, ap_predicate_op300_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op300_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer9_out_blk_n <= layer9_out_full_n;
        else 
            layer9_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer9_out_din <= (((((((((((((((select_ln65_261_fu_1980_p3 & select_ln65_258_fu_1964_p3) & select_ln65_255_fu_1948_p3) & select_ln65_252_fu_1932_p3) & select_ln65_249_fu_1916_p3) & select_ln65_246_fu_1900_p3) & select_ln65_243_fu_1884_p3) & select_ln65_240_fu_1868_p3) & res_pack_data_21_fu_1852_p3) & res_pack_data_20_fu_1836_p3) & res_pack_data_19_fu_1820_p3) & res_pack_data_18_fu_1804_p3) & res_pack_data_17_fu_1788_p3) & res_pack_data_16_fu_1772_p3) & res_pack_data_15_fu_1756_p3) & res_pack_data_fu_1740_p3);

    layer9_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op300_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op300_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer9_out_write <= ap_const_logic_1;
        else 
            layer9_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_d0 <= layer8_out_dout(127 downto 120);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_d0 <= layer8_out_dout(119 downto 112);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_d0 <= layer8_out_dout(111 downto 104);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_d0 <= layer8_out_dout(103 downto 96);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_d0 <= layer8_out_dout(95 downto 88);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_d0 <= layer8_out_dout(87 downto 80);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_185_fu_419_p4 <= layer8_out_dout(127 downto 120);
    pool_window_V_186_fu_429_p4 <= layer8_out_dout(15 downto 8);
    pool_window_V_187_fu_439_p4 <= layer8_out_dout(23 downto 16);
    pool_window_V_188_fu_449_p4 <= layer8_out_dout(31 downto 24);
    pool_window_V_189_fu_459_p4 <= layer8_out_dout(39 downto 32);
    pool_window_V_190_fu_469_p4 <= layer8_out_dout(47 downto 40);
    pool_window_V_191_fu_479_p4 <= layer8_out_dout(55 downto 48);
    pool_window_V_192_fu_489_p4 <= layer8_out_dout(63 downto 56);
    pool_window_V_193_fu_499_p4 <= layer8_out_dout(71 downto 64);
    pool_window_V_194_fu_509_p4 <= layer8_out_dout(79 downto 72);
    pool_window_V_195_fu_519_p4 <= layer8_out_dout(87 downto 80);
    pool_window_V_196_fu_529_p4 <= layer8_out_dout(95 downto 88);
    pool_window_V_197_fu_539_p4 <= layer8_out_dout(103 downto 96);
    pool_window_V_198_fu_549_p4 <= layer8_out_dout(111 downto 104);
    pool_window_V_228_fu_405_p1 <= layer8_out_dout(8 - 1 downto 0);
    pool_window_V_257_fu_409_p4 <= layer8_out_dout(119 downto 112);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_15_fu_1756_p3 <= 
        select_ln65_217_reg_2072 when (xor_ln1651_219_fu_1750_p2(0) = '1') else 
        select_ln65_218_reg_2078;
    res_pack_data_16_fu_1772_p3 <= 
        select_ln65_220_reg_2084 when (xor_ln1651_222_fu_1766_p2(0) = '1') else 
        select_ln65_221_reg_2090;
    res_pack_data_17_fu_1788_p3 <= 
        select_ln65_223_reg_2096 when (xor_ln1651_225_fu_1782_p2(0) = '1') else 
        select_ln65_224_reg_2102;
    res_pack_data_18_fu_1804_p3 <= 
        select_ln65_226_reg_2108 when (xor_ln1651_228_fu_1798_p2(0) = '1') else 
        select_ln65_227_reg_2114;
    res_pack_data_19_fu_1820_p3 <= 
        select_ln65_229_reg_2120 when (xor_ln1651_231_fu_1814_p2(0) = '1') else 
        select_ln65_230_reg_2126;
    res_pack_data_20_fu_1836_p3 <= 
        select_ln65_232_reg_2132 when (xor_ln1651_234_fu_1830_p2(0) = '1') else 
        select_ln65_233_reg_2138;
    res_pack_data_21_fu_1852_p3 <= 
        select_ln65_235_reg_2144 when (xor_ln1651_237_fu_1846_p2(0) = '1') else 
        select_ln65_236_reg_2150;
    res_pack_data_fu_1740_p3 <= 
        select_ln65_reg_2060 when (xor_ln1651_216_fu_1734_p2(0) = '1') else 
        select_ln65_215_reg_2066;
    select_ln65_215_fu_1091_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_205 when (xor_ln1651_215_fu_1085_p2(0) = '1') else 
        pool_window_V_228_fu_405_p1;
    select_ln65_217_fu_1111_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_190 when (xor_ln1651_217_fu_1105_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
    select_ln65_218_fu_1131_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_206 when (xor_ln1651_218_fu_1125_p2(0) = '1') else 
        pool_window_V_186_fu_429_p4;
    select_ln65_220_fu_1151_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_191 when (xor_ln1651_220_fu_1145_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
    select_ln65_221_fu_1171_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_207 when (xor_ln1651_221_fu_1165_p2(0) = '1') else 
        pool_window_V_187_fu_439_p4;
    select_ln65_223_fu_1191_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_192 when (xor_ln1651_223_fu_1185_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
    select_ln65_224_fu_1211_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_208 when (xor_ln1651_224_fu_1205_p2(0) = '1') else 
        pool_window_V_188_fu_449_p4;
    select_ln65_226_fu_1231_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_193 when (xor_ln1651_226_fu_1225_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
    select_ln65_227_fu_1251_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_209 when (xor_ln1651_227_fu_1245_p2(0) = '1') else 
        pool_window_V_189_fu_459_p4;
    select_ln65_229_fu_1271_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_194 when (xor_ln1651_229_fu_1265_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
    select_ln65_230_fu_1291_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_210 when (xor_ln1651_230_fu_1285_p2(0) = '1') else 
        pool_window_V_190_fu_469_p4;
    select_ln65_232_fu_1311_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_195 when (xor_ln1651_232_fu_1305_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
    select_ln65_233_fu_1331_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_211 when (xor_ln1651_233_fu_1325_p2(0) = '1') else 
        pool_window_V_191_fu_479_p4;
    select_ln65_235_fu_1351_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_196 when (xor_ln1651_235_fu_1345_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
    select_ln65_236_fu_1371_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_212 when (xor_ln1651_236_fu_1365_p2(0) = '1') else 
        pool_window_V_192_fu_489_p4;
    select_ln65_238_fu_1391_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_197 when (xor_ln1651_238_fu_1385_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
    select_ln65_239_fu_1411_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_213 when (xor_ln1651_239_fu_1405_p2(0) = '1') else 
        pool_window_V_193_fu_499_p4;
    select_ln65_240_fu_1868_p3 <= 
        select_ln65_238_reg_2156 when (xor_ln1651_240_fu_1862_p2(0) = '1') else 
        select_ln65_239_reg_2162;
    select_ln65_241_fu_1431_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_198 when (xor_ln1651_241_fu_1425_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
    select_ln65_242_fu_1451_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_214 when (xor_ln1651_242_fu_1445_p2(0) = '1') else 
        pool_window_V_194_fu_509_p4;
    select_ln65_243_fu_1884_p3 <= 
        select_ln65_241_reg_2168 when (xor_ln1651_243_fu_1878_p2(0) = '1') else 
        select_ln65_242_reg_2174;
    select_ln65_244_fu_1471_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_199 when (xor_ln1651_244_fu_1465_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_51_q0;
    select_ln65_245_fu_1491_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_215 when (xor_ln1651_245_fu_1485_p2(0) = '1') else 
        pool_window_V_195_fu_519_p4;
    select_ln65_246_fu_1900_p3 <= 
        select_ln65_244_reg_2180 when (xor_ln1651_246_fu_1894_p2(0) = '1') else 
        select_ln65_245_reg_2186;
    select_ln65_247_fu_1511_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_200 when (xor_ln1651_247_fu_1505_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_50_q0;
    select_ln65_248_fu_1531_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_216 when (xor_ln1651_248_fu_1525_p2(0) = '1') else 
        pool_window_V_196_fu_529_p4;
    select_ln65_249_fu_1916_p3 <= 
        select_ln65_247_reg_2192 when (xor_ln1651_249_fu_1910_p2(0) = '1') else 
        select_ln65_248_reg_2198;
    select_ln65_250_fu_1551_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_201 when (xor_ln1651_250_fu_1545_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_49_q0;
    select_ln65_251_fu_1571_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_217 when (xor_ln1651_251_fu_1565_p2(0) = '1') else 
        pool_window_V_197_fu_539_p4;
    select_ln65_252_fu_1932_p3 <= 
        select_ln65_250_reg_2204 when (xor_ln1651_252_fu_1926_p2(0) = '1') else 
        select_ln65_251_reg_2210;
    select_ln65_253_fu_1591_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_202 when (xor_ln1651_253_fu_1585_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_48_q0;
    select_ln65_254_fu_1611_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_218 when (xor_ln1651_254_fu_1605_p2(0) = '1') else 
        pool_window_V_198_fu_549_p4;
    select_ln65_255_fu_1948_p3 <= 
        select_ln65_253_reg_2216 when (xor_ln1651_255_fu_1942_p2(0) = '1') else 
        select_ln65_254_reg_2222;
    select_ln65_256_fu_1631_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_203 when (xor_ln1651_256_fu_1625_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_47_q0;
    select_ln65_257_fu_1651_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_219 when (xor_ln1651_257_fu_1645_p2(0) = '1') else 
        pool_window_V_257_fu_409_p4;
    select_ln65_258_fu_1964_p3 <= 
        select_ln65_256_reg_2228 when (xor_ln1651_258_fu_1958_p2(0) = '1') else 
        select_ln65_257_reg_2234;
    select_ln65_259_fu_1671_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_204 when (xor_ln1651_259_fu_1665_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_46_q0;
    select_ln65_260_fu_1691_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_220 when (xor_ln1651_260_fu_1685_p2(0) = '1') else 
        pool_window_V_185_fu_419_p4;
    select_ln65_261_fu_1980_p3 <= 
        select_ln65_259_reg_2240 when (xor_ln1651_261_fu_1974_p2(0) = '1') else 
        select_ln65_260_reg_2246;
    select_ln65_fu_1071_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_189 when (xor_ln1651_fu_1065_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
    select_ln86_fu_1709_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_1703_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_340_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_296_p2(0) = '1') else 
        ap_const_lv32_1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 <= layer8_out_dout(71 downto 64);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 <= layer8_out_dout(63 downto 56);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 <= layer8_out_dout(55 downto 48);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 <= layer8_out_dout(47 downto 40);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 <= layer8_out_dout(39 downto 32);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 <= layer8_out_dout(31 downto 24);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 <= layer8_out_dout(23 downto 16);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 <= layer8_out_dout(15 downto 8);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 <= layer8_out_dout(79 downto 72);

    void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_215_fu_1085_p2 <= (icmp_ln1651_215_fu_1079_p2 xor ap_const_lv1_1);
    xor_ln1651_216_fu_1734_p2 <= (icmp_ln1651_216_fu_1730_p2 xor ap_const_lv1_1);
    xor_ln1651_217_fu_1105_p2 <= (icmp_ln1651_217_fu_1099_p2 xor ap_const_lv1_1);
    xor_ln1651_218_fu_1125_p2 <= (icmp_ln1651_218_fu_1119_p2 xor ap_const_lv1_1);
    xor_ln1651_219_fu_1750_p2 <= (icmp_ln1651_219_fu_1746_p2 xor ap_const_lv1_1);
    xor_ln1651_220_fu_1145_p2 <= (icmp_ln1651_220_fu_1139_p2 xor ap_const_lv1_1);
    xor_ln1651_221_fu_1165_p2 <= (icmp_ln1651_221_fu_1159_p2 xor ap_const_lv1_1);
    xor_ln1651_222_fu_1766_p2 <= (icmp_ln1651_222_fu_1762_p2 xor ap_const_lv1_1);
    xor_ln1651_223_fu_1185_p2 <= (icmp_ln1651_223_fu_1179_p2 xor ap_const_lv1_1);
    xor_ln1651_224_fu_1205_p2 <= (icmp_ln1651_224_fu_1199_p2 xor ap_const_lv1_1);
    xor_ln1651_225_fu_1782_p2 <= (icmp_ln1651_225_fu_1778_p2 xor ap_const_lv1_1);
    xor_ln1651_226_fu_1225_p2 <= (icmp_ln1651_226_fu_1219_p2 xor ap_const_lv1_1);
    xor_ln1651_227_fu_1245_p2 <= (icmp_ln1651_227_fu_1239_p2 xor ap_const_lv1_1);
    xor_ln1651_228_fu_1798_p2 <= (icmp_ln1651_228_fu_1794_p2 xor ap_const_lv1_1);
    xor_ln1651_229_fu_1265_p2 <= (icmp_ln1651_229_fu_1259_p2 xor ap_const_lv1_1);
    xor_ln1651_230_fu_1285_p2 <= (icmp_ln1651_230_fu_1279_p2 xor ap_const_lv1_1);
    xor_ln1651_231_fu_1814_p2 <= (icmp_ln1651_231_fu_1810_p2 xor ap_const_lv1_1);
    xor_ln1651_232_fu_1305_p2 <= (icmp_ln1651_232_fu_1299_p2 xor ap_const_lv1_1);
    xor_ln1651_233_fu_1325_p2 <= (icmp_ln1651_233_fu_1319_p2 xor ap_const_lv1_1);
    xor_ln1651_234_fu_1830_p2 <= (icmp_ln1651_234_fu_1826_p2 xor ap_const_lv1_1);
    xor_ln1651_235_fu_1345_p2 <= (icmp_ln1651_235_fu_1339_p2 xor ap_const_lv1_1);
    xor_ln1651_236_fu_1365_p2 <= (icmp_ln1651_236_fu_1359_p2 xor ap_const_lv1_1);
    xor_ln1651_237_fu_1846_p2 <= (icmp_ln1651_237_fu_1842_p2 xor ap_const_lv1_1);
    xor_ln1651_238_fu_1385_p2 <= (icmp_ln1651_238_fu_1379_p2 xor ap_const_lv1_1);
    xor_ln1651_239_fu_1405_p2 <= (icmp_ln1651_239_fu_1399_p2 xor ap_const_lv1_1);
    xor_ln1651_240_fu_1862_p2 <= (icmp_ln1651_240_fu_1858_p2 xor ap_const_lv1_1);
    xor_ln1651_241_fu_1425_p2 <= (icmp_ln1651_241_fu_1419_p2 xor ap_const_lv1_1);
    xor_ln1651_242_fu_1445_p2 <= (icmp_ln1651_242_fu_1439_p2 xor ap_const_lv1_1);
    xor_ln1651_243_fu_1878_p2 <= (icmp_ln1651_243_fu_1874_p2 xor ap_const_lv1_1);
    xor_ln1651_244_fu_1465_p2 <= (icmp_ln1651_244_fu_1459_p2 xor ap_const_lv1_1);
    xor_ln1651_245_fu_1485_p2 <= (icmp_ln1651_245_fu_1479_p2 xor ap_const_lv1_1);
    xor_ln1651_246_fu_1894_p2 <= (icmp_ln1651_246_fu_1890_p2 xor ap_const_lv1_1);
    xor_ln1651_247_fu_1505_p2 <= (icmp_ln1651_247_fu_1499_p2 xor ap_const_lv1_1);
    xor_ln1651_248_fu_1525_p2 <= (icmp_ln1651_248_fu_1519_p2 xor ap_const_lv1_1);
    xor_ln1651_249_fu_1910_p2 <= (icmp_ln1651_249_fu_1906_p2 xor ap_const_lv1_1);
    xor_ln1651_250_fu_1545_p2 <= (icmp_ln1651_250_fu_1539_p2 xor ap_const_lv1_1);
    xor_ln1651_251_fu_1565_p2 <= (icmp_ln1651_251_fu_1559_p2 xor ap_const_lv1_1);
    xor_ln1651_252_fu_1926_p2 <= (icmp_ln1651_252_fu_1922_p2 xor ap_const_lv1_1);
    xor_ln1651_253_fu_1585_p2 <= (icmp_ln1651_253_fu_1579_p2 xor ap_const_lv1_1);
    xor_ln1651_254_fu_1605_p2 <= (icmp_ln1651_254_fu_1599_p2 xor ap_const_lv1_1);
    xor_ln1651_255_fu_1942_p2 <= (icmp_ln1651_255_fu_1938_p2 xor ap_const_lv1_1);
    xor_ln1651_256_fu_1625_p2 <= (icmp_ln1651_256_fu_1619_p2 xor ap_const_lv1_1);
    xor_ln1651_257_fu_1645_p2 <= (icmp_ln1651_257_fu_1639_p2 xor ap_const_lv1_1);
    xor_ln1651_258_fu_1958_p2 <= (icmp_ln1651_258_fu_1954_p2 xor ap_const_lv1_1);
    xor_ln1651_259_fu_1665_p2 <= (icmp_ln1651_259_fu_1659_p2 xor ap_const_lv1_1);
    xor_ln1651_260_fu_1685_p2 <= (icmp_ln1651_260_fu_1679_p2 xor ap_const_lv1_1);
    xor_ln1651_261_fu_1974_p2 <= (icmp_ln1651_261_fu_1970_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_1065_p2 <= (icmp_ln1651_fu_1059_p2 xor ap_const_lv1_1);
end behav;
