<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock interconnect - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="clock-interconnect"><a class="header" href="#clock-interconnect">Clock interconnect</a></h1>
<h2 id="tile-clk_w_s"><a class="header" href="#tile-clk_w_s">Tile CLK_W_S</a></h2>
<p>Cells: 8</p>
<h3 id="bel-dlldel0"><a class="header" href="#bel-dlldel0">Bel DLLDEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DLLDEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel1"><a class="header" href="#bel-dlldel1">Bel DLLDEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DLLDEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel2"><a class="header" href="#bel-dlldel2">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3"><a class="header" href="#bel-dlldel3">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0"><a class="header" href="#bel-clkdiv0">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1"><a class="header" href="#bel-clkdiv1">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2"><a class="header" href="#bel-clkdiv2">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3"><a class="header" href="#bel-clkdiv3">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0"><a class="header" href="#bel-dcc0">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1"><a class="header" href="#bel-dcc1">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2"><a class="header" href="#bel-dcc2">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3"><a class="header" href="#bel-dcc3">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4"><a class="header" href="#bel-dcc4">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5"><a class="header" href="#bel-dcc5">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6"><a class="header" href="#bel-dcc6">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7"><a class="header" href="#bel-dcc7">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8"><a class="header" href="#bel-dcc8">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9"><a class="header" href="#bel-dcc9">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10"><a class="header" href="#bel-dcc10">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11"><a class="header" href="#bel-dcc11">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12"><a class="header" href="#bel-dcc12">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13"><a class="header" href="#bel-dcc13">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs0"><a class="header" href="#bel-eclkbridgecs0">Bel ECLKBRIDGECS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKBRIDGECS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs1"><a class="header" href="#bel-eclkbridgecs1">Bel ECLKBRIDGECS1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKBRIDGECS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync0"><a class="header" href="#bel-brgeclksync0">Bel BRGECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel BRGECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync1"><a class="header" href="#bel-brgeclksync1">Bel BRGECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel BRGECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge"><a class="header" href="#bel-clk_edge">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest"><a class="header" href="#bel-clktest">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_D2</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync0"><a class="header" href="#bel-eclksync0">Bel ECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync1"><a class="header" href="#bel-eclksync1">Bel ECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync2"><a class="header" href="#bel-eclksync2">Bel ECLKSYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync3"><a class="header" href="#bel-eclksync3">Bel ECLKSYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4"><a class="header" href="#bel-eclksync4">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5"><a class="header" href="#bel-eclksync5">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6"><a class="header" href="#bel-eclksync6">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7"><a class="header" href="#bel-eclksync7">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk"><a class="header" href="#bel-clktest_eclk">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC3.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL0.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL0.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL0.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC2.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL0.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>CLKTEST_ECLK.TESTIN7</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>ECLKBRIDGECS1.SEL</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>BRGECLKSYNC1.STOP</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>CLKTEST_ECLK.TESTIN8</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>CLKTEST_ECLK.TESTIN9</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL1.LOADN</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>CLKTEST_ECLK.TESTIN10</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>CLKTEST_ECLK.TESTIN11</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL1.MOVE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DCC11.CE</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL1.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC0.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC1.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC0.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC1.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC2.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC3.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL1.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>ECLKBRIDGECS0.SEL</td></tr>
<tr><td>TCELL4:IMUX_A7</td><td>BRGECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL4:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC1.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC2.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL4:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC3.STOP</td></tr>
<tr><td>TCELL4:IMUX_D2</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DCC3.CE</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_w_m"><a class="header" href="#tile-clk_w_m">Tile CLK_W_M</a></h2>
<p>Cells: 10</p>
<h3 id="bel-dlldel0-1"><a class="header" href="#bel-dlldel0-1">Bel DLLDEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DLLDEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel1-1"><a class="header" href="#bel-dlldel1-1">Bel DLLDEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DLLDEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel2-1"><a class="header" href="#bel-dlldel2-1">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-1"><a class="header" href="#bel-dlldel3-1">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-1"><a class="header" href="#bel-clkdiv0-1">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-1"><a class="header" href="#bel-clkdiv1-1">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-1"><a class="header" href="#bel-clkdiv2-1">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-1"><a class="header" href="#bel-clkdiv3-1">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-1"><a class="header" href="#bel-dcc0-1">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-1"><a class="header" href="#bel-dcc1-1">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-1"><a class="header" href="#bel-dcc2-1">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-1"><a class="header" href="#bel-dcc3-1">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-1"><a class="header" href="#bel-dcc4-1">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-1"><a class="header" href="#bel-dcc5-1">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-1"><a class="header" href="#bel-dcc6-1">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-1"><a class="header" href="#bel-dcc7-1">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-1"><a class="header" href="#bel-dcc8-1">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-1"><a class="header" href="#bel-dcc9-1">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-1"><a class="header" href="#bel-dcc10-1">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-1"><a class="header" href="#bel-dcc11-1">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-1"><a class="header" href="#bel-dcc12-1">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-1"><a class="header" href="#bel-dcc13-1">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs0-1"><a class="header" href="#bel-eclkbridgecs0-1">Bel ECLKBRIDGECS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKBRIDGECS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs1-1"><a class="header" href="#bel-eclkbridgecs1-1">Bel ECLKBRIDGECS1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKBRIDGECS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync0-1"><a class="header" href="#bel-brgeclksync0-1">Bel BRGECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel BRGECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync1-1"><a class="header" href="#bel-brgeclksync1-1">Bel BRGECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel BRGECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-1"><a class="header" href="#bel-clk_edge-1">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-1"><a class="header" href="#bel-clktest-1">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_D2</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync0-1"><a class="header" href="#bel-eclksync0-1">Bel ECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync1-1"><a class="header" href="#bel-eclksync1-1">Bel ECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync2-1"><a class="header" href="#bel-eclksync2-1">Bel ECLKSYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync3-1"><a class="header" href="#bel-eclksync3-1">Bel ECLKSYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-1"><a class="header" href="#bel-eclksync4-1">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-1"><a class="header" href="#bel-eclksync5-1">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-1"><a class="header" href="#bel-eclksync6-1">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-1"><a class="header" href="#bel-eclksync7-1">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-1"><a class="header" href="#bel-clktest_eclk-1">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_M bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC3.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL0.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL0.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL0.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC2.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL0.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>CLKTEST_ECLK.TESTIN7</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>ECLKBRIDGECS1.SEL</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>BRGECLKSYNC1.STOP</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>CLKTEST_ECLK.TESTIN8</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>CLKTEST_ECLK.TESTIN9</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL1.LOADN</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>CLKTEST_ECLK.TESTIN10</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>CLKTEST_ECLK.TESTIN11</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL1.MOVE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DCC11.CE</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL1.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC0.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC1.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC0.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC1.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC2.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC3.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL1.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>ECLKBRIDGECS0.SEL</td></tr>
<tr><td>TCELL4:IMUX_A7</td><td>BRGECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL4:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC1.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC2.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL4:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC3.STOP</td></tr>
<tr><td>TCELL4:IMUX_D2</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DCC3.CE</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_w_l"><a class="header" href="#tile-clk_w_l">Tile CLK_W_L</a></h2>
<p>Cells: 12</p>
<h3 id="bel-dlldel0-2"><a class="header" href="#bel-dlldel0-2">Bel DLLDEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DLLDEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel1-2"><a class="header" href="#bel-dlldel1-2">Bel DLLDEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DLLDEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel2-2"><a class="header" href="#bel-dlldel2-2">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-2"><a class="header" href="#bel-dlldel3-2">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-2"><a class="header" href="#bel-clkdiv0-2">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-2"><a class="header" href="#bel-clkdiv1-2">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-2"><a class="header" href="#bel-clkdiv2-2">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-2"><a class="header" href="#bel-clkdiv3-2">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-2"><a class="header" href="#bel-dcc0-2">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-2"><a class="header" href="#bel-dcc1-2">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-2"><a class="header" href="#bel-dcc2-2">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-2"><a class="header" href="#bel-dcc3-2">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-2"><a class="header" href="#bel-dcc4-2">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-2"><a class="header" href="#bel-dcc5-2">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-2"><a class="header" href="#bel-dcc6-2">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-2"><a class="header" href="#bel-dcc7-2">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-2"><a class="header" href="#bel-dcc8-2">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-2"><a class="header" href="#bel-dcc9-2">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-2"><a class="header" href="#bel-dcc10-2">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-2"><a class="header" href="#bel-dcc11-2">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-2"><a class="header" href="#bel-dcc12-2">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-2"><a class="header" href="#bel-dcc13-2">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs0-2"><a class="header" href="#bel-eclkbridgecs0-2">Bel ECLKBRIDGECS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKBRIDGECS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs1-2"><a class="header" href="#bel-eclkbridgecs1-2">Bel ECLKBRIDGECS1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKBRIDGECS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync0-2"><a class="header" href="#bel-brgeclksync0-2">Bel BRGECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel BRGECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync1-2"><a class="header" href="#bel-brgeclksync1-2">Bel BRGECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel BRGECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-2"><a class="header" href="#bel-clk_edge-2">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL10:IMUX_C5</td></tr>
<tr><td>INT_IN_6</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
<tr><td>INT_IN_7</td><td>input</td><td>TCELL11:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-2"><a class="header" href="#bel-clktest-2">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_D2</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync0-2"><a class="header" href="#bel-eclksync0-2">Bel ECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync1-2"><a class="header" href="#bel-eclksync1-2">Bel ECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync2-2"><a class="header" href="#bel-eclksync2-2">Bel ECLKSYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync3-2"><a class="header" href="#bel-eclksync3-2">Bel ECLKSYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-2"><a class="header" href="#bel-eclksync4-2">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-2"><a class="header" href="#bel-eclksync5-2">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-2"><a class="header" href="#bel-eclksync6-2">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-2"><a class="header" href="#bel-eclksync7-2">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-2"><a class="header" href="#bel-clktest_eclk-2">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_W_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC3.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL0.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL0.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL0.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC2.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL0.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>CLKTEST_ECLK.TESTIN7</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>ECLKBRIDGECS1.SEL</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>BRGECLKSYNC1.STOP</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>CLKTEST_ECLK.TESTIN8</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>CLKTEST_ECLK.TESTIN9</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL1.LOADN</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>CLKTEST_ECLK.TESTIN10</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>CLKTEST_ECLK.TESTIN11</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL1.MOVE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DCC11.CE</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL1.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC0.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC1.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC0.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC1.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC2.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC3.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL1.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>ECLKBRIDGECS0.SEL</td></tr>
<tr><td>TCELL4:IMUX_A7</td><td>BRGECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL4:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC1.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC2.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL4:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC3.STOP</td></tr>
<tr><td>TCELL4:IMUX_D2</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DCC3.CE</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>CLK_EDGE.INT_IN_6</td></tr>
<tr><td>TCELL10:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
<tr><td>TCELL11:IMUX_C5</td><td>CLK_EDGE.INT_IN_7</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_e_s"><a class="header" href="#tile-clk_e_s">Tile CLK_E_S</a></h2>
<p>Cells: 8</p>
<h3 id="bel-dlldel0-3"><a class="header" href="#bel-dlldel0-3">Bel DLLDEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DLLDEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel1-3"><a class="header" href="#bel-dlldel1-3">Bel DLLDEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DLLDEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel2-3"><a class="header" href="#bel-dlldel2-3">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-3"><a class="header" href="#bel-dlldel3-3">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-3"><a class="header" href="#bel-clkdiv0-3">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-3"><a class="header" href="#bel-clkdiv1-3">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-3"><a class="header" href="#bel-clkdiv2-3">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-3"><a class="header" href="#bel-clkdiv3-3">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-3"><a class="header" href="#bel-dcc0-3">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-3"><a class="header" href="#bel-dcc1-3">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-3"><a class="header" href="#bel-dcc2-3">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-3"><a class="header" href="#bel-dcc3-3">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-3"><a class="header" href="#bel-dcc4-3">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-3"><a class="header" href="#bel-dcc5-3">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-3"><a class="header" href="#bel-dcc6-3">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-3"><a class="header" href="#bel-dcc7-3">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-3"><a class="header" href="#bel-dcc8-3">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-3"><a class="header" href="#bel-dcc9-3">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-3"><a class="header" href="#bel-dcc10-3">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-3"><a class="header" href="#bel-dcc11-3">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-3"><a class="header" href="#bel-dcc12-3">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-3"><a class="header" href="#bel-dcc13-3">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs0-3"><a class="header" href="#bel-eclkbridgecs0-3">Bel ECLKBRIDGECS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKBRIDGECS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs1-3"><a class="header" href="#bel-eclkbridgecs1-3">Bel ECLKBRIDGECS1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKBRIDGECS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync0-3"><a class="header" href="#bel-brgeclksync0-3">Bel BRGECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel BRGECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync1-3"><a class="header" href="#bel-brgeclksync1-3">Bel BRGECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel BRGECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-3"><a class="header" href="#bel-clk_edge-3">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-3"><a class="header" href="#bel-clktest-3">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_D2</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync0-3"><a class="header" href="#bel-eclksync0-3">Bel ECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync1-3"><a class="header" href="#bel-eclksync1-3">Bel ECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync2-3"><a class="header" href="#bel-eclksync2-3">Bel ECLKSYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync3-3"><a class="header" href="#bel-eclksync3-3">Bel ECLKSYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-3"><a class="header" href="#bel-eclksync4-3">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-3"><a class="header" href="#bel-eclksync5-3">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-3"><a class="header" href="#bel-eclksync6-3">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-3"><a class="header" href="#bel-eclksync7-3">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-3"><a class="header" href="#bel-clktest_eclk-3">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC3.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL1.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL1.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL1.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC2.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL1.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>CLKTEST_ECLK.TESTIN7</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>ECLKBRIDGECS1.SEL</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>BRGECLKSYNC1.STOP</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>CLKTEST_ECLK.TESTIN8</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>CLKTEST_ECLK.TESTIN9</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL0.LOADN</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>CLKTEST_ECLK.TESTIN10</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>CLKTEST_ECLK.TESTIN11</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL0.MOVE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DCC11.CE</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL0.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC0.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC1.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC0.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC1.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC2.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC3.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL0.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>ECLKBRIDGECS0.SEL</td></tr>
<tr><td>TCELL4:IMUX_A7</td><td>BRGECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL4:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC1.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC2.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL4:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC3.STOP</td></tr>
<tr><td>TCELL4:IMUX_D2</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DCC3.CE</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_e_m"><a class="header" href="#tile-clk_e_m">Tile CLK_E_M</a></h2>
<p>Cells: 10</p>
<h3 id="bel-dlldel0-4"><a class="header" href="#bel-dlldel0-4">Bel DLLDEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DLLDEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel1-4"><a class="header" href="#bel-dlldel1-4">Bel DLLDEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DLLDEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel2-4"><a class="header" href="#bel-dlldel2-4">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-4"><a class="header" href="#bel-dlldel3-4">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-4"><a class="header" href="#bel-clkdiv0-4">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-4"><a class="header" href="#bel-clkdiv1-4">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-4"><a class="header" href="#bel-clkdiv2-4">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-4"><a class="header" href="#bel-clkdiv3-4">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-4"><a class="header" href="#bel-dcc0-4">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-4"><a class="header" href="#bel-dcc1-4">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-4"><a class="header" href="#bel-dcc2-4">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-4"><a class="header" href="#bel-dcc3-4">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-4"><a class="header" href="#bel-dcc4-4">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-4"><a class="header" href="#bel-dcc5-4">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-4"><a class="header" href="#bel-dcc6-4">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-4"><a class="header" href="#bel-dcc7-4">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-4"><a class="header" href="#bel-dcc8-4">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-4"><a class="header" href="#bel-dcc9-4">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-4"><a class="header" href="#bel-dcc10-4">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-4"><a class="header" href="#bel-dcc11-4">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-4"><a class="header" href="#bel-dcc12-4">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-4"><a class="header" href="#bel-dcc13-4">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs0-4"><a class="header" href="#bel-eclkbridgecs0-4">Bel ECLKBRIDGECS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKBRIDGECS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs1-4"><a class="header" href="#bel-eclkbridgecs1-4">Bel ECLKBRIDGECS1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKBRIDGECS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync0-4"><a class="header" href="#bel-brgeclksync0-4">Bel BRGECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel BRGECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync1-4"><a class="header" href="#bel-brgeclksync1-4">Bel BRGECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel BRGECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-4"><a class="header" href="#bel-clk_edge-4">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-4"><a class="header" href="#bel-clktest-4">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_D2</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync0-4"><a class="header" href="#bel-eclksync0-4">Bel ECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync1-4"><a class="header" href="#bel-eclksync1-4">Bel ECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync2-4"><a class="header" href="#bel-eclksync2-4">Bel ECLKSYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync3-4"><a class="header" href="#bel-eclksync3-4">Bel ECLKSYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-4"><a class="header" href="#bel-eclksync4-4">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-4"><a class="header" href="#bel-eclksync5-4">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-4"><a class="header" href="#bel-eclksync6-4">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-4"><a class="header" href="#bel-eclksync7-4">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-4"><a class="header" href="#bel-clktest_eclk-4">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_M bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC3.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL1.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL1.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL1.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC2.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL1.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>CLKTEST_ECLK.TESTIN7</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>ECLKBRIDGECS1.SEL</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>BRGECLKSYNC1.STOP</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>CLKTEST_ECLK.TESTIN8</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>CLKTEST_ECLK.TESTIN9</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL0.LOADN</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>CLKTEST_ECLK.TESTIN10</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>CLKTEST_ECLK.TESTIN11</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL0.MOVE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DCC11.CE</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL0.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC0.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC1.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC0.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC1.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC2.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC3.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL0.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>ECLKBRIDGECS0.SEL</td></tr>
<tr><td>TCELL4:IMUX_A7</td><td>BRGECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL4:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC1.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC2.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL4:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC3.STOP</td></tr>
<tr><td>TCELL4:IMUX_D2</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DCC3.CE</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_e_l"><a class="header" href="#tile-clk_e_l">Tile CLK_E_L</a></h2>
<p>Cells: 12</p>
<h3 id="bel-dlldel0-5"><a class="header" href="#bel-dlldel0-5">Bel DLLDEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DLLDEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel1-5"><a class="header" href="#bel-dlldel1-5">Bel DLLDEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DLLDEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel2-5"><a class="header" href="#bel-dlldel2-5">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-5"><a class="header" href="#bel-dlldel3-5">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-5"><a class="header" href="#bel-clkdiv0-5">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F4</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-5"><a class="header" href="#bel-clkdiv1-5">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F5</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-5"><a class="header" href="#bel-clkdiv2-5">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F6</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-5"><a class="header" href="#bel-clkdiv3-5">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL4:OUT_F7</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-5"><a class="header" href="#bel-dcc0-5">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-5"><a class="header" href="#bel-dcc1-5">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-5"><a class="header" href="#bel-dcc2-5">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-5"><a class="header" href="#bel-dcc3-5">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-5"><a class="header" href="#bel-dcc4-5">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-5"><a class="header" href="#bel-dcc5-5">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-5"><a class="header" href="#bel-dcc6-5">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-5"><a class="header" href="#bel-dcc7-5">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-5"><a class="header" href="#bel-dcc8-5">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-5"><a class="header" href="#bel-dcc9-5">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-5"><a class="header" href="#bel-dcc10-5">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-5"><a class="header" href="#bel-dcc11-5">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-5"><a class="header" href="#bel-dcc12-5">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-5"><a class="header" href="#bel-dcc13-5">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs0-5"><a class="header" href="#bel-eclkbridgecs0-5">Bel ECLKBRIDGECS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKBRIDGECS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclkbridgecs1-5"><a class="header" href="#bel-eclkbridgecs1-5">Bel ECLKBRIDGECS1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKBRIDGECS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>SEL</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync0-5"><a class="header" href="#bel-brgeclksync0-5">Bel BRGECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel BRGECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-brgeclksync1-5"><a class="header" href="#bel-brgeclksync1-5">Bel BRGECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel BRGECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-5"><a class="header" href="#bel-clk_edge-5">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL10:IMUX_C5</td></tr>
<tr><td>INT_IN_6</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
<tr><td>INT_IN_7</td><td>input</td><td>TCELL11:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-5"><a class="header" href="#bel-clktest-5">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_D2</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync0-5"><a class="header" href="#bel-eclksync0-5">Bel ECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync1-5"><a class="header" href="#bel-eclksync1-5">Bel ECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync2-5"><a class="header" href="#bel-eclksync2-5">Bel ECLKSYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync3-5"><a class="header" href="#bel-eclksync3-5">Bel ECLKSYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-5"><a class="header" href="#bel-eclksync4-5">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-5"><a class="header" href="#bel-eclksync5-5">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-5"><a class="header" href="#bel-eclksync6-5">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-5"><a class="header" href="#bel-eclksync7-5">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-5"><a class="header" href="#bel-clktest_eclk-5">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL4:IMUX_A5</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL3:IMUX_C1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL4:IMUX_B5</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_E_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC3.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL1.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL1.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL1.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC2.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL1.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>CLKTEST_ECLK.TESTIN7</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>ECLKBRIDGECS1.SEL</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>BRGECLKSYNC1.STOP</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>CLKTEST_ECLK.TESTIN8</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>CLKTEST_ECLK.TESTIN9</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL0.LOADN</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>CLKTEST_ECLK.TESTIN10</td></tr>
<tr><td>TCELL3:IMUX_C1</td><td>CLKTEST_ECLK.TESTIN11</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL0.MOVE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_D1</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL3:IMUX_D5</td><td>DCC11.CE</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL0.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC0.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC1.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC0.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC1.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC2.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC3.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL0.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_A5</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>ECLKBRIDGECS0.SEL</td></tr>
<tr><td>TCELL4:IMUX_A7</td><td>BRGECLKSYNC0.STOP</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL4:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC1.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL4:IMUX_B5</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC2.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL4:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC3.STOP</td></tr>
<tr><td>TCELL4:IMUX_D2</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL4:IMUX_D5</td><td>DCC3.CE</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL4:OUT_F4</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F5</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F6</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL4:OUT_F7</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>CLK_EDGE.INT_IN_6</td></tr>
<tr><td>TCELL10:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
<tr><td>TCELL11:IMUX_C5</td><td>CLK_EDGE.INT_IN_7</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_s_s"><a class="header" href="#tile-clk_s_s">Tile CLK_S_S</a></h2>
<p>Cells: 2</p>
<h3 id="bel-pcsclkdiv0"><a class="header" href="#bel-pcsclkdiv0">Bel PCSCLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel PCSCLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-6"><a class="header" href="#bel-dcc0-6">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-6"><a class="header" href="#bel-dcc1-6">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-6"><a class="header" href="#bel-dcc2-6">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-6"><a class="header" href="#bel-dcc3-6">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-6"><a class="header" href="#bel-dcc4-6">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-6"><a class="header" href="#bel-dcc5-6">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-6"><a class="header" href="#bel-dcc6-6">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-6"><a class="header" href="#bel-dcc7-6">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-6"><a class="header" href="#bel-dcc8-6">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-6"><a class="header" href="#bel-dcc9-6">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-6"><a class="header" href="#bel-dcc10-6">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-6"><a class="header" href="#bel-dcc11-6">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-6"><a class="header" href="#bel-dcc12-6">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-6"><a class="header" href="#bel-dcc13-6">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc14"><a class="header" href="#bel-dcc14">Bel DCC14</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc15"><a class="header" href="#bel-dcc15">Bel DCC15</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel DCC15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-6"><a class="header" href="#bel-clk_edge-6">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-6"><a class="header" href="#bel-clktest-6">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-6"><a class="header" href="#bel-wires-6">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>PCSCLKDIV0.SEL0</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>PCSCLKDIV0.SEL1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>PCSCLKDIV0.SEL2</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>DCC0.CE</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>DCC1.CE</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>DCC2.CE</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>DCC3.CE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>DCC4.CE</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DCC5.CE</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DCC6.CE</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DCC7.CE</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>PCSCLKDIV0.RST</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>PCSCLKDIV0.CLKI</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>DCC8.CE</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>DCC9.CE</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DCC10.CE</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DCC11.CE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>DCC12.CE</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DCC13.CE</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DCC14.CE</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DCC15.CE</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_s_m"><a class="header" href="#tile-clk_s_m">Tile CLK_S_M</a></h2>
<p>Cells: 4</p>
<h3 id="bel-pcsclkdiv0-1"><a class="header" href="#bel-pcsclkdiv0-1">Bel PCSCLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel PCSCLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-pcsclkdiv1"><a class="header" href="#bel-pcsclkdiv1">Bel PCSCLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel PCSCLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK1_DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-7"><a class="header" href="#bel-dcc0-7">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-7"><a class="header" href="#bel-dcc1-7">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-7"><a class="header" href="#bel-dcc2-7">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-7"><a class="header" href="#bel-dcc3-7">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-7"><a class="header" href="#bel-dcc4-7">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-7"><a class="header" href="#bel-dcc5-7">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-7"><a class="header" href="#bel-dcc6-7">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-7"><a class="header" href="#bel-dcc7-7">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-7"><a class="header" href="#bel-dcc8-7">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-7"><a class="header" href="#bel-dcc9-7">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-7"><a class="header" href="#bel-dcc10-7">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-7"><a class="header" href="#bel-dcc11-7">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-7"><a class="header" href="#bel-dcc12-7">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-7"><a class="header" href="#bel-dcc13-7">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc14-1"><a class="header" href="#bel-dcc14-1">Bel DCC14</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc15-1"><a class="header" href="#bel-dcc15-1">Bel DCC15</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel DCC15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-7"><a class="header" href="#bel-clk_edge-7">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-7"><a class="header" href="#bel-clktest-7">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-7"><a class="header" href="#bel-wires-7">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_M bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>PCSCLKDIV0.SEL0</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>PCSCLKDIV0.SEL1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>PCSCLKDIV0.SEL2</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>PCSCLKDIV1.SEL0</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>PCSCLKDIV1.SEL1</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>PCSCLKDIV1.SEL2</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>DCC0.CE</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>DCC1.CE</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>DCC2.CE</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>DCC3.CE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>DCC4.CE</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DCC5.CE</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DCC6.CE</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DCC7.CE</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>PCSCLKDIV0.RST</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>PCSCLKDIV1.RST</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>PCSCLKDIV0.CLKI</td></tr>
<tr><td>TCELL0:IMUX_CLK1_DELAY</td><td>PCSCLKDIV1.CLKI</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>DCC8.CE</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>DCC9.CE</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DCC10.CE</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DCC11.CE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>DCC12.CE</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DCC13.CE</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DCC14.CE</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DCC15.CE</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_s_l"><a class="header" href="#tile-clk_s_l">Tile CLK_S_L</a></h2>
<p>Cells: 6</p>
<h3 id="bel-pcsclkdiv0-2"><a class="header" href="#bel-pcsclkdiv0-2">Bel PCSCLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel PCSCLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK0_DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR0</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL0:IMUX_A4</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL0:IMUX_A5</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL0:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-pcsclkdiv1-1"><a class="header" href="#bel-pcsclkdiv1-1">Bel PCSCLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel PCSCLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_CLK1_DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL0:IMUX_LSR1</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL0:IMUX_B4</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL0:IMUX_B5</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL0:IMUX_B6</td></tr>
</tbody>
</table></div>
<h3 id="bel-pcsclkdiv2"><a class="header" href="#bel-pcsclkdiv2">Bel PCSCLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel PCSCLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_CLK0_DELAY</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL1:IMUX_LSR0</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL1:IMUX_A4</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL1:IMUX_A5</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL1:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-8"><a class="header" href="#bel-dcc0-8">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-8"><a class="header" href="#bel-dcc1-8">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-8"><a class="header" href="#bel-dcc2-8">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-8"><a class="header" href="#bel-dcc3-8">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-8"><a class="header" href="#bel-dcc4-8">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-8"><a class="header" href="#bel-dcc5-8">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-8"><a class="header" href="#bel-dcc6-8">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-8"><a class="header" href="#bel-dcc7-8">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-8"><a class="header" href="#bel-dcc8-8">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-8"><a class="header" href="#bel-dcc9-8">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-8"><a class="header" href="#bel-dcc10-8">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-8"><a class="header" href="#bel-dcc11-8">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-8"><a class="header" href="#bel-dcc12-8">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-8"><a class="header" href="#bel-dcc13-8">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc14-2"><a class="header" href="#bel-dcc14-2">Bel DCC14</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc15-2"><a class="header" href="#bel-dcc15-2">Bel DCC15</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel DCC15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-8"><a class="header" href="#bel-clk_edge-8">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL0:IMUX_D6</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL1:IMUX_D6</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL4:IMUX_C5</td></tr>
<tr><td>INT_IN_6</td><td>input</td><td>TCELL3:IMUX_C5</td></tr>
<tr><td>INT_IN_7</td><td>input</td><td>TCELL5:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-8"><a class="header" href="#bel-clktest-8">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL0:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-8"><a class="header" href="#bel-wires-8">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_S_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:IMUX_A0</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL0:IMUX_A3</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL0:IMUX_A4</td><td>PCSCLKDIV0.SEL0</td></tr>
<tr><td>TCELL0:IMUX_A5</td><td>PCSCLKDIV0.SEL1</td></tr>
<tr><td>TCELL0:IMUX_A6</td><td>PCSCLKDIV0.SEL2</td></tr>
<tr><td>TCELL0:IMUX_B4</td><td>PCSCLKDIV1.SEL0</td></tr>
<tr><td>TCELL0:IMUX_B5</td><td>PCSCLKDIV1.SEL1</td></tr>
<tr><td>TCELL0:IMUX_B6</td><td>PCSCLKDIV1.SEL2</td></tr>
<tr><td>TCELL0:IMUX_C0</td><td>DCC0.CE</td></tr>
<tr><td>TCELL0:IMUX_C1</td><td>DCC1.CE</td></tr>
<tr><td>TCELL0:IMUX_C2</td><td>DCC2.CE</td></tr>
<tr><td>TCELL0:IMUX_C3</td><td>DCC3.CE</td></tr>
<tr><td>TCELL0:IMUX_C4</td><td>DCC4.CE</td></tr>
<tr><td>TCELL0:IMUX_C5</td><td>DCC5.CE</td></tr>
<tr><td>TCELL0:IMUX_C6</td><td>DCC6.CE</td></tr>
<tr><td>TCELL0:IMUX_C7</td><td>DCC7.CE</td></tr>
<tr><td>TCELL0:IMUX_D6</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL0:IMUX_LSR0</td><td>PCSCLKDIV0.RST</td></tr>
<tr><td>TCELL0:IMUX_LSR1</td><td>PCSCLKDIV1.RST</td></tr>
<tr><td>TCELL0:IMUX_CLK0_DELAY</td><td>PCSCLKDIV0.CLKI</td></tr>
<tr><td>TCELL0:IMUX_CLK1_DELAY</td><td>PCSCLKDIV1.CLKI</td></tr>
<tr><td>TCELL1:IMUX_A4</td><td>PCSCLKDIV2.SEL0</td></tr>
<tr><td>TCELL1:IMUX_A5</td><td>PCSCLKDIV2.SEL1</td></tr>
<tr><td>TCELL1:IMUX_A6</td><td>PCSCLKDIV2.SEL2</td></tr>
<tr><td>TCELL1:IMUX_C0</td><td>DCC8.CE</td></tr>
<tr><td>TCELL1:IMUX_C1</td><td>DCC9.CE</td></tr>
<tr><td>TCELL1:IMUX_C2</td><td>DCC10.CE</td></tr>
<tr><td>TCELL1:IMUX_C3</td><td>DCC11.CE</td></tr>
<tr><td>TCELL1:IMUX_C4</td><td>DCC12.CE</td></tr>
<tr><td>TCELL1:IMUX_C5</td><td>DCC13.CE</td></tr>
<tr><td>TCELL1:IMUX_C6</td><td>DCC14.CE</td></tr>
<tr><td>TCELL1:IMUX_C7</td><td>DCC15.CE</td></tr>
<tr><td>TCELL1:IMUX_D6</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL1:IMUX_LSR0</td><td>PCSCLKDIV2.RST</td></tr>
<tr><td>TCELL1:IMUX_CLK0_DELAY</td><td>PCSCLKDIV2.CLKI</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL3:IMUX_C5</td><td>CLK_EDGE.INT_IN_6</td></tr>
<tr><td>TCELL4:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
<tr><td>TCELL5:IMUX_C5</td><td>CLK_EDGE.INT_IN_7</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_n_s"><a class="header" href="#tile-clk_n_s">Tile CLK_N_S</a></h2>
<p>Cells: 8</p>
<h3 id="bel-dlldel2-6"><a class="header" href="#bel-dlldel2-6">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-6"><a class="header" href="#bel-dlldel3-6">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel4"><a class="header" href="#bel-dlldel4">Bel DLLDEL4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DLLDEL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel5"><a class="header" href="#bel-dlldel5">Bel DLLDEL5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DLLDEL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-6"><a class="header" href="#bel-clkdiv0-6">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-6"><a class="header" href="#bel-clkdiv1-6">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-6"><a class="header" href="#bel-clkdiv2-6">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-6"><a class="header" href="#bel-clkdiv3-6">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-9"><a class="header" href="#bel-dcc0-9">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-9"><a class="header" href="#bel-dcc1-9">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-9"><a class="header" href="#bel-dcc2-9">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-9"><a class="header" href="#bel-dcc3-9">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-9"><a class="header" href="#bel-dcc4-9">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-9"><a class="header" href="#bel-dcc5-9">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-9"><a class="header" href="#bel-dcc6-9">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-9"><a class="header" href="#bel-dcc7-9">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-9"><a class="header" href="#bel-dcc8-9">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-9"><a class="header" href="#bel-dcc9-9">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-9"><a class="header" href="#bel-dcc10-9">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-9"><a class="header" href="#bel-dcc11-9">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-9"><a class="header" href="#bel-dcc12-9">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-9"><a class="header" href="#bel-dcc13-9">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc14-3"><a class="header" href="#bel-dcc14-3">Bel DCC14</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc15-3"><a class="header" href="#bel-dcc15-3">Bel DCC15</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel DCC15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-9"><a class="header" href="#bel-clk_edge-9">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-9"><a class="header" href="#bel-clktest-9">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-6"><a class="header" href="#bel-eclksync4-6">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-6"><a class="header" href="#bel-eclksync5-6">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-6"><a class="header" href="#bel-eclksync6-6">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-6"><a class="header" href="#bel-eclksync7-6">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync8"><a class="header" href="#bel-eclksync8">Bel ECLKSYNC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync9"><a class="header" href="#bel-eclksync9">Bel ECLKSYNC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync10"><a class="header" href="#bel-eclksync10">Bel ECLKSYNC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync11"><a class="header" href="#bel-eclksync11">Bel ECLKSYNC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel ECLKSYNC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-6"><a class="header" href="#bel-clktest_eclk-6">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-9"><a class="header" href="#bel-wires-9">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DCC3.CE</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC8.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>DCC11.CE</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC9.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL4.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC10.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL4.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC14.CE</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC11.STOP</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC15.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL4.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC8.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC9.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC8.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC9.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC10.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC11.ECLK</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL4.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL5.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL5.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL5.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC10.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL5.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC11.ECLKI</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_n_m"><a class="header" href="#tile-clk_n_m">Tile CLK_N_M</a></h2>
<p>Cells: 10</p>
<h3 id="bel-dlldel2-7"><a class="header" href="#bel-dlldel2-7">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL2:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL2:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL2:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-7"><a class="header" href="#bel-dlldel3-7">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL3:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL3:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL3:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL3:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel4-1"><a class="header" href="#bel-dlldel4-1">Bel DLLDEL4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DLLDEL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel5-1"><a class="header" href="#bel-dlldel5-1">Bel DLLDEL5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DLLDEL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-7"><a class="header" href="#bel-clkdiv0-7">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q0</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-7"><a class="header" href="#bel-clkdiv1-7">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q1</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL3:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-7"><a class="header" href="#bel-clkdiv2-7">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q2</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-7"><a class="header" href="#bel-clkdiv3-7">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL4:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL3:OUT_Q3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL4:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-10"><a class="header" href="#bel-dcc0-10">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-10"><a class="header" href="#bel-dcc1-10">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-10"><a class="header" href="#bel-dcc2-10">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-10"><a class="header" href="#bel-dcc3-10">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-10"><a class="header" href="#bel-dcc4-10">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-10"><a class="header" href="#bel-dcc5-10">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-10"><a class="header" href="#bel-dcc6-10">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-10"><a class="header" href="#bel-dcc7-10">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-10"><a class="header" href="#bel-dcc8-10">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-10"><a class="header" href="#bel-dcc9-10">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-10"><a class="header" href="#bel-dcc10-10">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-10"><a class="header" href="#bel-dcc11-10">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-10"><a class="header" href="#bel-dcc12-10">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-10"><a class="header" href="#bel-dcc13-10">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc14-4"><a class="header" href="#bel-dcc14-4">Bel DCC14</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc15-4"><a class="header" href="#bel-dcc15-4">Bel DCC15</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel DCC15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL4:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-10"><a class="header" href="#bel-clk_edge-10">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL4:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL5:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL8:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL9:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-10"><a class="header" href="#bel-clktest-10">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL2:IMUX_C5</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL2:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-7"><a class="header" href="#bel-eclksync4-7">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-7"><a class="header" href="#bel-eclksync5-7">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-7"><a class="header" href="#bel-eclksync6-7">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-7"><a class="header" href="#bel-eclksync7-7">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL3:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL3:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync8-1"><a class="header" href="#bel-eclksync8-1">Bel ECLKSYNC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync9-1"><a class="header" href="#bel-eclksync9-1">Bel ECLKSYNC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync10-1"><a class="header" href="#bel-eclksync10-1">Bel ECLKSYNC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync11-1"><a class="header" href="#bel-eclksync11-1">Bel ECLKSYNC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel ECLKSYNC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL4:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL4:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-7"><a class="header" href="#bel-clktest_eclk-7">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL3:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL3:IMUX_B4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL3:IMUX_C2</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL3:IMUX_D4</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL3:IMUX_A7</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL3:IMUX_B7</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-10"><a class="header" href="#bel-wires-10">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_M bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL2:IMUX_C5</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL2:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL2:IMUX_D5</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL2:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL2:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL3:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL3:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL3:IMUX_A6</td><td>DCC3.CE</td></tr>
<tr><td>TCELL3:IMUX_A7</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL3:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL3:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL3:IMUX_B7</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL3:IMUX_C0</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL3:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL3:IMUX_C3</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL3:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL3:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL3:IMUX_D0</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL3:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL3:IMUX_D4</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL3:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL3:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL3:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL3:IMUX_CLK0_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
<tr><td>TCELL3:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL3:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL3:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL3:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL3:OUT_Q0</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q1</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q2</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q3</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL3:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL4:IMUX_A1</td><td>ECLKSYNC8.STOP</td></tr>
<tr><td>TCELL4:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL4:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL4:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_A6</td><td>DCC11.CE</td></tr>
<tr><td>TCELL4:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL4:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL4:IMUX_B3</td><td>ECLKSYNC9.STOP</td></tr>
<tr><td>TCELL4:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL4.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C1</td><td>ECLKSYNC10.STOP</td></tr>
<tr><td>TCELL4:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL4.MOVE</td></tr>
<tr><td>TCELL4:IMUX_C7</td><td>DCC14.CE</td></tr>
<tr><td>TCELL4:IMUX_D1</td><td>ECLKSYNC11.STOP</td></tr>
<tr><td>TCELL4:IMUX_D3</td><td>DCC15.CE</td></tr>
<tr><td>TCELL4:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL4.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL4:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL4:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL4:IMUX_CLK0_DELAY</td><td>ECLKSYNC8.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC9.ECLKI</td></tr>
<tr><td>TCELL4:OUT_F0</td><td>ECLKSYNC8.ECLK</td></tr>
<tr><td>TCELL4:OUT_F1</td><td>ECLKSYNC9.ECLK</td></tr>
<tr><td>TCELL4:OUT_F2</td><td>ECLKSYNC10.ECLK</td></tr>
<tr><td>TCELL4:OUT_F3</td><td>ECLKSYNC11.ECLK</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL4.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL5.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL5.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL5.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC10.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL5.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC11.ECLKI</td></tr>
<tr><td>TCELL8:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL9:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_n_l"><a class="header" href="#tile-clk_n_l">Tile CLK_N_L</a></h2>
<p>Cells: 22</p>
<h3 id="bel-dlldel0-6"><a class="header" href="#bel-dlldel0-6">Bel DLLDEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL4:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL4:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL4:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL4:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel1-6"><a class="header" href="#bel-dlldel1-6">Bel DLLDEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL5:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL5:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL5:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL5:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel2-8"><a class="header" href="#bel-dlldel2-8">Bel DLLDEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL6:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL6:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL6:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL6:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel3-8"><a class="header" href="#bel-dlldel3-8">Bel DLLDEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL7:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL7:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL7:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL7:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel4-2"><a class="header" href="#bel-dlldel4-2">Bel DLLDEL4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL8:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL8:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL8:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL8:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel5-2"><a class="header" href="#bel-dlldel5-2">Bel DLLDEL5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL9:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL9:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL9:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL9:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel6"><a class="header" href="#bel-dlldel6">Bel DLLDEL6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL10:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL10:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL10:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL10:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dlldel7"><a class="header" href="#bel-dlldel7">Bel DLLDEL7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DLLDEL7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CFLAG</td><td>output</td><td>TCELL11:OUT_Q7</td></tr>
<tr><td>DIRECTION</td><td>input</td><td>TCELL11:IMUX_D6</td></tr>
<tr><td>LOADN</td><td>input</td><td>TCELL11:IMUX_B6</td></tr>
<tr><td>MOVE</td><td>input</td><td>TCELL11:IMUX_C6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv0-8"><a class="header" href="#bel-clkdiv0-8">Bel CLKDIV0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel CLKDIV0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL8:IMUX_A4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL7:OUT_Q0</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL7:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv1-8"><a class="header" href="#bel-clkdiv1-8">Bel CLKDIV1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel CLKDIV1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL8:IMUX_B4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL7:OUT_Q1</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL7:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv2-8"><a class="header" href="#bel-clkdiv2-8">Bel CLKDIV2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel CLKDIV2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL8:IMUX_C2</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL7:OUT_Q2</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL8:IMUX_LSR0</td></tr>
</tbody>
</table></div>
<h3 id="bel-clkdiv3-8"><a class="header" href="#bel-clkdiv3-8">Bel CLKDIV3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel CLKDIV3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ALIGNWD</td><td>input</td><td>TCELL8:IMUX_D4</td></tr>
<tr><td>CDIVX</td><td>output</td><td>TCELL7:OUT_Q3</td></tr>
<tr><td>RST</td><td>input</td><td>TCELL8:IMUX_LSR1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc0-11"><a class="header" href="#bel-dcc0-11">Bel DCC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc1-11"><a class="header" href="#bel-dcc1-11">Bel DCC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc2-11"><a class="header" href="#bel-dcc2-11">Bel DCC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc3-11"><a class="header" href="#bel-dcc3-11">Bel DCC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc4-11"><a class="header" href="#bel-dcc4-11">Bel DCC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc5-11"><a class="header" href="#bel-dcc5-11">Bel DCC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc6-11"><a class="header" href="#bel-dcc6-11">Bel DCC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc7-11"><a class="header" href="#bel-dcc7-11">Bel DCC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL7:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc8-11"><a class="header" href="#bel-dcc8-11">Bel DCC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_A2</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc9-11"><a class="header" href="#bel-dcc9-11">Bel DCC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_B0</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc10-11"><a class="header" href="#bel-dcc10-11">Bel DCC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_C4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc11-11"><a class="header" href="#bel-dcc11-11">Bel DCC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc12-11"><a class="header" href="#bel-dcc12-11">Bel DCC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_A3</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc13-11"><a class="header" href="#bel-dcc13-11">Bel DCC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc14-5"><a class="header" href="#bel-dcc14-5">Bel DCC14</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_C7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc15-5"><a class="header" href="#bel-dcc15-5">Bel DCC15</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel DCC15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL8:IMUX_D3</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_edge-11"><a class="header" href="#bel-clk_edge-11">Bel CLK_EDGE</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel CLK_EDGE</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>INT_IN_0</td><td>input</td><td>TCELL6:IMUX_D7</td></tr>
<tr><td>INT_IN_1</td><td>input</td><td>TCELL7:IMUX_D7</td></tr>
<tr><td>INT_IN_2</td><td>input</td><td>TCELL8:IMUX_D7</td></tr>
<tr><td>INT_IN_3</td><td>input</td><td>TCELL9:IMUX_D7</td></tr>
<tr><td>INT_IN_4</td><td>input</td><td>TCELL18:IMUX_C5</td></tr>
<tr><td>INT_IN_5</td><td>input</td><td>TCELL20:IMUX_C5</td></tr>
<tr><td>INT_IN_6</td><td>input</td><td>TCELL19:IMUX_C5</td></tr>
<tr><td>INT_IN_7</td><td>input</td><td>TCELL21:IMUX_C5</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-11"><a class="header" href="#bel-clktest-11">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL6:IMUX_A5</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL6:IMUX_B5</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL6:IMUX_C5</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL6:IMUX_D5</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync0-6"><a class="header" href="#bel-eclksync0-6">Bel ECLKSYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL16:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL1:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync1-6"><a class="header" href="#bel-eclksync1-6">Bel ECLKSYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL16:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL2:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync2-6"><a class="header" href="#bel-eclksync2-6">Bel ECLKSYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL16:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL3:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync3-6"><a class="header" href="#bel-eclksync3-6">Bel ECLKSYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL16:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL4:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync4-8"><a class="header" href="#bel-eclksync4-8">Bel ECLKSYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL7:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL5:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync5-8"><a class="header" href="#bel-eclksync5-8">Bel ECLKSYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL7:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL6:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync6-8"><a class="header" href="#bel-eclksync6-8">Bel ECLKSYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL7:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL7:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync7-8"><a class="header" href="#bel-eclksync7-8">Bel ECLKSYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL7:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL7:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL7:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync8-2"><a class="header" href="#bel-eclksync8-2">Bel ECLKSYNC8</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL8:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL11:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_A0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync9-2"><a class="header" href="#bel-eclksync9-2">Bel ECLKSYNC9</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL8:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL12:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_B2</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync10-2"><a class="header" href="#bel-eclksync10-2">Bel ECLKSYNC10</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL8:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL13:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_C0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync11-2"><a class="header" href="#bel-eclksync11-2">Bel ECLKSYNC11</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL8:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL15:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_D0</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync12"><a class="header" href="#bel-eclksync12">Bel ECLKSYNC12</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL17:OUT_F0</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL8:IMUX_CLK0_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_A1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync13"><a class="header" href="#bel-eclksync13">Bel ECLKSYNC13</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL17:OUT_F1</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL8:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_B3</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync14"><a class="header" href="#bel-eclksync14">Bel ECLKSYNC14</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL17:OUT_F2</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL9:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_C1</td></tr>
</tbody>
</table></div>
<h3 id="bel-eclksync15"><a class="header" href="#bel-eclksync15">Bel ECLKSYNC15</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel ECLKSYNC15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>ECLK</td><td>output</td><td>TCELL17:OUT_F3</td></tr>
<tr><td>ECLKI</td><td>input</td><td>TCELL10:IMUX_CLK1_DELAY</td></tr>
<tr><td>STOP</td><td>input</td><td>TCELL8:IMUX_D1</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest_eclk-8"><a class="header" href="#bel-clktest_eclk-8">Bel CLKTEST_ECLK</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel CLKTEST_ECLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL7:IMUX_A4</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL7:IMUX_B4</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL7:IMUX_C2</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL7:IMUX_D4</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL7:IMUX_A7</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL7:IMUX_B7</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL7:IMUX_C3</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-11"><a class="header" href="#bel-wires-11">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_N_L bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL1:IMUX_CLK1_DELAY</td><td>ECLKSYNC0.ECLKI</td></tr>
<tr><td>TCELL2:IMUX_CLK1_DELAY</td><td>ECLKSYNC1.ECLKI</td></tr>
<tr><td>TCELL3:IMUX_CLK1_DELAY</td><td>ECLKSYNC2.ECLKI</td></tr>
<tr><td>TCELL4:IMUX_B6</td><td>DLLDEL0.LOADN</td></tr>
<tr><td>TCELL4:IMUX_C6</td><td>DLLDEL0.MOVE</td></tr>
<tr><td>TCELL4:IMUX_D6</td><td>DLLDEL0.DIRECTION</td></tr>
<tr><td>TCELL4:IMUX_CLK1_DELAY</td><td>ECLKSYNC3.ECLKI</td></tr>
<tr><td>TCELL4:OUT_Q7</td><td>DLLDEL0.CFLAG</td></tr>
<tr><td>TCELL5:IMUX_B6</td><td>DLLDEL1.LOADN</td></tr>
<tr><td>TCELL5:IMUX_C6</td><td>DLLDEL1.MOVE</td></tr>
<tr><td>TCELL5:IMUX_D6</td><td>DLLDEL1.DIRECTION</td></tr>
<tr><td>TCELL5:IMUX_CLK1_DELAY</td><td>ECLKSYNC4.ECLKI</td></tr>
<tr><td>TCELL5:OUT_Q7</td><td>DLLDEL1.CFLAG</td></tr>
<tr><td>TCELL6:IMUX_A5</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL6:IMUX_B5</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL6:IMUX_B6</td><td>DLLDEL2.LOADN</td></tr>
<tr><td>TCELL6:IMUX_C5</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL6:IMUX_C6</td><td>DLLDEL2.MOVE</td></tr>
<tr><td>TCELL6:IMUX_D5</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL6:IMUX_D6</td><td>DLLDEL2.DIRECTION</td></tr>
<tr><td>TCELL6:IMUX_D7</td><td>CLK_EDGE.INT_IN_0</td></tr>
<tr><td>TCELL6:IMUX_CLK1_DELAY</td><td>ECLKSYNC5.ECLKI</td></tr>
<tr><td>TCELL6:OUT_Q7</td><td>DLLDEL2.CFLAG</td></tr>
<tr><td>TCELL7:IMUX_A0</td><td>ECLKSYNC0.STOP</td></tr>
<tr><td>TCELL7:IMUX_A1</td><td>ECLKSYNC4.STOP</td></tr>
<tr><td>TCELL7:IMUX_A2</td><td>DCC0.CE</td></tr>
<tr><td>TCELL7:IMUX_A3</td><td>DCC4.CE</td></tr>
<tr><td>TCELL7:IMUX_A4</td><td>CLKTEST_ECLK.TESTIN0</td></tr>
<tr><td>TCELL7:IMUX_A6</td><td>DCC3.CE</td></tr>
<tr><td>TCELL7:IMUX_A7</td><td>CLKTEST_ECLK.TESTIN4</td></tr>
<tr><td>TCELL7:IMUX_B0</td><td>DCC1.CE</td></tr>
<tr><td>TCELL7:IMUX_B1</td><td>DCC5.CE</td></tr>
<tr><td>TCELL7:IMUX_B2</td><td>ECLKSYNC1.STOP</td></tr>
<tr><td>TCELL7:IMUX_B3</td><td>ECLKSYNC5.STOP</td></tr>
<tr><td>TCELL7:IMUX_B4</td><td>CLKTEST_ECLK.TESTIN1</td></tr>
<tr><td>TCELL7:IMUX_B6</td><td>DLLDEL3.LOADN</td></tr>
<tr><td>TCELL7:IMUX_B7</td><td>CLKTEST_ECLK.TESTIN5</td></tr>
<tr><td>TCELL7:IMUX_C0</td><td>ECLKSYNC2.STOP</td></tr>
<tr><td>TCELL7:IMUX_C1</td><td>ECLKSYNC6.STOP</td></tr>
<tr><td>TCELL7:IMUX_C2</td><td>CLKTEST_ECLK.TESTIN2</td></tr>
<tr><td>TCELL7:IMUX_C3</td><td>CLKTEST_ECLK.TESTIN6</td></tr>
<tr><td>TCELL7:IMUX_C4</td><td>DCC2.CE</td></tr>
<tr><td>TCELL7:IMUX_C6</td><td>DLLDEL3.MOVE</td></tr>
<tr><td>TCELL7:IMUX_C7</td><td>DCC6.CE</td></tr>
<tr><td>TCELL7:IMUX_D0</td><td>ECLKSYNC3.STOP</td></tr>
<tr><td>TCELL7:IMUX_D1</td><td>ECLKSYNC7.STOP</td></tr>
<tr><td>TCELL7:IMUX_D3</td><td>DCC7.CE</td></tr>
<tr><td>TCELL7:IMUX_D4</td><td>CLKTEST_ECLK.TESTIN3</td></tr>
<tr><td>TCELL7:IMUX_D6</td><td>DLLDEL3.DIRECTION</td></tr>
<tr><td>TCELL7:IMUX_D7</td><td>CLK_EDGE.INT_IN_1</td></tr>
<tr><td>TCELL7:IMUX_LSR0</td><td>CLKDIV0.RST</td></tr>
<tr><td>TCELL7:IMUX_LSR1</td><td>CLKDIV1.RST</td></tr>
<tr><td>TCELL7:IMUX_CLK0_DELAY</td><td>ECLKSYNC6.ECLKI</td></tr>
<tr><td>TCELL7:IMUX_CLK1_DELAY</td><td>ECLKSYNC7.ECLKI</td></tr>
<tr><td>TCELL7:OUT_F0</td><td>ECLKSYNC4.ECLK</td></tr>
<tr><td>TCELL7:OUT_F1</td><td>ECLKSYNC5.ECLK</td></tr>
<tr><td>TCELL7:OUT_F2</td><td>ECLKSYNC6.ECLK</td></tr>
<tr><td>TCELL7:OUT_F3</td><td>ECLKSYNC7.ECLK</td></tr>
<tr><td>TCELL7:OUT_Q0</td><td>CLKDIV0.CDIVX</td></tr>
<tr><td>TCELL7:OUT_Q1</td><td>CLKDIV1.CDIVX</td></tr>
<tr><td>TCELL7:OUT_Q2</td><td>CLKDIV2.CDIVX</td></tr>
<tr><td>TCELL7:OUT_Q3</td><td>CLKDIV3.CDIVX</td></tr>
<tr><td>TCELL7:OUT_Q7</td><td>DLLDEL3.CFLAG</td></tr>
<tr><td>TCELL8:IMUX_A0</td><td>ECLKSYNC8.STOP</td></tr>
<tr><td>TCELL8:IMUX_A1</td><td>ECLKSYNC12.STOP</td></tr>
<tr><td>TCELL8:IMUX_A2</td><td>DCC8.CE</td></tr>
<tr><td>TCELL8:IMUX_A3</td><td>DCC12.CE</td></tr>
<tr><td>TCELL8:IMUX_A4</td><td>CLKDIV0.ALIGNWD</td></tr>
<tr><td>TCELL8:IMUX_A6</td><td>DCC11.CE</td></tr>
<tr><td>TCELL8:IMUX_B0</td><td>DCC9.CE</td></tr>
<tr><td>TCELL8:IMUX_B1</td><td>DCC13.CE</td></tr>
<tr><td>TCELL8:IMUX_B2</td><td>ECLKSYNC9.STOP</td></tr>
<tr><td>TCELL8:IMUX_B3</td><td>ECLKSYNC13.STOP</td></tr>
<tr><td>TCELL8:IMUX_B4</td><td>CLKDIV1.ALIGNWD</td></tr>
<tr><td>TCELL8:IMUX_B6</td><td>DLLDEL4.LOADN</td></tr>
<tr><td>TCELL8:IMUX_C0</td><td>ECLKSYNC10.STOP</td></tr>
<tr><td>TCELL8:IMUX_C1</td><td>ECLKSYNC14.STOP</td></tr>
<tr><td>TCELL8:IMUX_C2</td><td>CLKDIV2.ALIGNWD</td></tr>
<tr><td>TCELL8:IMUX_C4</td><td>DCC10.CE</td></tr>
<tr><td>TCELL8:IMUX_C6</td><td>DLLDEL4.MOVE</td></tr>
<tr><td>TCELL8:IMUX_C7</td><td>DCC14.CE</td></tr>
<tr><td>TCELL8:IMUX_D0</td><td>ECLKSYNC11.STOP</td></tr>
<tr><td>TCELL8:IMUX_D1</td><td>ECLKSYNC15.STOP</td></tr>
<tr><td>TCELL8:IMUX_D3</td><td>DCC15.CE</td></tr>
<tr><td>TCELL8:IMUX_D4</td><td>CLKDIV3.ALIGNWD</td></tr>
<tr><td>TCELL8:IMUX_D6</td><td>DLLDEL4.DIRECTION</td></tr>
<tr><td>TCELL8:IMUX_D7</td><td>CLK_EDGE.INT_IN_2</td></tr>
<tr><td>TCELL8:IMUX_LSR0</td><td>CLKDIV2.RST</td></tr>
<tr><td>TCELL8:IMUX_LSR1</td><td>CLKDIV3.RST</td></tr>
<tr><td>TCELL8:IMUX_CLK0_DELAY</td><td>ECLKSYNC12.ECLKI</td></tr>
<tr><td>TCELL8:IMUX_CLK1_DELAY</td><td>ECLKSYNC13.ECLKI</td></tr>
<tr><td>TCELL8:OUT_F0</td><td>ECLKSYNC8.ECLK</td></tr>
<tr><td>TCELL8:OUT_F1</td><td>ECLKSYNC9.ECLK</td></tr>
<tr><td>TCELL8:OUT_F2</td><td>ECLKSYNC10.ECLK</td></tr>
<tr><td>TCELL8:OUT_F3</td><td>ECLKSYNC11.ECLK</td></tr>
<tr><td>TCELL8:OUT_Q7</td><td>DLLDEL4.CFLAG</td></tr>
<tr><td>TCELL9:IMUX_B6</td><td>DLLDEL5.LOADN</td></tr>
<tr><td>TCELL9:IMUX_C6</td><td>DLLDEL5.MOVE</td></tr>
<tr><td>TCELL9:IMUX_D6</td><td>DLLDEL5.DIRECTION</td></tr>
<tr><td>TCELL9:IMUX_D7</td><td>CLK_EDGE.INT_IN_3</td></tr>
<tr><td>TCELL9:IMUX_CLK1_DELAY</td><td>ECLKSYNC14.ECLKI</td></tr>
<tr><td>TCELL9:OUT_Q7</td><td>DLLDEL5.CFLAG</td></tr>
<tr><td>TCELL10:IMUX_B6</td><td>DLLDEL6.LOADN</td></tr>
<tr><td>TCELL10:IMUX_C6</td><td>DLLDEL6.MOVE</td></tr>
<tr><td>TCELL10:IMUX_D6</td><td>DLLDEL6.DIRECTION</td></tr>
<tr><td>TCELL10:IMUX_CLK1_DELAY</td><td>ECLKSYNC15.ECLKI</td></tr>
<tr><td>TCELL10:OUT_Q7</td><td>DLLDEL6.CFLAG</td></tr>
<tr><td>TCELL11:IMUX_B6</td><td>DLLDEL7.LOADN</td></tr>
<tr><td>TCELL11:IMUX_C6</td><td>DLLDEL7.MOVE</td></tr>
<tr><td>TCELL11:IMUX_D6</td><td>DLLDEL7.DIRECTION</td></tr>
<tr><td>TCELL11:IMUX_CLK1_DELAY</td><td>ECLKSYNC8.ECLKI</td></tr>
<tr><td>TCELL11:OUT_Q7</td><td>DLLDEL7.CFLAG</td></tr>
<tr><td>TCELL12:IMUX_CLK1_DELAY</td><td>ECLKSYNC9.ECLKI</td></tr>
<tr><td>TCELL13:IMUX_CLK1_DELAY</td><td>ECLKSYNC10.ECLKI</td></tr>
<tr><td>TCELL15:IMUX_CLK1_DELAY</td><td>ECLKSYNC11.ECLKI</td></tr>
<tr><td>TCELL16:OUT_F0</td><td>ECLKSYNC0.ECLK</td></tr>
<tr><td>TCELL16:OUT_F1</td><td>ECLKSYNC1.ECLK</td></tr>
<tr><td>TCELL16:OUT_F2</td><td>ECLKSYNC2.ECLK</td></tr>
<tr><td>TCELL16:OUT_F3</td><td>ECLKSYNC3.ECLK</td></tr>
<tr><td>TCELL17:OUT_F0</td><td>ECLKSYNC12.ECLK</td></tr>
<tr><td>TCELL17:OUT_F1</td><td>ECLKSYNC13.ECLK</td></tr>
<tr><td>TCELL17:OUT_F2</td><td>ECLKSYNC14.ECLK</td></tr>
<tr><td>TCELL17:OUT_F3</td><td>ECLKSYNC15.ECLK</td></tr>
<tr><td>TCELL18:IMUX_C5</td><td>CLK_EDGE.INT_IN_4</td></tr>
<tr><td>TCELL19:IMUX_C5</td><td>CLK_EDGE.INT_IN_6</td></tr>
<tr><td>TCELL20:IMUX_C5</td><td>CLK_EDGE.INT_IN_5</td></tr>
<tr><td>TCELL21:IMUX_C5</td><td>CLK_EDGE.INT_IN_7</td></tr>
</tbody>
</table></div>
<h2 id="tile-clk_root"><a class="header" href="#tile-clk_root">Tile CLK_ROOT</a></h2>
<p>Cells: 4</p>
<h3 id="bel-dcc_sw0"><a class="header" href="#bel-dcc_sw0">Bel DCC_SW0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel DCC_SW0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL0:IMUX_A0</td></tr>
<tr><td>CLKI</td><td>input</td><td>TCELL0:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc_se0"><a class="header" href="#bel-dcc_se0">Bel DCC_SE0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel DCC_SE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL1:IMUX_A0</td></tr>
<tr><td>CLKI</td><td>input</td><td>TCELL1:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc_nw0"><a class="header" href="#bel-dcc_nw0">Bel DCC_NW0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel DCC_NW0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL2:IMUX_A0</td></tr>
<tr><td>CLKI</td><td>input</td><td>TCELL2:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcc_ne0"><a class="header" href="#bel-dcc_ne0">Bel DCC_NE0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel DCC_NE0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE</td><td>input</td><td>TCELL3:IMUX_A0</td></tr>
<tr><td>CLKI</td><td>input</td><td>TCELL3:IMUX_D7</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcs0"><a class="header" href="#bel-dcs0">Bel DCS0</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel DCS0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>MODESEL</td><td>input</td><td>TCELL2:IMUX_C0</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL2:IMUX_B4</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL2:IMUX_B5</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL2:IMUX_A3</td></tr>
<tr><td>SEL3</td><td>input</td><td>TCELL2:IMUX_A4</td></tr>
</tbody>
</table></div>
<h3 id="bel-dcs1"><a class="header" href="#bel-dcs1">Bel DCS1</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel DCS1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>MODESEL</td><td>input</td><td>TCELL2:IMUX_C1</td></tr>
<tr><td>SEL0</td><td>input</td><td>TCELL2:IMUX_B6</td></tr>
<tr><td>SEL1</td><td>input</td><td>TCELL2:IMUX_B7</td></tr>
<tr><td>SEL2</td><td>input</td><td>TCELL2:IMUX_A5</td></tr>
<tr><td>SEL3</td><td>input</td><td>TCELL2:IMUX_A6</td></tr>
</tbody>
</table></div>
<h3 id="bel-clk_root"><a class="header" href="#bel-clk_root">Bel CLK_ROOT</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel CLK_ROOT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>PCLK0_NE</td><td>output</td><td>TCELL3:PCLK0</td></tr>
<tr><td>PCLK0_NW</td><td>output</td><td>TCELL2:PCLK0</td></tr>
<tr><td>PCLK0_SE</td><td>output</td><td>TCELL1:PCLK0</td></tr>
<tr><td>PCLK0_SW</td><td>output</td><td>TCELL0:PCLK0</td></tr>
<tr><td>PCLK10_NE</td><td>output</td><td>TCELL3:PCLK10</td></tr>
<tr><td>PCLK10_NW</td><td>output</td><td>TCELL2:PCLK10</td></tr>
<tr><td>PCLK10_SE</td><td>output</td><td>TCELL1:PCLK10</td></tr>
<tr><td>PCLK10_SW</td><td>output</td><td>TCELL0:PCLK10</td></tr>
<tr><td>PCLK11_NE</td><td>output</td><td>TCELL3:PCLK11</td></tr>
<tr><td>PCLK11_NW</td><td>output</td><td>TCELL2:PCLK11</td></tr>
<tr><td>PCLK11_SE</td><td>output</td><td>TCELL1:PCLK11</td></tr>
<tr><td>PCLK11_SW</td><td>output</td><td>TCELL0:PCLK11</td></tr>
<tr><td>PCLK12_NE</td><td>output</td><td>TCELL3:PCLK12</td></tr>
<tr><td>PCLK12_NW</td><td>output</td><td>TCELL2:PCLK12</td></tr>
<tr><td>PCLK12_SE</td><td>output</td><td>TCELL1:PCLK12</td></tr>
<tr><td>PCLK12_SW</td><td>output</td><td>TCELL0:PCLK12</td></tr>
<tr><td>PCLK13_NE</td><td>output</td><td>TCELL3:PCLK13</td></tr>
<tr><td>PCLK13_NW</td><td>output</td><td>TCELL2:PCLK13</td></tr>
<tr><td>PCLK13_SE</td><td>output</td><td>TCELL1:PCLK13</td></tr>
<tr><td>PCLK13_SW</td><td>output</td><td>TCELL0:PCLK13</td></tr>
<tr><td>PCLK14_NE</td><td>output</td><td>TCELL3:PCLK14</td></tr>
<tr><td>PCLK14_NW</td><td>output</td><td>TCELL2:PCLK14</td></tr>
<tr><td>PCLK14_SE</td><td>output</td><td>TCELL1:PCLK14</td></tr>
<tr><td>PCLK14_SW</td><td>output</td><td>TCELL0:PCLK14</td></tr>
<tr><td>PCLK15_NE</td><td>output</td><td>TCELL3:PCLK15</td></tr>
<tr><td>PCLK15_NW</td><td>output</td><td>TCELL2:PCLK15</td></tr>
<tr><td>PCLK15_SE</td><td>output</td><td>TCELL1:PCLK15</td></tr>
<tr><td>PCLK15_SW</td><td>output</td><td>TCELL0:PCLK15</td></tr>
<tr><td>PCLK16_NE</td><td>output</td><td>TCELL3:PCLK16</td></tr>
<tr><td>PCLK16_NW</td><td>output</td><td>TCELL2:PCLK16</td></tr>
<tr><td>PCLK16_SE</td><td>output</td><td>TCELL1:PCLK16</td></tr>
<tr><td>PCLK16_SW</td><td>output</td><td>TCELL0:PCLK16</td></tr>
<tr><td>PCLK17_NE</td><td>output</td><td>TCELL3:PCLK17</td></tr>
<tr><td>PCLK17_NW</td><td>output</td><td>TCELL2:PCLK17</td></tr>
<tr><td>PCLK17_SE</td><td>output</td><td>TCELL1:PCLK17</td></tr>
<tr><td>PCLK17_SW</td><td>output</td><td>TCELL0:PCLK17</td></tr>
<tr><td>PCLK18_NE</td><td>output</td><td>TCELL3:PCLK18</td></tr>
<tr><td>PCLK18_NW</td><td>output</td><td>TCELL2:PCLK18</td></tr>
<tr><td>PCLK18_SE</td><td>output</td><td>TCELL1:PCLK18</td></tr>
<tr><td>PCLK18_SW</td><td>output</td><td>TCELL0:PCLK18</td></tr>
<tr><td>PCLK19_NE</td><td>output</td><td>TCELL3:PCLK19</td></tr>
<tr><td>PCLK19_NW</td><td>output</td><td>TCELL2:PCLK19</td></tr>
<tr><td>PCLK19_SE</td><td>output</td><td>TCELL1:PCLK19</td></tr>
<tr><td>PCLK19_SW</td><td>output</td><td>TCELL0:PCLK19</td></tr>
<tr><td>PCLK1_NE</td><td>output</td><td>TCELL3:PCLK1</td></tr>
<tr><td>PCLK1_NW</td><td>output</td><td>TCELL2:PCLK1</td></tr>
<tr><td>PCLK1_SE</td><td>output</td><td>TCELL1:PCLK1</td></tr>
<tr><td>PCLK1_SW</td><td>output</td><td>TCELL0:PCLK1</td></tr>
<tr><td>PCLK2_NE</td><td>output</td><td>TCELL3:PCLK2</td></tr>
<tr><td>PCLK2_NW</td><td>output</td><td>TCELL2:PCLK2</td></tr>
<tr><td>PCLK2_SE</td><td>output</td><td>TCELL1:PCLK2</td></tr>
<tr><td>PCLK2_SW</td><td>output</td><td>TCELL0:PCLK2</td></tr>
<tr><td>PCLK3_NE</td><td>output</td><td>TCELL3:PCLK3</td></tr>
<tr><td>PCLK3_NW</td><td>output</td><td>TCELL2:PCLK3</td></tr>
<tr><td>PCLK3_SE</td><td>output</td><td>TCELL1:PCLK3</td></tr>
<tr><td>PCLK3_SW</td><td>output</td><td>TCELL0:PCLK3</td></tr>
<tr><td>PCLK4_NE</td><td>output</td><td>TCELL3:PCLK4</td></tr>
<tr><td>PCLK4_NW</td><td>output</td><td>TCELL2:PCLK4</td></tr>
<tr><td>PCLK4_SE</td><td>output</td><td>TCELL1:PCLK4</td></tr>
<tr><td>PCLK4_SW</td><td>output</td><td>TCELL0:PCLK4</td></tr>
<tr><td>PCLK5_NE</td><td>output</td><td>TCELL3:PCLK5</td></tr>
<tr><td>PCLK5_NW</td><td>output</td><td>TCELL2:PCLK5</td></tr>
<tr><td>PCLK5_SE</td><td>output</td><td>TCELL1:PCLK5</td></tr>
<tr><td>PCLK5_SW</td><td>output</td><td>TCELL0:PCLK5</td></tr>
<tr><td>PCLK6_NE</td><td>output</td><td>TCELL3:PCLK6</td></tr>
<tr><td>PCLK6_NW</td><td>output</td><td>TCELL2:PCLK6</td></tr>
<tr><td>PCLK6_SE</td><td>output</td><td>TCELL1:PCLK6</td></tr>
<tr><td>PCLK6_SW</td><td>output</td><td>TCELL0:PCLK6</td></tr>
<tr><td>PCLK7_NE</td><td>output</td><td>TCELL3:PCLK7</td></tr>
<tr><td>PCLK7_NW</td><td>output</td><td>TCELL2:PCLK7</td></tr>
<tr><td>PCLK7_SE</td><td>output</td><td>TCELL1:PCLK7</td></tr>
<tr><td>PCLK7_SW</td><td>output</td><td>TCELL0:PCLK7</td></tr>
<tr><td>PCLK8_NE</td><td>output</td><td>TCELL3:PCLK8</td></tr>
<tr><td>PCLK8_NW</td><td>output</td><td>TCELL2:PCLK8</td></tr>
<tr><td>PCLK8_SE</td><td>output</td><td>TCELL1:PCLK8</td></tr>
<tr><td>PCLK8_SW</td><td>output</td><td>TCELL0:PCLK8</td></tr>
<tr><td>PCLK9_NE</td><td>output</td><td>TCELL3:PCLK9</td></tr>
<tr><td>PCLK9_NW</td><td>output</td><td>TCELL2:PCLK9</td></tr>
<tr><td>PCLK9_SE</td><td>output</td><td>TCELL1:PCLK9</td></tr>
<tr><td>PCLK9_SW</td><td>output</td><td>TCELL0:PCLK9</td></tr>
</tbody>
</table></div>
<h3 id="bel-clktest-12"><a class="header" href="#bel-clktest-12">Bel CLKTEST</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel CLKTEST</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>TESTIN0</td><td>input</td><td>TCELL2:IMUX_A1</td></tr>
<tr><td>TESTIN1</td><td>input</td><td>TCELL2:IMUX_A2</td></tr>
<tr><td>TESTIN10</td><td>input</td><td>TCELL3:IMUX_B2</td></tr>
<tr><td>TESTIN11</td><td>input</td><td>TCELL3:IMUX_B3</td></tr>
<tr><td>TESTIN12</td><td>input</td><td>TCELL0:IMUX_A1</td></tr>
<tr><td>TESTIN13</td><td>input</td><td>TCELL0:IMUX_A2</td></tr>
<tr><td>TESTIN14</td><td>input</td><td>TCELL0:IMUX_B0</td></tr>
<tr><td>TESTIN15</td><td>input</td><td>TCELL0:IMUX_B1</td></tr>
<tr><td>TESTIN16</td><td>input</td><td>TCELL0:IMUX_B2</td></tr>
<tr><td>TESTIN17</td><td>input</td><td>TCELL0:IMUX_B3</td></tr>
<tr><td>TESTIN18</td><td>input</td><td>TCELL1:IMUX_A1</td></tr>
<tr><td>TESTIN19</td><td>input</td><td>TCELL1:IMUX_A2</td></tr>
<tr><td>TESTIN2</td><td>input</td><td>TCELL2:IMUX_B0</td></tr>
<tr><td>TESTIN20</td><td>input</td><td>TCELL1:IMUX_B0</td></tr>
<tr><td>TESTIN21</td><td>input</td><td>TCELL1:IMUX_B1</td></tr>
<tr><td>TESTIN22</td><td>input</td><td>TCELL1:IMUX_B2</td></tr>
<tr><td>TESTIN23</td><td>input</td><td>TCELL1:IMUX_B3</td></tr>
<tr><td>TESTIN3</td><td>input</td><td>TCELL2:IMUX_B1</td></tr>
<tr><td>TESTIN4</td><td>input</td><td>TCELL2:IMUX_B2</td></tr>
<tr><td>TESTIN5</td><td>input</td><td>TCELL2:IMUX_B3</td></tr>
<tr><td>TESTIN6</td><td>input</td><td>TCELL3:IMUX_A1</td></tr>
<tr><td>TESTIN7</td><td>input</td><td>TCELL3:IMUX_A2</td></tr>
<tr><td>TESTIN8</td><td>input</td><td>TCELL3:IMUX_B0</td></tr>
<tr><td>TESTIN9</td><td>input</td><td>TCELL3:IMUX_B1</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-12"><a class="header" href="#bel-wires-12">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ecp4 CLK_ROOT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:PCLK0</td><td>CLK_ROOT.PCLK0_SW</td></tr>
<tr><td>TCELL0:PCLK1</td><td>CLK_ROOT.PCLK1_SW</td></tr>
<tr><td>TCELL0:PCLK2</td><td>CLK_ROOT.PCLK2_SW</td></tr>
<tr><td>TCELL0:PCLK3</td><td>CLK_ROOT.PCLK3_SW</td></tr>
<tr><td>TCELL0:PCLK4</td><td>CLK_ROOT.PCLK4_SW</td></tr>
<tr><td>TCELL0:PCLK5</td><td>CLK_ROOT.PCLK5_SW</td></tr>
<tr><td>TCELL0:PCLK6</td><td>CLK_ROOT.PCLK6_SW</td></tr>
<tr><td>TCELL0:PCLK7</td><td>CLK_ROOT.PCLK7_SW</td></tr>
<tr><td>TCELL0:PCLK8</td><td>CLK_ROOT.PCLK8_SW</td></tr>
<tr><td>TCELL0:PCLK9</td><td>CLK_ROOT.PCLK9_SW</td></tr>
<tr><td>TCELL0:PCLK10</td><td>CLK_ROOT.PCLK10_SW</td></tr>
<tr><td>TCELL0:PCLK11</td><td>CLK_ROOT.PCLK11_SW</td></tr>
<tr><td>TCELL0:PCLK12</td><td>CLK_ROOT.PCLK12_SW</td></tr>
<tr><td>TCELL0:PCLK13</td><td>CLK_ROOT.PCLK13_SW</td></tr>
<tr><td>TCELL0:PCLK14</td><td>CLK_ROOT.PCLK14_SW</td></tr>
<tr><td>TCELL0:PCLK15</td><td>CLK_ROOT.PCLK15_SW</td></tr>
<tr><td>TCELL0:PCLK16</td><td>CLK_ROOT.PCLK16_SW</td></tr>
<tr><td>TCELL0:PCLK17</td><td>CLK_ROOT.PCLK17_SW</td></tr>
<tr><td>TCELL0:PCLK18</td><td>CLK_ROOT.PCLK18_SW</td></tr>
<tr><td>TCELL0:PCLK19</td><td>CLK_ROOT.PCLK19_SW</td></tr>
<tr><td>TCELL0:IMUX_A0</td><td>DCC_SW0.CE</td></tr>
<tr><td>TCELL0:IMUX_A1</td><td>CLKTEST.TESTIN12</td></tr>
<tr><td>TCELL0:IMUX_A2</td><td>CLKTEST.TESTIN13</td></tr>
<tr><td>TCELL0:IMUX_B0</td><td>CLKTEST.TESTIN14</td></tr>
<tr><td>TCELL0:IMUX_B1</td><td>CLKTEST.TESTIN15</td></tr>
<tr><td>TCELL0:IMUX_B2</td><td>CLKTEST.TESTIN16</td></tr>
<tr><td>TCELL0:IMUX_B3</td><td>CLKTEST.TESTIN17</td></tr>
<tr><td>TCELL0:IMUX_D7</td><td>DCC_SW0.CLKI</td></tr>
<tr><td>TCELL1:PCLK0</td><td>CLK_ROOT.PCLK0_SE</td></tr>
<tr><td>TCELL1:PCLK1</td><td>CLK_ROOT.PCLK1_SE</td></tr>
<tr><td>TCELL1:PCLK2</td><td>CLK_ROOT.PCLK2_SE</td></tr>
<tr><td>TCELL1:PCLK3</td><td>CLK_ROOT.PCLK3_SE</td></tr>
<tr><td>TCELL1:PCLK4</td><td>CLK_ROOT.PCLK4_SE</td></tr>
<tr><td>TCELL1:PCLK5</td><td>CLK_ROOT.PCLK5_SE</td></tr>
<tr><td>TCELL1:PCLK6</td><td>CLK_ROOT.PCLK6_SE</td></tr>
<tr><td>TCELL1:PCLK7</td><td>CLK_ROOT.PCLK7_SE</td></tr>
<tr><td>TCELL1:PCLK8</td><td>CLK_ROOT.PCLK8_SE</td></tr>
<tr><td>TCELL1:PCLK9</td><td>CLK_ROOT.PCLK9_SE</td></tr>
<tr><td>TCELL1:PCLK10</td><td>CLK_ROOT.PCLK10_SE</td></tr>
<tr><td>TCELL1:PCLK11</td><td>CLK_ROOT.PCLK11_SE</td></tr>
<tr><td>TCELL1:PCLK12</td><td>CLK_ROOT.PCLK12_SE</td></tr>
<tr><td>TCELL1:PCLK13</td><td>CLK_ROOT.PCLK13_SE</td></tr>
<tr><td>TCELL1:PCLK14</td><td>CLK_ROOT.PCLK14_SE</td></tr>
<tr><td>TCELL1:PCLK15</td><td>CLK_ROOT.PCLK15_SE</td></tr>
<tr><td>TCELL1:PCLK16</td><td>CLK_ROOT.PCLK16_SE</td></tr>
<tr><td>TCELL1:PCLK17</td><td>CLK_ROOT.PCLK17_SE</td></tr>
<tr><td>TCELL1:PCLK18</td><td>CLK_ROOT.PCLK18_SE</td></tr>
<tr><td>TCELL1:PCLK19</td><td>CLK_ROOT.PCLK19_SE</td></tr>
<tr><td>TCELL1:IMUX_A0</td><td>DCC_SE0.CE</td></tr>
<tr><td>TCELL1:IMUX_A1</td><td>CLKTEST.TESTIN18</td></tr>
<tr><td>TCELL1:IMUX_A2</td><td>CLKTEST.TESTIN19</td></tr>
<tr><td>TCELL1:IMUX_B0</td><td>CLKTEST.TESTIN20</td></tr>
<tr><td>TCELL1:IMUX_B1</td><td>CLKTEST.TESTIN21</td></tr>
<tr><td>TCELL1:IMUX_B2</td><td>CLKTEST.TESTIN22</td></tr>
<tr><td>TCELL1:IMUX_B3</td><td>CLKTEST.TESTIN23</td></tr>
<tr><td>TCELL1:IMUX_D7</td><td>DCC_SE0.CLKI</td></tr>
<tr><td>TCELL2:PCLK0</td><td>CLK_ROOT.PCLK0_NW</td></tr>
<tr><td>TCELL2:PCLK1</td><td>CLK_ROOT.PCLK1_NW</td></tr>
<tr><td>TCELL2:PCLK2</td><td>CLK_ROOT.PCLK2_NW</td></tr>
<tr><td>TCELL2:PCLK3</td><td>CLK_ROOT.PCLK3_NW</td></tr>
<tr><td>TCELL2:PCLK4</td><td>CLK_ROOT.PCLK4_NW</td></tr>
<tr><td>TCELL2:PCLK5</td><td>CLK_ROOT.PCLK5_NW</td></tr>
<tr><td>TCELL2:PCLK6</td><td>CLK_ROOT.PCLK6_NW</td></tr>
<tr><td>TCELL2:PCLK7</td><td>CLK_ROOT.PCLK7_NW</td></tr>
<tr><td>TCELL2:PCLK8</td><td>CLK_ROOT.PCLK8_NW</td></tr>
<tr><td>TCELL2:PCLK9</td><td>CLK_ROOT.PCLK9_NW</td></tr>
<tr><td>TCELL2:PCLK10</td><td>CLK_ROOT.PCLK10_NW</td></tr>
<tr><td>TCELL2:PCLK11</td><td>CLK_ROOT.PCLK11_NW</td></tr>
<tr><td>TCELL2:PCLK12</td><td>CLK_ROOT.PCLK12_NW</td></tr>
<tr><td>TCELL2:PCLK13</td><td>CLK_ROOT.PCLK13_NW</td></tr>
<tr><td>TCELL2:PCLK14</td><td>CLK_ROOT.PCLK14_NW</td></tr>
<tr><td>TCELL2:PCLK15</td><td>CLK_ROOT.PCLK15_NW</td></tr>
<tr><td>TCELL2:PCLK16</td><td>CLK_ROOT.PCLK16_NW</td></tr>
<tr><td>TCELL2:PCLK17</td><td>CLK_ROOT.PCLK17_NW</td></tr>
<tr><td>TCELL2:PCLK18</td><td>CLK_ROOT.PCLK18_NW</td></tr>
<tr><td>TCELL2:PCLK19</td><td>CLK_ROOT.PCLK19_NW</td></tr>
<tr><td>TCELL2:IMUX_A0</td><td>DCC_NW0.CE</td></tr>
<tr><td>TCELL2:IMUX_A1</td><td>CLKTEST.TESTIN0</td></tr>
<tr><td>TCELL2:IMUX_A2</td><td>CLKTEST.TESTIN1</td></tr>
<tr><td>TCELL2:IMUX_A3</td><td>DCS0.SEL2</td></tr>
<tr><td>TCELL2:IMUX_A4</td><td>DCS0.SEL3</td></tr>
<tr><td>TCELL2:IMUX_A5</td><td>DCS1.SEL2</td></tr>
<tr><td>TCELL2:IMUX_A6</td><td>DCS1.SEL3</td></tr>
<tr><td>TCELL2:IMUX_B0</td><td>CLKTEST.TESTIN2</td></tr>
<tr><td>TCELL2:IMUX_B1</td><td>CLKTEST.TESTIN3</td></tr>
<tr><td>TCELL2:IMUX_B2</td><td>CLKTEST.TESTIN4</td></tr>
<tr><td>TCELL2:IMUX_B3</td><td>CLKTEST.TESTIN5</td></tr>
<tr><td>TCELL2:IMUX_B4</td><td>DCS0.SEL0</td></tr>
<tr><td>TCELL2:IMUX_B5</td><td>DCS0.SEL1</td></tr>
<tr><td>TCELL2:IMUX_B6</td><td>DCS1.SEL0</td></tr>
<tr><td>TCELL2:IMUX_B7</td><td>DCS1.SEL1</td></tr>
<tr><td>TCELL2:IMUX_C0</td><td>DCS0.MODESEL</td></tr>
<tr><td>TCELL2:IMUX_C1</td><td>DCS1.MODESEL</td></tr>
<tr><td>TCELL2:IMUX_D7</td><td>DCC_NW0.CLKI</td></tr>
<tr><td>TCELL3:PCLK0</td><td>CLK_ROOT.PCLK0_NE</td></tr>
<tr><td>TCELL3:PCLK1</td><td>CLK_ROOT.PCLK1_NE</td></tr>
<tr><td>TCELL3:PCLK2</td><td>CLK_ROOT.PCLK2_NE</td></tr>
<tr><td>TCELL3:PCLK3</td><td>CLK_ROOT.PCLK3_NE</td></tr>
<tr><td>TCELL3:PCLK4</td><td>CLK_ROOT.PCLK4_NE</td></tr>
<tr><td>TCELL3:PCLK5</td><td>CLK_ROOT.PCLK5_NE</td></tr>
<tr><td>TCELL3:PCLK6</td><td>CLK_ROOT.PCLK6_NE</td></tr>
<tr><td>TCELL3:PCLK7</td><td>CLK_ROOT.PCLK7_NE</td></tr>
<tr><td>TCELL3:PCLK8</td><td>CLK_ROOT.PCLK8_NE</td></tr>
<tr><td>TCELL3:PCLK9</td><td>CLK_ROOT.PCLK9_NE</td></tr>
<tr><td>TCELL3:PCLK10</td><td>CLK_ROOT.PCLK10_NE</td></tr>
<tr><td>TCELL3:PCLK11</td><td>CLK_ROOT.PCLK11_NE</td></tr>
<tr><td>TCELL3:PCLK12</td><td>CLK_ROOT.PCLK12_NE</td></tr>
<tr><td>TCELL3:PCLK13</td><td>CLK_ROOT.PCLK13_NE</td></tr>
<tr><td>TCELL3:PCLK14</td><td>CLK_ROOT.PCLK14_NE</td></tr>
<tr><td>TCELL3:PCLK15</td><td>CLK_ROOT.PCLK15_NE</td></tr>
<tr><td>TCELL3:PCLK16</td><td>CLK_ROOT.PCLK16_NE</td></tr>
<tr><td>TCELL3:PCLK17</td><td>CLK_ROOT.PCLK17_NE</td></tr>
<tr><td>TCELL3:PCLK18</td><td>CLK_ROOT.PCLK18_NE</td></tr>
<tr><td>TCELL3:PCLK19</td><td>CLK_ROOT.PCLK19_NE</td></tr>
<tr><td>TCELL3:IMUX_A0</td><td>DCC_NE0.CE</td></tr>
<tr><td>TCELL3:IMUX_A1</td><td>CLKTEST.TESTIN6</td></tr>
<tr><td>TCELL3:IMUX_A2</td><td>CLKTEST.TESTIN7</td></tr>
<tr><td>TCELL3:IMUX_B0</td><td>CLKTEST.TESTIN8</td></tr>
<tr><td>TCELL3:IMUX_B1</td><td>CLKTEST.TESTIN9</td></tr>
<tr><td>TCELL3:IMUX_B2</td><td>CLKTEST.TESTIN10</td></tr>
<tr><td>TCELL3:IMUX_B3</td><td>CLKTEST.TESTIN11</td></tr>
<tr><td>TCELL3:IMUX_D7</td><td>DCC_NE0.CLKI</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ecp4/dsp.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ecp4/io.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ecp4/dsp.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ecp4/io.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
