// Seed: 3956134869
module module_0 (
    output logic id_0,
    input  uwire id_1
);
  parameter id_3 = 1;
  parameter id_4 = id_3;
  logic id_5;
  always @(posedge 1) begin : LABEL_0
    id_0 <= id_3;
  end
  wire id_6 = id_1;
  assign id_0 = 1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    input wire id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    output logic id_9,
    input wire id_10,
    output uwire id_11,
    output tri1 id_12
);
  always @(*) begin : LABEL_0
    id_9 = id_5;
  end
  module_0 modCall_1 (
      id_9,
      id_5
  );
endmodule
