Timing Analyzer report for tempeture_control
Fri Dec  9 21:15:33 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; tempeture_control                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-6         ;   0.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 342.23 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -1.922 ; -82.859         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.357 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -69.000                       ;
+----------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.922 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.860      ;
; -1.922 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.860      ;
; -1.922 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.860      ;
; -1.922 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.860      ;
; -1.922 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.860      ;
; -1.916 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.854      ;
; -1.916 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.854      ;
; -1.916 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.854      ;
; -1.916 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.854      ;
; -1.916 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.854      ;
; -1.851 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.787      ;
; -1.851 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.787      ;
; -1.851 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.787      ;
; -1.851 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.787      ;
; -1.851 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.787      ;
; -1.803 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.741      ;
; -1.803 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.741      ;
; -1.803 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.741      ;
; -1.803 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.741      ;
; -1.803 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.741      ;
; -1.774 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.712      ;
; -1.774 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.712      ;
; -1.774 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.712      ;
; -1.774 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.712      ;
; -1.774 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.712      ;
; -1.772 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.710      ;
; -1.772 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.710      ;
; -1.772 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.710      ;
; -1.772 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.710      ;
; -1.772 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.710      ;
; -1.744 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.677      ;
; -1.744 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.677      ;
; -1.744 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.677      ;
; -1.740 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.676      ;
; -1.740 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.676      ;
; -1.740 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.676      ;
; -1.740 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.676      ;
; -1.740 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.676      ;
; -1.738 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.671      ;
; -1.738 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.671      ;
; -1.738 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.671      ;
; -1.702 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.640      ;
; -1.702 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.640      ;
; -1.702 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.640      ;
; -1.702 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.640      ;
; -1.702 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.640      ;
; -1.696 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.627      ;
; -1.696 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.627      ;
; -1.696 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.627      ;
; -1.679 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.617      ;
; -1.679 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.617      ;
; -1.679 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.617      ;
; -1.679 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.617      ;
; -1.679 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.617      ;
; -1.637 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.575      ;
; -1.637 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.575      ;
; -1.637 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.575      ;
; -1.637 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.575      ;
; -1.637 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.575      ;
; -1.625 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.558      ;
; -1.625 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.558      ;
; -1.625 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.558      ;
; -1.612 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.549      ;
; -1.612 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 2.549      ;
; -1.608 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.544      ;
; -1.608 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.544      ;
; -1.608 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.544      ;
; -1.608 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.544      ;
; -1.608 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 2.544      ;
; -1.606 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.870      ;
; -1.606 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.870      ;
; -1.606 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.870      ;
; -1.606 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.870      ;
; -1.600 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.864      ;
; -1.600 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.864      ;
; -1.600 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.864      ;
; -1.600 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.864      ;
; -1.598 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.536      ;
; -1.598 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.536      ;
; -1.598 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.536      ;
; -1.598 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.536      ;
; -1.598 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.536      ;
; -1.596 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.529      ;
; -1.596 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.529      ;
; -1.596 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.529      ;
; -1.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.527      ;
; -1.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.527      ;
; -1.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 2.527      ;
; -1.585 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.516      ;
; -1.585 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.516      ;
; -1.585 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 2.516      ;
; -1.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.836      ;
; -1.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.836      ;
; -1.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.836      ;
; -1.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.836      ;
; -1.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.836      ;
; -1.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.269      ; 2.836      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.366 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.599      ;
; 0.368 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.601      ;
; 0.374 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.376 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.595      ;
; 0.380 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.613      ;
; 0.381 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.614      ;
; 0.382 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.615      ;
; 0.383 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.603      ;
; 0.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.638      ;
; 0.419 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.639      ;
; 0.429 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.648      ;
; 0.429 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.648      ;
; 0.504 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.723      ;
; 0.510 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.743      ;
; 0.512 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.731      ;
; 0.513 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.732      ;
; 0.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.756      ;
; 0.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.756      ;
; 0.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.756      ;
; 0.525 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.758      ;
; 0.529 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.748      ;
; 0.531 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.750      ;
; 0.533 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.752      ;
; 0.534 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.753      ;
; 0.534 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.753      ;
; 0.536 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.769      ;
; 0.546 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.766      ;
; 0.551 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.558 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.788      ;
; 0.572 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.793      ;
; 0.580 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.799      ;
; 0.589 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.808      ;
; 0.606 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.825      ;
; 0.611 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.830      ;
; 0.614 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.833      ;
; 0.615 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.834      ;
; 0.620 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.838      ;
; 0.621 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.839      ;
; 0.634 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.853      ;
; 0.639 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.858      ;
; 0.639 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.858      ;
; 0.649 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.867      ;
; 0.649 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.868      ;
; 0.650 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.883      ;
; 0.654 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.887      ;
; 0.664 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.884      ;
; 0.688 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.907      ;
; 0.700 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.264     ; 0.593      ;
; 0.702 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.921      ;
; 0.705 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.924      ;
; 0.706 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.925      ;
; 0.707 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.264     ; 0.600      ;
; 0.708 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.264     ; 0.601      ;
; 0.710 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.929      ;
; 0.713 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.932      ;
; 0.714 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.933      ;
; 0.731 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.949      ;
; 0.742 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.962      ;
; 0.766 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.986      ;
; 0.771 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.989      ;
; 0.805 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.028      ;
; 0.807 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.699      ;
; 0.809 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.701      ;
; 0.809 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.265     ; 0.701      ;
; 0.814 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.034      ;
; 0.826 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.046      ;
; 0.830 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.053      ;
; 0.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.051      ;
; 0.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.051      ;
; 0.834 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.054      ;
; 0.836 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.055      ;
; 0.837 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.056      ;
; 0.843 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.076      ;
; 0.850 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.073      ;
; 0.850 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.264     ; 0.743      ;
; 0.858 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.077      ;
; 0.892 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.111      ;
; 0.894 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.113      ;
; 0.901 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.120      ;
; 0.903 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.123      ;
; 0.910 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.130      ;
; 0.932 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.152      ;
; 0.935 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.937 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.157      ;
; 0.942 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.161      ;
; 0.942 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.161      ;
; 0.944 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.163      ;
; 0.944 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.163      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 377.36 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.650 ; -68.623        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.312 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -69.000                      ;
+----------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.650 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.594      ;
; -1.650 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.594      ;
; -1.650 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.594      ;
; -1.650 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.594      ;
; -1.650 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.594      ;
; -1.645 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.589      ;
; -1.645 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.589      ;
; -1.645 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.589      ;
; -1.645 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.589      ;
; -1.645 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.589      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.511      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.511      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.511      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.511      ;
; -1.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.511      ;
; -1.547 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.492      ;
; -1.547 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.492      ;
; -1.547 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.492      ;
; -1.547 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.492      ;
; -1.547 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.492      ;
; -1.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.467      ;
; -1.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.467      ;
; -1.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.467      ;
; -1.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.467      ;
; -1.523 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.467      ;
; -1.513 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.457      ;
; -1.513 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.457      ;
; -1.513 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.457      ;
; -1.513 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.457      ;
; -1.513 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.457      ;
; -1.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.425      ;
; -1.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.425      ;
; -1.486 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.425      ;
; -1.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.420      ;
; -1.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.420      ;
; -1.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.420      ;
; -1.478 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.421      ;
; -1.478 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.421      ;
; -1.478 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.421      ;
; -1.478 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.421      ;
; -1.478 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.421      ;
; -1.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.384      ;
; -1.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.384      ;
; -1.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.384      ;
; -1.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.384      ;
; -1.440 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.384      ;
; -1.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.356      ;
; -1.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.356      ;
; -1.418 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.356      ;
; -1.414 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.359      ;
; -1.414 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.359      ;
; -1.414 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.359      ;
; -1.414 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.359      ;
; -1.414 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.359      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.341      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.341      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.341      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.341      ;
; -1.397 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.341      ;
; -1.383 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.323      ;
; -1.383 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.323      ;
; -1.383 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.323      ;
; -1.369 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.604      ;
; -1.369 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.604      ;
; -1.369 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.604      ;
; -1.369 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.604      ;
; -1.368 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.311      ;
; -1.368 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.311      ;
; -1.368 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.311      ;
; -1.368 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.311      ;
; -1.368 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.311      ;
; -1.364 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.599      ;
; -1.364 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.599      ;
; -1.364 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.599      ;
; -1.364 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.599      ;
; -1.359 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.298      ;
; -1.359 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.298      ;
; -1.359 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.298      ;
; -1.354 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.298      ;
; -1.354 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.298      ;
; -1.354 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.298      ;
; -1.354 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.298      ;
; -1.354 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.298      ;
; -1.349 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.288      ;
; -1.349 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.288      ;
; -1.349 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.288      ;
; -1.346 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.290      ;
; -1.346 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.290      ;
; -1.346 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.290      ;
; -1.346 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.290      ;
; -1.346 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.290      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
; -1.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.240      ; 2.565      ;
+--------+------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.332 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.544      ;
; 0.333 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.545      ;
; 0.339 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.541      ;
; 0.344 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.556      ;
; 0.346 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.558      ;
; 0.346 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.558      ;
; 0.371 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.570      ;
; 0.372 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.571      ;
; 0.378 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.577      ;
; 0.386 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.585      ;
; 0.444 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.643      ;
; 0.450 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.650      ;
; 0.458 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.670      ;
; 0.469 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.668      ;
; 0.471 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.683      ;
; 0.471 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.683      ;
; 0.471 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.684      ;
; 0.473 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.685      ;
; 0.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.681      ;
; 0.494 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.706      ;
; 0.495 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.500 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.700      ;
; 0.502 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.506 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.706      ;
; 0.508 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.708      ;
; 0.514 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.717      ;
; 0.525 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.724      ;
; 0.541 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.740      ;
; 0.546 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.745      ;
; 0.548 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.747      ;
; 0.550 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.749      ;
; 0.567 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.766      ;
; 0.568 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.767      ;
; 0.570 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.769      ;
; 0.575 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.774      ;
; 0.576 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.775      ;
; 0.595 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.794      ;
; 0.596 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.795      ;
; 0.598 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.796      ;
; 0.601 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.812      ;
; 0.603 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.814      ;
; 0.621 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.820      ;
; 0.631 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.539      ;
; 0.637 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.545      ;
; 0.638 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.546      ;
; 0.640 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.840      ;
; 0.641 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.840      ;
; 0.643 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.843      ;
; 0.646 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.846      ;
; 0.650 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.850      ;
; 0.651 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.851      ;
; 0.664 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.863      ;
; 0.672 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.872      ;
; 0.695 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.894      ;
; 0.703 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.902      ;
; 0.725 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.633      ;
; 0.726 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.634      ;
; 0.726 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.634      ;
; 0.732 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.932      ;
; 0.742 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.946      ;
; 0.743 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.743 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.944      ;
; 0.744 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.944      ;
; 0.747 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.947      ;
; 0.760 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.964      ;
; 0.762 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 0.670      ;
; 0.775 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.979      ;
; 0.776 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.987      ;
; 0.789 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.988      ;
; 0.795 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.994      ;
; 0.808 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.007      ;
; 0.827 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.026      ;
; 0.827 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.025      ;
; 0.828 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.027      ;
; 0.829 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.029      ;
; 0.832 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.032      ;
; 0.833 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.033      ;
; 0.839 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.038      ;
; 0.839 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.039      ;
; 0.840 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.040      ;
; 0.847 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.047      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.630 ; -18.703        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.186 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -72.867                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.630 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.582      ;
; -0.630 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.582      ;
; -0.630 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.582      ;
; -0.630 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.582      ;
; -0.630 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.582      ;
; -0.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.548      ;
; -0.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.548      ;
; -0.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.548      ;
; -0.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.548      ;
; -0.594 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.548      ;
; -0.590 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.544      ;
; -0.590 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.544      ;
; -0.590 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.544      ;
; -0.590 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.544      ;
; -0.590 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.544      ;
; -0.562 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.514      ;
; -0.562 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.514      ;
; -0.562 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.514      ;
; -0.562 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.514      ;
; -0.562 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.514      ;
; -0.551 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.506      ;
; -0.551 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.506      ;
; -0.551 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.506      ;
; -0.551 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.506      ;
; -0.551 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.506      ;
; -0.529 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.478      ;
; -0.529 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.478      ;
; -0.529 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.478      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.476      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.476      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.476      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.476      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.476      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.477      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.477      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.477      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.477      ;
; -0.522 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.477      ;
; -0.518 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.472      ;
; -0.518 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.472      ;
; -0.518 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.472      ;
; -0.518 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.472      ;
; -0.518 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.472      ;
; -0.509 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.463      ;
; -0.509 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.463      ;
; -0.509 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.463      ;
; -0.509 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.463      ;
; -0.509 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.463      ;
; -0.494 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.445      ;
; -0.494 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.445      ;
; -0.494 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.445      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.442      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.442      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.442      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.442      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.442      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.441      ;
; -0.490 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.441      ;
; -0.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.434      ;
; -0.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.434      ;
; -0.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.434      ;
; -0.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.434      ;
; -0.481 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk            ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.434      ;
; -0.466 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 1.595      ;
; -0.466 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 1.595      ;
; -0.466 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 1.595      ;
; -0.466 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 1.595      ;
; -0.461 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.410      ;
; -0.461 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.410      ;
; -0.461 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2] ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.410      ;
; -0.455 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.409      ;
; -0.455 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.409      ;
; -0.455 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.409      ;
; -0.455 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.409      ;
; -0.455 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.409      ;
; -0.450 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.402      ;
; -0.450 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.402      ;
; -0.437 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.389      ;
; -0.437 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.389      ;
; -0.437 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.389      ;
; -0.437 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.389      ;
; -0.437 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 1.389      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.145      ; 1.568      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.390      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.390      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.390      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.390      ;
; -0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.390      ;
+--------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.319      ;
; 0.193 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.326      ;
; 0.199 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.327      ;
; 0.200 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.329      ;
; 0.225 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.346      ;
; 0.226 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.346      ;
; 0.227 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.347      ;
; 0.227 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.348      ;
; 0.263 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.391      ;
; 0.269 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.398      ;
; 0.271 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.399      ;
; 0.272 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.400      ;
; 0.273 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.401      ;
; 0.273 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.402      ;
; 0.276 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.402      ;
; 0.286 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.406      ;
; 0.286 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.407      ;
; 0.294 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.298 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.316 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[4]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.442      ;
; 0.326 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.449      ;
; 0.330 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.450      ;
; 0.333 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[11]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.454      ;
; 0.337 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.457      ;
; 0.338 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.465      ;
; 0.341 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.468      ;
; 0.347 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.467      ;
; 0.351 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.471      ;
; 0.352 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.472      ;
; 0.354 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.475      ;
; 0.368 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.488      ;
; 0.371 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.141     ; 0.314      ;
; 0.371 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.493      ;
; 0.373 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.493      ;
; 0.375 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.141     ; 0.318      ;
; 0.375 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.496      ;
; 0.376 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.141     ; 0.320      ;
; 0.385 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[10]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.506      ;
; 0.395 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.516      ;
; 0.403 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[9]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.524      ;
; 0.406 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.527      ;
; 0.422 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.546      ;
; 0.429 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.373      ;
; 0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.375      ;
; 0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[7]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.140     ; 0.375      ;
; 0.431 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.552      ;
; 0.432 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[6]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.556      ;
; 0.436 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.563      ;
; 0.441 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|CH0[8]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.447 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.141     ; 0.393      ;
; 0.456 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|go                                                     ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.462 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.582      ;
; 0.473 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.596      ;
; 0.479 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.599      ;
; 0.485 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.607      ;
; 0.507 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.629      ;
; 0.507 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.628      ;
; 0.510 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc_control:inst|adc_control_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.634      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.922  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -1.922  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -82.859 ; 0.0   ; 0.0      ; 0.0     ; -72.867             ;
;  CLOCK_50        ; -82.859 ; 0.000 ; N/A      ; N/A     ; -72.867             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CH0[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CH0[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; CH0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CH0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CH0[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; CH0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CH0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SADDR     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CH0[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; CH0[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CH0[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 753      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 753      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY0       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CH0[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Dec  9 21:15:32 2022
Info: Command: quartus_sta tempeture_control -c tempeture_control
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tempeture_control.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.922
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.922             -82.859 CLOCK_50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.650             -68.623 CLOCK_50 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.630             -18.703 CLOCK_50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.867 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Fri Dec  9 21:15:33 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


