// Seed: 2192070003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    id_9 = 1'b0,
    output logic id_2,
    output logic id_3,
    output tri id_4,
    output supply1 id_5,
    input uwire id_6,
    input logic id_7
);
  id_10 :
  assert property (@(id_10 or 1'h0) -1)
  else if (-1) id_3 <= 1;
  else id_2 <= id_7;
  uwire id_11 = id_6;
  always_latch id_3 <= ~-1;
  generate
    begin : LABEL_0
      wire id_12;
    end
  endgenerate
  assign id_9 = 1;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_9,
      id_9,
      id_9,
      id_13,
      id_13,
      id_9,
      id_14,
      id_10,
      id_14,
      id_9,
      id_13,
      id_14,
      id_12,
      id_13,
      id_13,
      id_13,
      id_14,
      id_13,
      id_12,
      id_10,
      id_10,
      id_12
  );
endmodule
