{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 13:28:01 2007 " "Info: Processing started: Wed Nov 28 13:28:01 2007" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off view -c view " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off view -c view" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "F10MHz " "Info: Assuming node \"F10MHz\" is an undefined clock" {  } { { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 320 824 992 336 "F10MHz" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "F10MHz" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst\|19 " "Info: Detected ripple clock \"choose:inst13\|7490:inst\|19\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst\|19" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst\|7 " "Info: Detected ripple clock \"choose:inst13\|7490:inst\|7\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst\|7" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst1\|19 " "Info: Detected ripple clock \"choose:inst13\|7490:inst1\|19\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst1\|19" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst1\|7 " "Info: Detected ripple clock \"choose:inst13\|7490:inst1\|7\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst1\|7" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst2\|19 " "Info: Detected ripple clock \"choose:inst13\|7490:inst2\|19\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst2\|19" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst2\|7 " "Info: Detected ripple clock \"choose:inst13\|7490:inst2\|7\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst2\|7" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst3\|19 " "Info: Detected ripple clock \"choose:inst13\|7490:inst3\|19\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst3\|19" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "choose:inst13\|7490:inst3\|7 " "Info: Detected ripple clock \"choose:inst13\|7490:inst3\|7\" as buffer" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "choose:inst13\|7490:inst3\|7" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "F10MHz register register choose:inst13\|7490:inst\|19 choose:inst13\|7490:inst\|11 125.0 MHz Internal " "Info: Clock \"F10MHz\" Internal fmax is restricted to 125.0 MHz between source register \"choose:inst13\|7490:inst\|19\" and destination register \"choose:inst13\|7490:inst\|11\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns + Longest register register " "Info: + Longest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns choose:inst13\|7490:inst\|19 1 REG LC1_C16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C16; Fanout = 2; REG Node = 'choose:inst13\|7490:inst\|19'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "" { choose:inst13|7490:inst|19 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 2.300 ns choose:inst13\|7490:inst\|11 2 REG LC2_C16 3 " "Info: 2: + IC(0.600 ns) + CELL(1.700 ns) = 2.300 ns; Loc. = LC2_C16; Fanout = 3; REG Node = 'choose:inst13\|7490:inst\|11'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "2.300 ns" { choose:inst13|7490:inst|19 choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns 73.91 % " "Info: Total cell delay = 1.700 ns ( 73.91 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns 26.09 % " "Info: Total interconnect delay = 0.600 ns ( 26.09 % )" {  } {  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "2.300 ns" { choose:inst13|7490:inst|19 choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "2.300 ns" { choose:inst13|7490:inst|19 choose:inst13|7490:inst|11 } { 0.000ns 0.600ns } { 0.000ns 1.700ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F10MHz destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"F10MHz\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns F10MHz 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'F10MHz'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "" { F10MHz } "NODE_NAME" } "" } } { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 320 824 992 336 "F10MHz" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns choose:inst13\|7490:inst\|11 2 REG LC2_C16 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_C16; Fanout = 3; REG Node = 'choose:inst13\|7490:inst\|11'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "2.500 ns" { F10MHz choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns 52.83 % " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns 47.17 % " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.300 ns" { F10MHz choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.300 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|11 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F10MHz source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"F10MHz\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns F10MHz 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'F10MHz'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "" { F10MHz } "NODE_NAME" } "" } } { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 320 824 992 336 "F10MHz" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns choose:inst13\|7490:inst\|19 2 REG LC1_C16 2 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_C16; Fanout = 2; REG Node = 'choose:inst13\|7490:inst\|19'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "2.500 ns" { F10MHz choose:inst13|7490:inst|19 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns 52.83 % " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns 47.17 % " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.300 ns" { F10MHz choose:inst13|7490:inst|19 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.300 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|19 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } } }  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.300 ns" { F10MHz choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.300 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|11 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } } } { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.300 ns" { F10MHz choose:inst13|7490:inst|19 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.300 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|19 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "2.300 ns" { choose:inst13|7490:inst|19 choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "2.300 ns" { choose:inst13|7490:inst|19 choose:inst13|7490:inst|11 } { 0.000ns 0.600ns } { 0.000ns 1.700ns } } } { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.300 ns" { F10MHz choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.300 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|11 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } } } { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.300 ns" { F10MHz choose:inst13|7490:inst|19 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "5.300 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|19 } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } } }  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "" { choose:inst13|7490:inst|11 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { choose:inst13|7490:inst|11 } {  } {  } } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 264 496 560 344 "11" "" } } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "F10MHz OA num:inst5\|inst1 50.300 ns register " "Info: tco from clock \"F10MHz\" to destination pin \"OA\" through register \"num:inst5\|inst1\" is 50.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F10MHz source 29.500 ns + Longest register " "Info: + Longest clock path from clock \"F10MHz\" to source register is 29.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns F10MHz 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'F10MHz'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "" { F10MHz } "NODE_NAME" } "" } } { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 320 824 992 336 "F10MHz" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns choose:inst13\|7490:inst\|19 2 REG LC1_C16 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_C16; Fanout = 2; REG Node = 'choose:inst13\|7490:inst\|19'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "3.600 ns" { F10MHz choose:inst13|7490:inst|19 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 9.600 ns choose:inst13\|7490:inst\|7 3 REG LC4_C15 4 " "Info: 3: + IC(2.100 ns) + CELL(1.100 ns) = 9.600 ns; Loc. = LC4_C15; Fanout = 4; REG Node = 'choose:inst13\|7490:inst\|7'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "3.200 ns" { choose:inst13|7490:inst|19 choose:inst13|7490:inst|7 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 11.300 ns choose:inst13\|7490:inst1\|19 4 REG LC1_C15 2 " "Info: 4: + IC(0.600 ns) + CELL(1.100 ns) = 11.300 ns; Loc. = LC1_C15; Fanout = 2; REG Node = 'choose:inst13\|7490:inst1\|19'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "1.700 ns" { choose:inst13|7490:inst|7 choose:inst13|7490:inst1|19 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 14.600 ns choose:inst13\|7490:inst1\|7 5 REG LC4_C20 4 " "Info: 5: + IC(2.200 ns) + CELL(1.100 ns) = 14.600 ns; Loc. = LC4_C20; Fanout = 4; REG Node = 'choose:inst13\|7490:inst1\|7'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "3.300 ns" { choose:inst13|7490:inst1|19 choose:inst13|7490:inst1|7 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 16.300 ns choose:inst13\|7490:inst2\|19 6 REG LC1_C20 2 " "Info: 6: + IC(0.600 ns) + CELL(1.100 ns) = 16.300 ns; Loc. = LC1_C20; Fanout = 2; REG Node = 'choose:inst13\|7490:inst2\|19'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "1.700 ns" { choose:inst13|7490:inst1|7 choose:inst13|7490:inst2|19 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 19.600 ns choose:inst13\|7490:inst2\|7 7 REG LC1_C22 4 " "Info: 7: + IC(2.200 ns) + CELL(1.100 ns) = 19.600 ns; Loc. = LC1_C22; Fanout = 4; REG Node = 'choose:inst13\|7490:inst2\|7'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "3.300 ns" { choose:inst13|7490:inst2|19 choose:inst13|7490:inst2|7 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 25.500 ns choose:inst13\|7490:inst3\|19 8 REG LC1_A15 2 " "Info: 8: + IC(4.800 ns) + CELL(1.100 ns) = 25.500 ns; Loc. = LC1_A15; Fanout = 2; REG Node = 'choose:inst13\|7490:inst3\|19'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.900 ns" { choose:inst13|7490:inst2|7 choose:inst13|7490:inst3|19 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 512 496 560 592 "19" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 28.900 ns choose:inst13\|7490:inst3\|7 9 REG LC2_A24 3 " "Info: 9: + IC(2.300 ns) + CELL(1.100 ns) = 28.900 ns; Loc. = LC2_A24; Fanout = 3; REG Node = 'choose:inst13\|7490:inst3\|7'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "3.400 ns" { choose:inst13|7490:inst3|19 choose:inst13|7490:inst3|7 } "NODE_NAME" } "" } } { "7490.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/7490.bdf" { { 144 496 560 224 "7" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.000 ns) 29.500 ns num:inst5\|inst1 10 REG LC1_A24 12 " "Info: 10: + IC(0.600 ns) + CELL(0.000 ns) = 29.500 ns; Loc. = LC1_A24; Fanout = 12; REG Node = 'num:inst5\|inst1'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "0.600 ns" { choose:inst13|7490:inst3|7 num:inst5|inst1 } "NODE_NAME" } "" } } { "num.bdf" "" { Schematic "D:/061300423/view/num.bdf" { { 96 296 360 176 "inst1" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.600 ns 39.32 % " "Info: Total cell delay = 11.600 ns ( 39.32 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.900 ns 60.68 % " "Info: Total interconnect delay = 17.900 ns ( 60.68 % )" {  } {  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "29.500 ns" { F10MHz choose:inst13|7490:inst|19 choose:inst13|7490:inst|7 choose:inst13|7490:inst1|19 choose:inst13|7490:inst1|7 choose:inst13|7490:inst2|19 choose:inst13|7490:inst2|7 choose:inst13|7490:inst3|19 choose:inst13|7490:inst3|7 num:inst5|inst1 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "29.500 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|19 choose:inst13|7490:inst|7 choose:inst13|7490:inst1|19 choose:inst13|7490:inst1|7 choose:inst13|7490:inst2|19 choose:inst13|7490:inst2|7 choose:inst13|7490:inst3|19 choose:inst13|7490:inst3|7 num:inst5|inst1 } { 0.000ns 0.000ns 2.500ns 2.100ns 0.600ns 2.200ns 0.600ns 2.200ns 4.800ns 2.300ns 0.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "num.bdf" "" { Schematic "D:/061300423/view/num.bdf" { { 96 296 360 176 "inst1" "" } } } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.700 ns + Longest register pin " "Info: + Longest register to pin delay is 19.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num:inst5\|inst1 1 REG LC1_A24 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A24; Fanout = 12; REG Node = 'num:inst5\|inst1'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "" { num:inst5|inst1 } "NODE_NAME" } "" } } { "num.bdf" "" { Schematic "D:/061300423/view/num.bdf" { { 96 296 360 176 "inst1" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(1.700 ns) 5.000 ns 74153M:inst3\|9~135 2 COMB LC5_B17 1 " "Info: 2: + IC(3.300 ns) + CELL(1.700 ns) = 5.000 ns; Loc. = LC5_B17; Fanout = 1; COMB Node = '74153M:inst3\|9~135'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.000 ns" { num:inst5|inst1 74153M:inst3|9~135 } "NODE_NAME" } "" } } { "74153M.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/74153M.bdf" { { 200 600 664 272 "9" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 6.500 ns 74153M:inst3\|9~137 3 COMB LC6_B17 7 " "Info: 3: + IC(0.000 ns) + CELL(1.500 ns) = 6.500 ns; Loc. = LC6_B17; Fanout = 7; COMB Node = '74153M:inst3\|9~137'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "1.500 ns" { 74153M:inst3|9~135 74153M:inst3|9~137 } "NODE_NAME" } "" } } { "74153M.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/74153M.bdf" { { 200 600 664 272 "9" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.300 ns) 12.100 ns view1:inst9\|a~31 4 COMB LC7_C13 1 " "Info: 4: + IC(3.300 ns) + CELL(2.300 ns) = 12.100 ns; Loc. = LC7_C13; Fanout = 1; COMB Node = 'view1:inst9\|a~31'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.600 ns" { 74153M:inst3|9~137 view1:inst9|a~31 } "NODE_NAME" } "" } } { "view.tdf" "" { Text "D:/061300423/view/view.tdf" 8 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 19.700 ns OA 5 PIN PIN_23 0 " "Info: 5: + IC(2.500 ns) + CELL(5.100 ns) = 19.700 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'OA'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "7.600 ns" { view1:inst9|a~31 OA } "NODE_NAME" } "" } } { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 32 576 752 48 "OA" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.600 ns 53.81 % " "Info: Total cell delay = 10.600 ns ( 53.81 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.100 ns 46.19 % " "Info: Total interconnect delay = 9.100 ns ( 46.19 % )" {  } {  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "19.700 ns" { num:inst5|inst1 74153M:inst3|9~135 74153M:inst3|9~137 view1:inst9|a~31 OA } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "19.700 ns" { num:inst5|inst1 74153M:inst3|9~135 74153M:inst3|9~137 view1:inst9|a~31 OA } { 0.000ns 3.300ns 0.000ns 3.300ns 2.500ns } { 0.000ns 1.700ns 1.500ns 2.300ns 5.100ns } } }  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "29.500 ns" { F10MHz choose:inst13|7490:inst|19 choose:inst13|7490:inst|7 choose:inst13|7490:inst1|19 choose:inst13|7490:inst1|7 choose:inst13|7490:inst2|19 choose:inst13|7490:inst2|7 choose:inst13|7490:inst3|19 choose:inst13|7490:inst3|7 num:inst5|inst1 } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "29.500 ns" { F10MHz F10MHz~out choose:inst13|7490:inst|19 choose:inst13|7490:inst|7 choose:inst13|7490:inst1|19 choose:inst13|7490:inst1|7 choose:inst13|7490:inst2|19 choose:inst13|7490:inst2|7 choose:inst13|7490:inst3|19 choose:inst13|7490:inst3|7 num:inst5|inst1 } { 0.000ns 0.000ns 2.500ns 2.100ns 0.600ns 2.200ns 0.600ns 2.200ns 4.800ns 2.300ns 0.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } } } { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "19.700 ns" { num:inst5|inst1 74153M:inst3|9~135 74153M:inst3|9~137 view1:inst9|a~31 OA } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "19.700 ns" { num:inst5|inst1 74153M:inst3|9~135 74153M:inst3|9~137 view1:inst9|a~31 OA } { 0.000ns 3.300ns 0.000ns 3.300ns 2.500ns } { 0.000ns 1.700ns 1.500ns 2.300ns 5.100ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "K0 OA 41.400 ns Longest " "Info: Longest tpd from source pin \"K0\" to destination pin \"OA\" is 41.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns K0 1 PIN PIN_48 16 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_48; Fanout = 16; PIN Node = 'K0'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "" { K0 } "NODE_NAME" } "" } } { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 408 -392 -224 424 "K0" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(12.600 ns) 19.900 ns ROM1:inst8\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\]~mem_cell_ra0 2 MEM EC8_B 1 " "Info: 2: + IC(3.800 ns) + CELL(12.600 ns) = 19.900 ns; Loc. = EC8_B; Fanout = 1; MEM Node = 'ROM1:inst8\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\]~mem_cell_ra0'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "16.400 ns" { K0 ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9]~mem_cell_ra0 } "NODE_NAME" } "" } } { "altrom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/altrom.tdf" 86 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 22.400 ns ROM1:inst8\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\] 3 MEM EC8_B 1 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 22.400 ns; Loc. = EC8_B; Fanout = 1; MEM Node = 'ROM1:inst8\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\]'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "2.500 ns" { ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9]~mem_cell_ra0 ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9] } "NODE_NAME" } "" } } { "altrom.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/altrom.tdf" 86 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.700 ns) 26.700 ns 74153M:inst3\|9~135 4 COMB LC5_B17 1 " "Info: 4: + IC(2.600 ns) + CELL(1.700 ns) = 26.700 ns; Loc. = LC5_B17; Fanout = 1; COMB Node = '74153M:inst3\|9~135'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "4.300 ns" { ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9] 74153M:inst3|9~135 } "NODE_NAME" } "" } } { "74153M.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/74153M.bdf" { { 200 600 664 272 "9" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 28.200 ns 74153M:inst3\|9~137 5 COMB LC6_B17 7 " "Info: 5: + IC(0.000 ns) + CELL(1.500 ns) = 28.200 ns; Loc. = LC6_B17; Fanout = 7; COMB Node = '74153M:inst3\|9~137'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "1.500 ns" { 74153M:inst3|9~135 74153M:inst3|9~137 } "NODE_NAME" } "" } } { "74153M.bdf" "" { Schematic "c:/altera/quartus42/libraries/others/maxplus2/74153M.bdf" { { 200 600 664 272 "9" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.300 ns) 33.800 ns view1:inst9\|a~31 6 COMB LC7_C13 1 " "Info: 6: + IC(3.300 ns) + CELL(2.300 ns) = 33.800 ns; Loc. = LC7_C13; Fanout = 1; COMB Node = 'view1:inst9\|a~31'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "5.600 ns" { 74153M:inst3|9~137 view1:inst9|a~31 } "NODE_NAME" } "" } } { "view.tdf" "" { Text "D:/061300423/view/view.tdf" 8 17 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 41.400 ns OA 7 PIN PIN_23 0 " "Info: 7: + IC(2.500 ns) + CELL(5.100 ns) = 41.400 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'OA'" {  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "7.600 ns" { view1:inst9|a~31 OA } "NODE_NAME" } "" } } { "view.bdf" "" { Schematic "D:/061300423/view/view.bdf" { { 32 576 752 48 "OA" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.200 ns 70.53 % " "Info: Total cell delay = 29.200 ns ( 70.53 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.200 ns 29.47 % " "Info: Total interconnect delay = 12.200 ns ( 29.47 % )" {  } {  } 0}  } { { "D:/061300423/view/db/view_cmp.qrpt" "" { Report "D:/061300423/view/db/view_cmp.qrpt" Compiler "view" "UNKNOWN" "V1" "D:/061300423/view/db/view.quartus_db" { Floorplan "D:/061300423/view/" "" "41.400 ns" { K0 ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9]~mem_cell_ra0 ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9] 74153M:inst3|9~135 74153M:inst3|9~137 view1:inst9|a~31 OA } "NODE_NAME" } "" } } { "c:/altera/quartus42/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus42/bin/Technology_Viewer.qrui" "41.400 ns" { K0 K0~out ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9]~mem_cell_ra0 ROM1:inst8|lpm_rom:lpm_rom_component|altrom:srom|q[9] 74153M:inst3|9~135 74153M:inst3|9~137 view1:inst9|a~31 OA } { 0.000ns 0.000ns 3.800ns 0.000ns 2.600ns 0.000ns 3.300ns 2.500ns } { 0.000ns 3.500ns 12.600ns 2.500ns 1.700ns 1.500ns 2.300ns 5.100ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 13:28:02 2007 " "Info: Processing ended: Wed Nov 28 13:28:02 2007" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
