Analysis & Synthesis report for sdram_ctrl
Tue Nov 30 17:20:53 2010
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: Top-level Entity: |sdram_ctrl
 12. Parameter Settings for User Entity Instance: pll1:pll|altclklock:altclklock_component
 13. Port Connectivity Checks: "pll1:pll"
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 30 17:20:53 2010         ;
; Quartus II Version                 ; 10.0 Build 262 08/18/2010 SP 1 SJ Web Edition ;
; Revision Name                      ; sdram_ctrl                                    ;
; Top-level Entity Name              ; sdram_ctrl                                    ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 0                                             ;
;     Total combinational functions  ; 0                                             ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 142                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; sdram_ctrl         ; sdram_ctrl         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                                             ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------------------------+
; sdram_ctrl.vhd                   ; yes             ; User VHDL File              ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/sdram_ctrl.vhd ;
; pll1.vhd                         ; yes             ; User Wizard-Generated File  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd       ;
; altclklock.tdf                   ; yes             ; Megafunction                ; c:/altera/10.0sp1/quartus/libraries/megafunctions/altclklock.tdf                                         ;
; altpll.tdf                       ; yes             ; Megafunction                ; c:/altera/10.0sp1/quartus/libraries/megafunctions/altpll.tdf                                             ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 142   ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |sdram_ctrl                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 142  ; 0            ; |sdram_ctrl         ;              ;
+----------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------------------------------------------+
; Altera ; ALTCLKLOCK   ; N/A     ; N/A          ; N/A          ; |sdram_ctrl|pll1:pll ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/SDRAM_NEU/pll1.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; CMDACK~reg0                           ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sdram_ctrl ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; ASIZE          ; 24    ; Signed Integer                                    ;
; DQSIZE         ; 32    ; Signed Integer                                    ;
; ROWSIZE        ; 13    ; Signed Integer                                    ;
; COLSIZE        ; 9     ; Signed Integer                                    ;
; BANKSIZE       ; 2     ; Signed Integer                                    ;
; ROWSTART       ; 9     ; Signed Integer                                    ;
; COLSTART       ; 0     ; Signed Integer                                    ;
; BANKSTART      ; 22    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll|altclklock:altclklock_component ;
+-------------------------+------------+------------------------------------------------+
; Parameter Name          ; Value      ; Type                                           ;
+-------------------------+------------+------------------------------------------------+
; DEVICE_FAMILY           ; Cyclone II ; Untyped                                        ;
; INCLOCK_PERIOD          ; 7500       ; Signed Integer                                 ;
; INCLOCK_SETTINGS        ; UNUSED     ; Untyped                                        ;
; VALID_LOCK_CYCLES       ; 15         ; Signed Integer                                 ;
; INVALID_LOCK_CYCLES     ; 15         ; Signed Integer                                 ;
; VALID_LOCK_MULTIPLIER   ; 5          ; Signed Integer                                 ;
; INVALID_LOCK_MULTIPLIER ; 5          ; Signed Integer                                 ;
; OPERATION_MODE          ; NORMAL     ; Untyped                                        ;
; CLOCK0_BOOST            ; 1          ; Untyped                                        ;
; CLOCK0_DIVIDE           ; 1          ; Untyped                                        ;
; CLOCK0_SETTINGS         ; UNUSED     ; Untyped                                        ;
; CLOCK0_TIME_DELAY       ; 0          ; Untyped                                        ;
; CLOCK1_BOOST            ; 1          ; Signed Integer                                 ;
; CLOCK1_DIVIDE           ; 1          ; Signed Integer                                 ;
; CLOCK1_SETTINGS         ; UNUSED     ; Untyped                                        ;
; CLOCK1_TIME_DELAY       ; 0          ; Untyped                                        ;
; CLOCK2_BOOST            ; 1          ; Untyped                                        ;
; CLOCK2_DIVIDE           ; 1          ; Untyped                                        ;
; CLOCK2_SETTINGS         ; UNUSED     ; Untyped                                        ;
; CLOCK2_TIME_DELAY       ; 0          ; Untyped                                        ;
; CLOCK_EXT_BOOST         ; 1          ; Untyped                                        ;
; CLOCK_EXT_DIVIDE        ; 1          ; Untyped                                        ;
; CLOCK_EXT_SETTINGS      ; UNUSED     ; Untyped                                        ;
; CLOCK_EXT_TIME_DELAY    ; 0          ; Untyped                                        ;
; OUTCLOCK_PHASE_SHIFT    ; 0          ; Signed Integer                                 ;
; INTENDED_DEVICE_FAMILY  ; UNUSED     ; Untyped                                        ;
; AUTO_CARRY_CHAINS       ; ON         ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF        ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS     ; ON         ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF        ; IGNORE_CASCADE                                 ;
+-------------------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll1:pll"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 30 17:20:49 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ctrl -c sdram_ctrl
Info: Found 2 design units, including 1 entities, in source file sdram_ctrl.vhd
    Info: Found design unit 1: sdram_ctrl-VERHALTEN
    Info: Found entity 1: sdram_ctrl
Info: Found 2 design units, including 1 entities, in source file pll1.vhd
    Info: Found design unit 1: pll1-SYN
    Info: Found entity 1: pll1
Info: Elaborating entity "sdram_ctrl" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(42): used implicit default value for signal "oDRAM0_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(43): used implicit default value for signal "oDRAM0_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(44): used implicit default value for signal "oDRAM0_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(45): used implicit default value for signal "oDRAM0_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(46): used implicit default value for signal "oDRAM0_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(47): used implicit default value for signal "oDRAM0_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(48): used implicit default value for signal "oDRAM0_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(49): used implicit default value for signal "oDRAM0_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(50): used implicit default value for signal "oDRAM0_LDQM0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(51): used implicit default value for signal "oDRAM0_UDQM1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(54): used implicit default value for signal "oDRAM1_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(55): used implicit default value for signal "oDRAM1_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(56): used implicit default value for signal "oDRAM1_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(57): used implicit default value for signal "oDRAM1_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(58): used implicit default value for signal "oDRAM1_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(59): used implicit default value for signal "oDRAM1_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(60): used implicit default value for signal "oDRAM1_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(61): used implicit default value for signal "oDRAM1_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(62): used implicit default value for signal "oDRAM1_LDQM0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at sdram_ctrl.vhd(63): used implicit default value for signal "oDRAM1_UDQM1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at sdram_ctrl.vhd(73): object "sig_clklocked" assigned a value but never read
Info: Elaborating entity "pll1" for hierarchy "pll1:pll"
Info: Elaborating entity "altclklock" for hierarchy "pll1:pll|altclklock:altclklock_component"
Info: Elaborated megafunction instantiation "pll1:pll|altclklock:altclklock_component"
Info: Instantiated megafunction "pll1:pll|altclklock:altclklock_component" with the following parameter:
    Info: Parameter "inclock_period" = "7500"
    Info: Parameter "clock1_boost" = "1"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "valid_lock_cycles" = "15"
    Info: Parameter "invalid_lock_cycles" = "15"
    Info: Parameter "valid_lock_multiplier" = "5"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "clock1_divide" = "1"
    Info: Parameter "outclock_phase_shift" = "0"
Info: Elaborating entity "altpll" for hierarchy "pll1:pll|altclklock:altclklock_component|altpll:pll"
Info: Assertion information: The value of VALID_LOCK_MULTIPLIER(5) has been switched to 1 since this is the only supported value for the Cyclone II family.
Info: Elaborated megafunction instantiation "pll1:pll|altclklock:altclklock_component|altpll:pll", which is child of megafunction instantiation "pll1:pll|altclklock:altclklock_component"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll1:pll|altclklock:altclklock_component|altpll:pll|pll"
Warning: The following bidir pins have no drivers
    Warning: Bidir "DQ[0]" has no driver
    Warning: Bidir "DQ[1]" has no driver
    Warning: Bidir "DQ[2]" has no driver
    Warning: Bidir "DQ[3]" has no driver
    Warning: Bidir "DQ[4]" has no driver
    Warning: Bidir "DQ[5]" has no driver
    Warning: Bidir "DQ[6]" has no driver
    Warning: Bidir "DQ[7]" has no driver
    Warning: Bidir "DQ[8]" has no driver
    Warning: Bidir "DQ[9]" has no driver
    Warning: Bidir "DQ[10]" has no driver
    Warning: Bidir "DQ[11]" has no driver
    Warning: Bidir "DQ[12]" has no driver
    Warning: Bidir "DQ[13]" has no driver
    Warning: Bidir "DQ[14]" has no driver
    Warning: Bidir "DQ[15]" has no driver
    Warning: Bidir "DQ[16]" has no driver
    Warning: Bidir "DQ[17]" has no driver
    Warning: Bidir "DQ[18]" has no driver
    Warning: Bidir "DQ[19]" has no driver
    Warning: Bidir "DQ[20]" has no driver
    Warning: Bidir "DQ[21]" has no driver
    Warning: Bidir "DQ[22]" has no driver
    Warning: Bidir "DQ[23]" has no driver
    Warning: Bidir "DQ[24]" has no driver
    Warning: Bidir "DQ[25]" has no driver
    Warning: Bidir "DQ[26]" has no driver
    Warning: Bidir "DQ[27]" has no driver
    Warning: Bidir "DQ[28]" has no driver
    Warning: Bidir "DQ[29]" has no driver
    Warning: Bidir "DQ[30]" has no driver
    Warning: Bidir "DQ[31]" has no driver
    Warning: Bidir "DRAM_DQ[0]" has no driver
    Warning: Bidir "DRAM_DQ[1]" has no driver
    Warning: Bidir "DRAM_DQ[2]" has no driver
    Warning: Bidir "DRAM_DQ[3]" has no driver
    Warning: Bidir "DRAM_DQ[4]" has no driver
    Warning: Bidir "DRAM_DQ[5]" has no driver
    Warning: Bidir "DRAM_DQ[6]" has no driver
    Warning: Bidir "DRAM_DQ[7]" has no driver
    Warning: Bidir "DRAM_DQ[8]" has no driver
    Warning: Bidir "DRAM_DQ[9]" has no driver
    Warning: Bidir "DRAM_DQ[10]" has no driver
    Warning: Bidir "DRAM_DQ[11]" has no driver
    Warning: Bidir "DRAM_DQ[12]" has no driver
    Warning: Bidir "DRAM_DQ[13]" has no driver
    Warning: Bidir "DRAM_DQ[14]" has no driver
    Warning: Bidir "DRAM_DQ[15]" has no driver
    Warning: Bidir "DRAM_DQ[16]" has no driver
    Warning: Bidir "DRAM_DQ[17]" has no driver
    Warning: Bidir "DRAM_DQ[18]" has no driver
    Warning: Bidir "DRAM_DQ[19]" has no driver
    Warning: Bidir "DRAM_DQ[20]" has no driver
    Warning: Bidir "DRAM_DQ[21]" has no driver
    Warning: Bidir "DRAM_DQ[22]" has no driver
    Warning: Bidir "DRAM_DQ[23]" has no driver
    Warning: Bidir "DRAM_DQ[24]" has no driver
    Warning: Bidir "DRAM_DQ[25]" has no driver
    Warning: Bidir "DRAM_DQ[26]" has no driver
    Warning: Bidir "DRAM_DQ[27]" has no driver
    Warning: Bidir "DRAM_DQ[28]" has no driver
    Warning: Bidir "DRAM_DQ[29]" has no driver
    Warning: Bidir "DRAM_DQ[30]" has no driver
    Warning: Bidir "DRAM_DQ[31]" has no driver
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "CMDACK" is stuck at VCC
    Warning (13410): Pin "oDRAM0_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM0_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM0_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM0_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM0_CKE" is stuck at GND
    Warning (13410): Pin "oDRAM0_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM0_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM0_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM0_UDQM1" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[2]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[3]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[4]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[5]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[6]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[7]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[8]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[9]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[10]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[11]" is stuck at GND
    Warning (13410): Pin "oDRAM1_A[12]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[0]" is stuck at GND
    Warning (13410): Pin "oDRAM1_BA[1]" is stuck at GND
    Warning (13410): Pin "oDRAM1_CKE" is stuck at GND
    Warning (13410): Pin "oDRAM1_CLK" is stuck at GND
    Warning (13410): Pin "oDRAM1_CAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_RAS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_WE_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_CS_N" is stuck at GND
    Warning (13410): Pin "oDRAM1_LDQM0" is stuck at GND
    Warning (13410): Pin "oDRAM1_UDQM1" is stuck at GND
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CMD[0]"
    Warning (15610): No output dependent on input pin "CMD[1]"
    Warning (15610): No output dependent on input pin "CMD[2]"
    Warning (15610): No output dependent on input pin "ADDR[0]"
    Warning (15610): No output dependent on input pin "ADDR[1]"
    Warning (15610): No output dependent on input pin "ADDR[2]"
    Warning (15610): No output dependent on input pin "ADDR[3]"
    Warning (15610): No output dependent on input pin "ADDR[4]"
    Warning (15610): No output dependent on input pin "ADDR[5]"
    Warning (15610): No output dependent on input pin "ADDR[6]"
    Warning (15610): No output dependent on input pin "ADDR[7]"
    Warning (15610): No output dependent on input pin "ADDR[8]"
    Warning (15610): No output dependent on input pin "ADDR[9]"
    Warning (15610): No output dependent on input pin "ADDR[10]"
    Warning (15610): No output dependent on input pin "ADDR[11]"
    Warning (15610): No output dependent on input pin "ADDR[12]"
    Warning (15610): No output dependent on input pin "ADDR[13]"
    Warning (15610): No output dependent on input pin "ADDR[14]"
    Warning (15610): No output dependent on input pin "ADDR[15]"
    Warning (15610): No output dependent on input pin "ADDR[16]"
    Warning (15610): No output dependent on input pin "ADDR[17]"
    Warning (15610): No output dependent on input pin "ADDR[18]"
    Warning (15610): No output dependent on input pin "ADDR[19]"
    Warning (15610): No output dependent on input pin "ADDR[20]"
    Warning (15610): No output dependent on input pin "ADDR[21]"
    Warning (15610): No output dependent on input pin "ADDR[22]"
    Warning (15610): No output dependent on input pin "ADDR[23]"
    Warning (15610): No output dependent on input pin "DM[0]"
    Warning (15610): No output dependent on input pin "DM[1]"
    Warning (15610): No output dependent on input pin "CLK"
    Warning (15610): No output dependent on input pin "RESET"
Info: Implemented 142 device resources after synthesis - the final resource count might be different
    Info: Implemented 31 input pins
    Info: Implemented 47 output pins
    Info: Implemented 64 bidirectional pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Tue Nov 30 17:20:53 2010
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


