{/home/fpga05/Desktop/testing code/vhdl/circut_test.vhdl} {1 {vcom -work work -2002 -explicit -vopt -stats=none {/home/fpga05/Desktop/testing code/vhdl/circut_test.vhdl}
QuestaSim-64 vcom 2019.2 Compiler 2019.04 Apr 16 2019
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity madar
-- Compiling architecture madar1 of madar

} {} {}} {/home/fpga05/Desktop/testing code/testbench/circut_test _tb.vhdl} {1 {vcom -work work -2002 -explicit -vopt -stats=none {/home/fpga05/Desktop/testing code/testbench/circut_test _tb.vhdl}
QuestaSim-64 vcom 2019.2 Compiler 2019.04 Apr 16 2019
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity madar_tb
-- Compiling architecture madar1 of madar_tb

} {} {}}
