 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : conv_top
Version: G-2012.06-SP5
Date   : Sun Dec 31 15:37:30 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: conv_control/clk_gate_delay1_sram_waddr_b_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  conv_control       16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.85       2.85 r
  srstn (in)                                              0.00       2.85 r
  conv_control/srstn (conv_control)                       0.00       2.85 r
  conv_control/U140/Y (INVX8_HVT)                         0.02       2.87 f
  conv_control/U141/Y (INVX8_HVT)                         0.02       2.89 r
  conv_control/U343/Y (INVX2_HVT)                         0.02       2.91 f
  conv_control/U627/Y (AO21X1_HVT)                        0.09       3.01 f
  conv_control/U1612/Y (AO21X1_HVT)                       0.08       3.09 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_23)
                                                          0.00       3.09 f
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/D (LATCHX1_HVT)
                                                          0.00       3.09 f
  data arrival time                                                  3.09

  clock clk' (rise edge)                                  2.85       2.85
  clock network delay (ideal)                             0.00       2.85
  conv_control/clk_gate_delay1_sram_waddr_b_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.85 r
  time borrowed from endpoint                             0.24       3.09
  data required time                                                 3.09
  --------------------------------------------------------------------------
  data required time                                                 3.09
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.85   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         2.77   
  actual time borrow                                      0.24   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: conv_control/clk_gate_sram_raddr_b0_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  conv_control       16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.85       2.85 r
  srstn (in)                                              0.00       2.85 r
  conv_control/srstn (conv_control)                       0.00       2.85 r
  conv_control/U140/Y (INVX8_HVT)                         0.02       2.87 f
  conv_control/U142/Y (INVX8_HVT)                         0.02       2.89 r
  conv_control/U493/Y (NAND2X0_HVT)                       0.16       3.05 f
  conv_control/clk_gate_sram_raddr_b0_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_7)
                                                          0.00       3.05 f
  conv_control/clk_gate_sram_raddr_b0_reg/latch/D (LATCHX1_HVT)
                                                          0.00       3.05 f
  data arrival time                                                  3.05

  clock clk' (rise edge)                                  2.85       2.85
  clock network delay (ideal)                             0.00       2.85
  conv_control/clk_gate_sram_raddr_b0_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.85 r
  time borrowed from endpoint                             0.20       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.85   
  library setup time                                     -0.15   
  --------------------------------------------------------------
  max time borrow                                         2.70   
  actual time borrow                                      0.20   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: conv_control/clk_gate_sram_raddr_b1_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  conv_control       16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.85       2.85 r
  srstn (in)                                              0.00       2.85 r
  conv_control/srstn (conv_control)                       0.00       2.85 r
  conv_control/U140/Y (INVX8_HVT)                         0.02       2.87 f
  conv_control/U142/Y (INVX8_HVT)                         0.02       2.89 r
  conv_control/U493/Y (NAND2X0_HVT)                       0.16       3.05 f
  conv_control/clk_gate_sram_raddr_b1_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_6)
                                                          0.00       3.05 f
  conv_control/clk_gate_sram_raddr_b1_reg/latch/D (LATCHX1_HVT)
                                                          0.00       3.05 f
  data arrival time                                                  3.05

  clock clk' (rise edge)                                  2.85       2.85
  clock network delay (ideal)                             0.00       2.85
  conv_control/clk_gate_sram_raddr_b1_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.85 r
  time borrowed from endpoint                             0.20       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.85   
  library setup time                                     -0.15   
  --------------------------------------------------------------
  max time borrow                                         2.70   
  actual time borrow                                      0.20   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: conv_control/clk_gate_sram_raddr_b2_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  conv_top           70000                 saed32hvt_ss0p95v125c
  conv_control       16000                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.85       2.85 r
  srstn (in)                                              0.00       2.85 r
  conv_control/srstn (conv_control)                       0.00       2.85 r
  conv_control/U140/Y (INVX8_HVT)                         0.02       2.87 f
  conv_control/U142/Y (INVX8_HVT)                         0.02       2.89 r
  conv_control/U493/Y (NAND2X0_HVT)                       0.16       3.05 f
  conv_control/clk_gate_sram_raddr_b2_reg/EN (SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_5)
                                                          0.00       3.05 f
  conv_control/clk_gate_sram_raddr_b2_reg/latch/D (LATCHX1_HVT)
                                                          0.00       3.05 f
  data arrival time                                                  3.05

  clock clk' (rise edge)                                  2.85       2.85
  clock network delay (ideal)                             0.00       2.85
  conv_control/clk_gate_sram_raddr_b2_reg/latch/CLK (LATCHX1_HVT)
                                                          0.00       2.85 r
  time borrowed from endpoint                             0.20       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        2.85   
  library setup time                                     -0.15   
  --------------------------------------------------------------
  max time borrow                                         2.70   
  actual time borrow                                      0.20   
  --------------------------------------------------------------


1
