[
  {
    "author": [
      {
        "family": "Kuon",
        "given": "Ian"
      },
      {
        "family": "Rose",
        "given": "Jonathan"
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2007-02"
    ],
    "title": [
      "Measuring the Gap between ASIC and FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "SPARK: A parallelizing approach to the high level synthesis of digital circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and optimization of digital circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "High level VLSI synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kowalski",
        "given": "T.J."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1985"
    ],
    "title": [
      "The VLSI design automation assistant: what’s in a knowledge base"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tseng",
        "given": "C.J."
      },
      {
        "family": "Siewiorek",
        "given": "D.P."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1986-07"
    ],
    "title": [
      "Automated synthesis of data paths in digital systems"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Marwedel",
        "given": "P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "A new synthesis for the MIMOLA software system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Trickey",
        "given": "H."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "259–269,"
    ],
    "title": [
      "Flamel: a high-level hardware compiler"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Girczyc",
        "given": "E."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1984"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Carleton University"
    ],
    "title": [
      "Automatic generation of micro-sequenced data paths to realize ADA circuit descriptions"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "661–678,"
    ],
    "title": [
      "Force-directed scheduling for the behavioral synthesis of ASIC’s"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Hitchcock",
        "given": "C.Y."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1983"
    ],
    "title": [
      "A method of automatic data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Man",
        "given": "H.",
        "particle": "De"
      },
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Six",
        "given": "P."
      },
      {
        "family": "Claesen",
        "given": "L."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Des. Test Mag"
    ],
    "date": [
      "1986"
    ],
    "pages": [
      "73–85,"
    ],
    "title": [
      "Cathedral-II: A silicon compiler for digital signal processing"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Pangrle",
        "given": "B.M."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "13."
    ],
    "date": [
      "1986"
    ],
    "title": [
      "Slicer: A state synthesizer for intelligent silicon compilation"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "I.-C."
      },
      {
        "family": "Kyung",
        "given": "C.-M."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Fast and near optimal scheduling in automatic data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parker",
        "given": "A.C."
      },
      {
        "family": "Pizarro",
        "given": "J.T."
      },
      {
        "family": "Mlinar",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. 23rd IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "1986-06"
    ],
    "pages": [
      "461–466,"
    ],
    "publisher": [
      "Las Vegas NV"
    ],
    "title": [
      "MAHA: a program for datapath synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Scheduling and binding algorithms for high-level synthesis"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Stok",
        "given": "L."
      },
      {
        "family": "Philipsen",
        "given": "W.J.M."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE International Sympoisum on Circuits and Systems"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Module allocation and comparability graphs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mujumdar",
        "given": "A."
      },
      {
        "family": "Jain",
        "given": "R."
      },
      {
        "family": "Saluja",
        "given": "K."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "IEEE Trans. Comp. Aided Des"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "1212–1225,"
    ],
    "title": [
      "Incorporating performance and testability constraints during binding in high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Hwang",
        "given": "C.T."
      },
      {
        "family": "Lee",
        "given": "T.H."
      },
      {
        "family": "Hsu",
        "given": "Y.C."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "464–475,"
    ],
    "title": [
      "A formal approach to the scheduling problem in high level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Gebotys",
        "given": "C.H."
      },
      {
        "family": "Elmasry",
        "given": "M.I."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE J. Solid State Circuits"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Optimal synthesis of high-performance architectures"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Landwehr",
        "given": "B."
      },
      {
        "family": "Marwedel",
        "given": "P."
      },
      {
        "family": "Doemer",
        "given": "R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "European Design Automation Conference"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Oscar: optimum simultaneous scheduling, allocation and resource binding based on integer programming"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "T.C."
      },
      {
        "family": "Mukherjee",
        "given": "N."
      },
      {
        "family": "Garg",
        "given": "M.K."
      },
      {
        "family": "Banerji",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "22."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "VLSI Des"
    ],
    "title": [
      "An ILP solution for optimum scheduling, module and register allocation, and operation binding in datapath synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "N."
      },
      {
        "family": "Parker",
        "given": "A."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1988"
    ],
    "title": [
      "Sehwa: A software package for synthesis of pipelines from behavioral specifications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Girczyc",
        "given": "E."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "International Symposium of Circuits and Systems"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Loop winding – a data flow approach to functional pipelining"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chao",
        "given": "L.-F."
      },
      {
        "family": "LaPaugh",
        "given": "A.S."
      },
      {
        "family": "Sha",
        "given": "E.H.-M."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Rotation scheduling: A loop pipelining algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "277–292,"
    ],
    "title": [
      "Optimizing resource utlization using tranformations"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Walker",
        "given": "R."
      },
      {
        "family": "Thomas",
        "given": "D."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "1115–1128,"
    ],
    "title": [
      "Behavioral transformation for algorithmic level IC design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Iqbal",
        "given": "Z."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Dey",
        "given": "S."
      },
      {
        "family": "Parker",
        "given": "A."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Critical path optimization using retiming and algebraic speed-up"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "A tree-based scheduling algorithm for control dominated circuits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Takach",
        "given": "A."
      },
      {
        "family": "Huang",
        "given": "C.-Y."
      },
      {
        "family": "Manno",
        "given": "R."
      },
      {
        "family": "Wu",
        "given": "E."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "The Princeton University behavioral synthesis system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "1989"
    ],
    "title": [
      "A resource sharing and control synthesis method for conditional branches"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Tanaka",
        "given": "H."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Global scheduling independent of control dependencies based on condition vectors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Design, Automation and Test in Europe"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "C-based synthesis experiences with a behavior synthesizer, “Cyber”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Radivojevic",
        "given": "I."
      },
      {
        "family": "Brewer",
        "given": "F."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Des"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "45–57,"
    ],
    "title": [
      "A new symbolic technique for control-dependent scheduling"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "L.C.V.",
        "particle": "dos"
      },
      {
        "family": "Jess",
        "given": "J.A.G."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "A reordering technique for efficient code motion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "L.C.V.",
        "particle": "dos"
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Workshop on Circuits, Systems and Signal Processing"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "A method to control compensation code during global scheduling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Santos",
        "given": "L.C.V.",
        "particle": "dos"
      }
    ],
    "citation-number": [
      "37."
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Ph.D. thesis,"
    ],
    "publisher": [
      "Eindhoven University of Technology"
    ],
    "title": [
      "Exploiting instruction-level parallelism: A constructive approach"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Rim",
        "given": "M."
      },
      {
        "family": "Fann",
        "given": "Y."
      },
      {
        "family": "Jain",
        "given": "R."
      }
    ],
    "citation-number": [
      "38."
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "IEEE Trans. VLSI Syst"
    ],
    "title": [
      "Global scheduling with code-motions for high-level synthesis applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "HDL optimizations using timed decision tables"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Penalba",
        "given": "O."
      },
      {
        "family": "Mendias",
        "given": "J.M."
      },
      {
        "family": "Hermida",
        "given": "R."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Maximizing conditional reuse by pre-synthesis transformations, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Decomposition of timed decision tables and its use in presynthesis optimizations"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "42."
    ],
    "title": [
      "SPARK parallelizing high-level synthesis framework website"
    ],
    "type": null,
    "url": [
      "http://mesl.ucsd.edu/spark."
    ]
  },
  {
    "author": [
      {
        "family": "Baily",
        "given": "B."
      },
      {
        "family": "Martin",
        "given": "G."
      },
      {
        "family": "Piziali",
        "given": "A."
      }
    ],
    "citation-number": [
      "43."
    ],
    "date": [
      "2007"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "ESL design and verification"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Liao",
        "given": "S."
      },
      {
        "family": "Tjiang",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1997-06"
    ],
    "pages": [
      "70–75,"
    ],
    "title": [
      "An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Design & Test"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "8–19,"
    ],
    "title": [
      "From behavior to structure: high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Savage",
        "given": "W."
      },
      {
        "family": "Chilton",
        "given": "J."
      },
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proc. Intl. Symp. System Synthesis"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "2–7"
    ],
    "title": [
      "IP reuse in system on a chip era"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "3."
    ],
    "genre": [
      "Release 2.2,"
    ],
    "publisher": [
      "OCP International Partnership Association, Inc"
    ],
    "title": [
      "Open Core Protocol Specification"
    ],
    "type": null,
    "url": [
      "http://www.ocpip.org."
    ]
  },
  {
    "author": [
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Gleason",
        "given": "C."
      },
      {
        "family": "Mahlke",
        "given": "S."
      },
      {
        "family": "Kudlur",
        "given": "M."
      },
      {
        "family": "Fan",
        "given": "K."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2006-10"
    ],
    "note": [
      "Tutorial in: Intl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES), Seoul, S. Korea,"
    ],
    "title": [
      "Automated architecture synthesis from C algorithms"
    ],
    "type": "thesis"
  },
  {
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Std"
    ],
    "pages": [
      "–2005"
    ],
    "title": [
      "SystemC Language Reference Manual"
    ],
    "type": "article-journal",
    "url": [
      "http://www.systemc.org."
    ],
    "volume": [
      "1666TM"
    ]
  },
  {
    "author": [
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Rau",
        "given": "B.R."
      },
      {
        "family": "Cronquist",
        "given": "D.C."
      },
      {
        "family": "Sivaraman",
        "given": "M."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "39–47"
    ],
    "title": [
      "PICO: Automatically Designing Custom Computers"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Chawla",
        "given": "N."
      },
      {
        "family": "Guizzetti",
        "given": "R."
      },
      {
        "family": "Meroth",
        "given": "Y."
      },
      {
        "family": "Deleule",
        "given": "A."
      },
      {
        "family": "Gupta",
        "given": "V."
      },
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Urard",
        "given": "P."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. DesignCon 2008"
    ],
    "date": [
      "2008-02"
    ],
    "location": [
      "Santa Clara, California"
    ],
    "title": [
      "Multimedia application specific engine design using high level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fillinger",
        "given": "M."
      },
      {
        "family": "Thiruchelvum",
        "given": "P."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "10th Sophia Antipolis MicroElectronics Forum (SAME), Sophia-Antipolis"
    ],
    "date": [
      "2007-10"
    ],
    "location": [
      "France"
    ],
    "title": [
      "Using PICO Express to Reduce Design Time for Complex Application Engines"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kahn",
        "given": "G."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. IFIP Congress 74, Information Processing"
    ],
    "date": [
      "1974"
    ],
    "location": [
      "Stockholm, Sweden"
    ],
    "pages": [
      "471–475"
    ],
    "title": [
      "The semantics of a simple language for parallel programming"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Mahlke",
        "given": "S."
      },
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Rau",
        "given": "B.R."
      },
      {
        "family": "Cronquist",
        "given": "D."
      },
      {
        "family": "Sivaraman",
        "given": "M."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "127–142"
    ],
    "title": [
      "PICO-NPA: High-level synthesis of non-programmable hardware accelerators"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "citation-number": [
      "11."
    ],
    "publisher": [
      "University of Maryland"
    ],
    "title": [
      "The Omega Project"
    ],
    "type": "book",
    "url": [
      "http://www.cs.umd.edu/projects/omega."
    ]
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B.R."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "International Journal of Parallel Processing"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "3–64"
    ],
    "title": [
      "Iterative modulo scheduling"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Sivaraman",
        "given": "M."
      },
      {
        "family": "Aditya",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc. Intl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "35–42"
    ],
    "title": [
      "Cycle-time aware architecture synthesis of custom hardware accelerators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Schlansker",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. Intl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "158–167"
    ],
    "title": [
      "ShiftQ: A buffered interconnect for custom loop accelerators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Subset",
        "given": "SystemC Synthesizable"
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Open SystemC Initiative"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE and OCSI"
    ],
    "title": [
      "IEEE 1666T M –2005 Standard for SystemC, 2005"
    ],
    "type": "article-journal",
    "url": [
      "http://www."
    ]
  },
  {
    "citation-number": [
      "3."
    ],
    "date": [
      "2006"
    ],
    "title": [
      "XD1000TM FPGA Coprocessor Module for Socket 940",
      "XtremeData Inc"
    ],
    "type": null,
    "url": [
      "http://www.xtremedatainc.com"
    ]
  },
  {
    "citation-number": [
      "4."
    ],
    "date": [
      "2007"
    ],
    "title": [
      "H100 Series FPGA Application Accelerators",
      "Nallatech"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. IEEE International SOC Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "199–202"
    ],
    "title": [
      "Platform-Based Behavior-Level and System-Level Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Jiang",
        "given": "W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. International Conference on Computer-Aided Design"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "709–715"
    ],
    "title": [
      "Platform-Based Resource Binding Using a Distributed Register-File Microarchitecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. Design Automation Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "433–438"
    ],
    "title": [
      "An Efficient and Versatile Scheduling Algorithm Based on SDC Formulation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ghenassia",
        "given": "F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Berlin Heidelberg New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Schumacher",
        "given": "P."
      },
      {
        "family": "Denolf",
        "given": "K."
      },
      {
        "family": "Chilira-RUs",
        "given": "A."
      },
      {
        "family": "Turney",
        "given": "R."
      },
      {
        "family": "Fedele",
        "given": "N."
      },
      {
        "family": "Vissers",
        "given": "K."
      },
      {
        "family": "Bormans",
        "given": "J."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. IEEE International Conference on Image Processing"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "886–889"
    ],
    "title": [
      "A Scalable, Multi-Stream MPEG-4 Video Decoder for Conferencing and Surveillance Applications"
    ],
    "type": "paper-conference",
    "volume": [
      "II"
    ]
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. ASPDAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "344–348"
    ],
    "title": [
      "C-Based Behavioral Synthesis and Verification Analysis on Industrial Design Examples"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kurokawa",
        "given": "H."
      },
      {
        "family": "Ikegami",
        "given": "Y."
      },
      {
        "family": "Otsubo",
        "given": "H."
      },
      {
        "family": "Asao",
        "given": "K."
      },
      {
        "family": "Kirigaya",
        "given": "K."
      },
      {
        "family": "Misumi",
        "given": "K."
      },
      {
        "family": "Takahashi",
        "given": "S."
      },
      {
        "family": "Kawatsu",
        "given": "T."
      },
      {
        "family": "Nitta",
        "given": "K."
      },
      {
        "family": "Ryu",
        "given": "K."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Tomobe",
        "given": "M."
      },
      {
        "family": "Takahashi",
        "given": "W."
      },
      {
        "family": "Mukaiyama",
        "given": "A."
      },
      {
        "family": "Takenaka",
        "given": "T."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEICE Trans. Fundamentals"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Study and Analysis of System LSI Design Methodologies Using C-Based Behavioral Synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "E85-A"
    ]
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "127–151,"
    ],
    "publisher": [
      "Kluwer, Dordecht"
    ],
    "title": [
      "Cyber: High Level Synthesis System from Software into ASIC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Okamoto",
        "given": "T."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Trans. Comput. Aided Design Integr. Syst"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1507–1522,"
    ],
    "title": [
      "C-Based SoC Design Flow and EDA Tools: An ASIC and System Vendor Perspective"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Kobayashi",
        "given": "N."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Tanaka",
        "given": "H."
      },
      {
        "family": "Shinohara",
        "given": "N."
      },
      {
        "family": "Kanoh",
        "given": "T."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of Asia-Pacific Conference on Hardware Description Languages"
    ],
    "date": [
      "1994-10"
    ],
    "title": [
      "Design Experiences with High-Level Synthesis System Cyber I and Behavioral Description Language BDL"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nakamura",
        "given": "Y."
      },
      {
        "family": "Hosokawa",
        "given": "K."
      },
      {
        "family": "Kuroda",
        "given": "I."
      },
      {
        "family": "Yoshikawa",
        "given": "K."
      },
      {
        "family": "Yoshimura",
        "given": "T."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "299–304,"
    ],
    "publisher": [
      "DAC"
    ],
    "title": [
      "A Fast Hardware/Software Co-Verification Method for System-On-a-Chip by Using a C/C++ Simulator and FPGA Emulator with Shared Register Communication”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "VLSI Design and CAD Algorithm",
      "IEICE Trans. Fundamentals"
    ],
    "date": [
      "2006"
    ],
    "note": [
      "Xtensa,"
    ],
    "pages": [
      "3408–3415,"
    ],
    "title": [
      "Unified Representation for Speculative Scheduling: Generalized Condition Vector”"
    ],
    "type": "article-journal",
    "url": [
      "http://www.tensilica.com"
    ],
    "volume": [
      "E89-A"
    ]
  },
  {
    "author": [
      {
        "given": "Mep"
      }
    ],
    "citation-number": [
      "8."
    ],
    "type": null,
    "url": [
      "http://www.mepcore.com/english/"
    ]
  },
  {
    "author": [
      {
        "family": "Torii",
        "given": "S."
      },
      {
        "family": "Suzuki",
        "given": "S."
      },
      {
        "family": "Tomonaga",
        "given": "H."
      },
      {
        "family": "Tokue",
        "given": "T."
      },
      {
        "family": "Sakai",
        "given": "J."
      },
      {
        "family": "Suzuki",
        "given": "N."
      },
      {
        "family": "Murakami",
        "given": "K."
      },
      {
        "family": "Hiraga",
        "given": "T."
      },
      {
        "family": "Shigemoto",
        "given": "K."
      },
      {
        "family": "Tatebe",
        "given": "Y."
      },
      {
        "family": "Ohbuchi",
        "given": "E."
      },
      {
        "family": "Kayama",
        "given": "N."
      },
      {
        "family": "Edahiro",
        "given": "M."
      },
      {
        "family": "Kusano",
        "given": "T."
      },
      {
        "family": "Nishi",
        "given": "N."
      }
    ],
    "citation-number": [
      "9."
    ],
    "pages": [
      "136–137,"
    ],
    "title": [
      "A 600 MIPS 120 mW 70 μA Leakage Triple-CPU Mobile Application Processor Chip”"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Arvind"
      },
      {
        "family": "Shen",
        "given": "X."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "36–46"
    ],
    "title": [
      "Using Term Rewriting Systems to Design and Verify Processors"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Baader",
        "given": "F."
      },
      {
        "family": "Nipkow",
        "given": "T."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Cambridge"
    ],
    "pages": [
      "300"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Term Rewriting and All That"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "Bluespec"
      }
    ],
    "citation-number": [
      "3."
    ],
    "title": [
      "Inc., Bluespec SystemVerilog Reference Guide"
    ],
    "type": null,
    "url": [
      "www.bluespec.com"
    ]
  },
  {
    "author": [
      {
        "family": "Chandy",
        "given": "K.M."
      },
      {
        "family": "Misra",
        "given": "J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Reading, MA"
    ],
    "pages": [
      "516"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Parallel Program Design: A Foundation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dave",
        "given": "N."
      },
      {
        "family": "Pellauer",
        "given": "M."
      },
      {
        "family": "Gerding",
        "given": "S."
      },
      {
        "given": "Arvind"
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. Formal Methods and Models for Codesign (MEMOCODE"
    ],
    "date": [
      "2006-07"
    ],
    "location": [
      "Napa Valley, CA, USA"
    ],
    "title": [
      "802.11a Transmitter: A Case Study in Microarchitectural Exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dijkstra",
        "given": "E.W."
      }
    ],
    "citation-number": [
      "6."
    ],
    "date": [
      "1976"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "title": [
      "A Discipline of Programming, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "S.A."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. Design Automation and Test Europe (DATE"
    ],
    "date": [
      "2005-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "The Challenge of Hardware Synthesis from C-Like Languages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Harris",
        "given": "T."
      },
      {
        "family": "Marlow",
        "given": "S."
      },
      {
        "family": "Jones",
        "given": "S.Peyton"
      },
      {
        "family": "Herlihy",
        "given": "M."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ACM Conf. on Principles and Practice of Parallel Programming (PPoPP’05"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Composable Memory Transactions"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "9."
    ],
    "date": [
      "2005-11"
    ],
    "title": [
      "IEEE Standard for SystemVerilog – Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800-2005"
    ],
    "type": null,
    "url": [
      "http://standards.ieee.org"
    ]
  },
  {
    "author": [
      {
        "family": "Klop",
        "given": "J."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Handbook in Computer Science"
    ],
    "date": [
      "1992"
    ],
    "editor": [
      {
        "family": "Abramsky",
        "given": "S."
      },
      {
        "family": "Gabbay",
        "given": "D.M."
      },
      {
        "family": "Maibaum",
        "given": "T.S.E."
      }
    ],
    "location": [
      "Oxford"
    ],
    "pages": [
      "1–116"
    ],
    "publisher": [
      "Oxford University Press"
    ],
    "title": [
      "Term Rewriting Systems"
    ],
    "type": "chapter",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Nikhil",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "146"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lamport",
        "given": "L."
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley Professional (Pearson Education"
    ],
    "title": [
      "Specifying Systems: The TLA+ Language and Tools for Hardware and Software Engineers"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lampson",
        "given": "B."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Distributed Systems – Architecture and Implementation, An Advanced Course, Lecture Notes in Computer Science"
    ],
    "date": [
      "1981"
    ],
    "location": [
      "Berlin Heidelberg New York"
    ],
    "pages": [
      "246–265"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Atomic Transactions"
    ],
    "type": "chapter",
    "volume": [
      "105"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Comput"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "33–42"
    ],
    "title": [
      "The Problem with Threads"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.-C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2007-02"
    ],
    "genre": [
      "Master’s Thesis,"
    ],
    "location": [
      "MA"
    ],
    "note": [
      "Available as CSG Memo-497 at"
    ],
    "publisher": [
      "Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology"
    ],
    "title": [
      "Implementation of H.264 Decoder in Bluespec System Verilog"
    ],
    "type": "thesis",
    "url": [
      "http://csg.csail."
    ]
  },
  {
    "author": [
      {
        "family": "Lis",
        "given": "M."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2000-05"
    ],
    "genre": [
      "Master’s Thesis,"
    ],
    "location": [
      "MA"
    ],
    "publisher": [
      "Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology"
    ],
    "title": [
      "Superscalar Processors Via Automatic Microarchitecture Transformation"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lynch",
        "given": "N."
      },
      {
        "family": "Merritt",
        "given": "M."
      },
      {
        "family": "Weihl",
        "given": "W.E."
      },
      {
        "family": "Fekete",
        "given": "A."
      }
    ],
    "citation-number": [
      "16."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "pages": [
      "476"
    ],
    "publisher": [
      "Morgan Kaufman"
    ],
    "title": [
      "Atomic Transactions, series in Data Management Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Metayer",
        "given": "C."
      },
      {
        "family": "Abrial",
        "given": "J.-R."
      },
      {
        "family": "Voisin",
        "given": "L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Event-B Language"
    ],
    "date": [
      "rodin.cs.ncl.ac.uk/deliverables/ D7.pdf, May 31, 2005"
    ],
    "pages": [
      "147"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "18."
    ],
    "publisher": [
      "MIT Open Source Hardware Designs"
    ],
    "type": "book",
    "url": [
      "http://csg.csail.mit.edu/oshd"
    ]
  },
  {
    "author": [
      {
        "family": "Rosenband",
        "given": "D.L."
      },
      {
        "given": "Arvind"
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. ICCAD"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "San Jose"
    ],
    "title": [
      "Hardware Synthesis from Guarded Atomic Actions with Performance Specifications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stitt",
        "given": "G."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Najjar",
        "given": "W."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc. Intl. Conference on Computer Aided Design (ICCAD"
    ],
    "date": [
      "2006-11"
    ],
    "location": [
      "San Jose"
    ],
    "title": [
      "A Code Refinement Methodology for Performance-Improved Synthesis from C"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stoy",
        "given": "J.E."
      },
      {
        "family": "Shen",
        "given": "X."
      },
      {
        "given": "Arvind"
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Formal Methods for Increasing Software Productivity (FME2001), Lecture Notes in Computer Science"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Berlin Heidelberg New York"
    ],
    "pages": [
      "43–71"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Proofs of Correctness of Cache-Coherence Protocols"
    ],
    "type": "chapter",
    "volume": [
      "2021"
    ]
  },
  {
    "citation-number": [
      "22."
    ],
    "title": [
      "Transactional Memory Online, online bibliography for literature on transactional memory"
    ],
    "type": null,
    "url": [
      "www.cs.wisc.edu/trans-memory/biblio"
    ]
  },
  {
    "author": [
      {
        "given": "Terese"
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Cambridge"
    ],
    "pages": [
      "884"
    ],
    "publisher": [
      "Cambridge University Press"
    ],
    "title": [
      "Term Rewriting Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rau",
        "given": "B.Ramakrishna"
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Proceedings of the 27th annual international symposium on Microarchitecture"
    ],
    "date": [
      "November 30–December 02, 1994"
    ],
    "location": [
      "San Jose, CA, United States"
    ],
    "pages": [
      "63–74,"
    ],
    "title": [
      "Iterative modulo scheduling: an algorithm for software pipelining loops”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chavet",
        "given": "C."
      },
      {
        "family": "Andriamisaina",
        "given": "C."
      },
      {
        "family": "Coussy",
        "given": "P."
      },
      {
        "family": "Casseau",
        "given": "E."
      },
      {
        "family": "Juin",
        "given": "E."
      },
      {
        "family": "Urard",
        "given": "P."
      },
      {
        "family": "Martin",
        "given": "E."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Aided Design ICCAD"
    ],
    "date": [
      "2007"
    ],
    "note": [
      "www.mentor.com 6. www.systemc.org 7."
    ],
    "pages": [
      "4"
    ],
    "title": [
      "A design flow dedicated to multi-mode architectures for DSP applications”"
    ],
    "type": "paper-conference",
    "url": [
      "http://soclib.lip6.fr",
      "http://gcc.gnu.org"
    ]
  },
  {
    "author": [
      {
        "family": "Galil",
        "given": "Z."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "ACM Computing Survey"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–38,"
    ],
    "title": [
      "Efficient algorithms for finding maximum matching in graphs”"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Mahlke",
        "given": "S."
      },
      {
        "family": "Ravindran",
        "given": "R."
      },
      {
        "family": "Schlansker",
        "given": "M."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Sherwood",
        "given": "T."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1355–1371,"
    ],
    "title": [
      "Bitwidth cognizant architecture synthesis of custom hardware accelerators”"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Andriamisaina",
        "given": "C."
      },
      {
        "family": "Gal",
        "given": "B.Le"
      },
      {
        "family": "Casseau",
        "given": "E."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "SiPS’06, IEEE 2006 Workshop on Signal Processing Systems"
    ],
    "date": [
      "2006-10"
    ],
    "location": [
      "Banff, Canada"
    ],
    "title": [
      "Bit-width optimizations for high-level synthesis of digital signal processing systems”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Lin",
        "given": "Y."
      },
      {
        "family": "Xu",
        "given": "J."
      },
      {
        "family": "Zhang",
        "given": "Z."
      },
      {
        "family": "Cheng",
        "given": "X."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proceedings of ASPDAC"
    ],
    "date": [
      "2005"
    ],
    "publisher": [
      "Computer Science Department, UCLA and Computer Science and Technology Department, Peking University"
    ],
    "title": [
      "Bitwidth-aware scheduling and binding in high-level synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Herve",
        "given": "N."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Workshop on Signal Processing Systems Design and Implementation"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "623–628,"
    ],
    "title": [
      "Data wordlength optimization for FPGA synthesis”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Baganne",
        "given": "A."
      },
      {
        "family": "Philippe",
        "given": "J.-L."
      },
      {
        "family": "Martin",
        "given": "E."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "A formal technique for hardware interface design”"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "149–206,"
    ],
    "title": [
      "Data and memory optimization techniques far embedded systems”"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Danckaert",
        "given": "K."
      },
      {
        "family": "Kulkami",
        "given": "C."
      },
      {
        "family": "Omns",
        "given": "T."
      }
    ],
    "citation-number": [
      "15."
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Marcel Dekker"
    ],
    "title": [
      "Data Transfer and Storage (DTS) architecture issues and exploration in multimedia processors”"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Corre",
        "given": "G."
      },
      {
        "family": "Senn",
        "given": "E."
      },
      {
        "family": "Bornel",
        "given": "P."
      },
      {
        "family": "Julien",
        "given": "N."
      },
      {
        "family": "Martin",
        "given": "E."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proceedings of International Conference on Hardware/Software Codesign and System Synthesis"
    ],
    "date": [
      "2004",
      "2004"
    ],
    "location": [
      "CODES+ISSS"
    ],
    "pages": [
      "42–47,"
    ],
    "title": [
      "Memory accesses management during high level synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bomel",
        "given": "P."
      },
      {
        "family": "Martin",
        "given": "E."
      },
      {
        "family": "Boutillon",
        "given": "E."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proceedings of the Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "896–897,"
    ],
    "title": [
      "Synchronization processor synthesis for latency insensitive systems”"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Coussy",
        "given": "P."
      },
      {
        "family": "Casseau",
        "given": "E."
      },
      {
        "family": "Bomel",
        "given": "P."
      },
      {
        "family": "Baganne",
        "given": "A."
      },
      {
        "family": "Martin",
        "given": "E."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "29–53,"
    ],
    "title": [
      "A formal method for hardware IP design and integration under I/O and timing constraints”"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Carloni",
        "given": "L.P."
      },
      {
        "family": "McMillan",
        "given": "K.L."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "18,"
    ],
    "title": [
      "Theory of latencyinsensitive design"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "citation-number": [
      "20."
    ],
    "date": [
      "2005"
    ],
    "edition": [
      "editions"
    ],
    "publisher": [
      "International Technology Roadmap for Semiconductors ITRS"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Carloni",
        "given": "L.P."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "Special Issue on Systems on Chip,"
    ],
    "pages": [
      "12,"
    ],
    "title": [
      "Coping with latency in SoC design"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Singh",
        "given": "M."
      },
      {
        "family": "Theobald",
        "given": "M."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proceedings of the Design Automation and Test in Europe Conference (DATE’04"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "Paris"
    ],
    "title": [
      "Generalized latency-insensitive systems for single-clock and multi-clock architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Casu",
        "given": "M.R."
      },
      {
        "family": "Macchiarulo",
        "given": "L."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Proceedings of the Design and Automation Conference (DAC’04"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "San Diego"
    ],
    "title": [
      "A New Approach to Latency Insensitive Design"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "24."
    ],
    "publisher": [
      "Sundance Mu1ti-Processor Technology"
    ],
    "type": "book",
    "url": [
      "http://www.sundance.com"
    ]
  },
  {
    "author": [
      {
        "family": "Viterbi",
        "given": "A.J."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Transactions on Information Theory"
    ],
    "date": [
      "1967"
    ],
    "pages": [
      "260–269,"
    ],
    "title": [
      "Error bounds for convolutional codes and an asymptotically optimum decoding algorithm”"
    ],
    "type": "article-journal",
    "volume": [
      "IT-13"
    ]
  },
  {
    "author": [
      {
        "family": "Auge",
        "given": "I."
      },
      {
        "family": "Petrot",
        "given": "F."
      },
      {
        "family": "Donnet",
        "given": "F."
      },
      {
        "family": "Gomez",
        "given": "P."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1811–1826"
    ],
    "title": [
      "Platform-based design from parallel C specifications"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Transactions on Computer"
    ],
    "date": [
      "1986"
    ],
    "title": [
      "Graph-based algorithms for boolean function manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "C-35(8):677–691"
    ]
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "85–93"
    ],
    "title": [
      "Path-based scheduling for synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "E.-S."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Technical Report ICS-TR-96-49,"
    ],
    "publisher": [
      "UC Irvine"
    ],
    "title": [
      "A connection-oriented binding model for binding algorithms"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. of the Asia and South Pacific Design Automation Conf"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "68–73,"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Register binding and port assignment for multiplexer optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coussy",
        "given": "P."
      },
      {
        "family": "Corre",
        "given": "G."
      },
      {
        "family": "Bomel",
        "given": "P."
      },
      {
        "family": "Senn",
        "given": "E."
      },
      {
        "family": "Martin",
        "given": "E."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. of the Int. Symp. on Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Kobe, Japan"
    ],
    "pages": [
      "680–683,"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "High-level synthesis under I/O timing and memory constraints"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Darte",
        "given": "A."
      },
      {
        "family": "Quinson",
        "given": "C."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. of the 18th Int. Conf. on Application-specific Systems, Architectures and Processors"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Montreal, Canada"
    ],
    "pages": [
      "219–224,"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Scheduling register-allocated codes in user-guided highlevel synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Donnet",
        "given": "F."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "PhD, Universite Pierre et Marie Curie"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Paris VI"
    ],
    "title": [
      "Synthese de haut niveau controlee par l’utilisateur"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dwivedi",
        "given": "B.K."
      },
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "family": "Stravers",
        "given": "P."
      },
      {
        "family": "Balakrishnan",
        "given": "M."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "Proc. of the 9th Int. Symp. on Hardware/Software Codesign"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Copenhagen, Denmark"
    ],
    "pages": [
      "92–97,"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Exploring design space of parallel realizations: Mpeg-2 decoder case study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D.D."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Wu",
        "given": "Allen C.-H."
      },
      {
        "family": "Lin",
        "given": "S.Y.-L."
      }
    ],
    "citation-number": [
      "10."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Berlin Heidelberg New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "High-Level Synthesis: Introduction to Chip and System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Graham",
        "given": "R.L."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Journal of Applied Mathematics"
    ],
    "date": [
      "1969"
    ],
    "pages": [
      "416–429"
    ],
    "title": [
      "Bounds on multiprocessing timing anomalies"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Gray",
        "given": "C.T."
      },
      {
        "family": "Liu",
        "given": "W."
      },
      {
        "family": "Cavin",
        "given": "R.K.",
        "suffix": "III"
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "987–1004"
    ],
    "title": [
      "Timing constraints for wave-pipelined systems"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Guillou",
        "given": "A.-C."
      },
      {
        "family": "Quinton",
        "given": "P."
      },
      {
        "family": "Risset",
        "given": "T."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Proc. of the Int. Conf. on Application-Specific Systems, Architectures, and Processors"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "40–50"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Hardware synthesis for multi-dimensional time"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "S.-H."
      },
      {
        "family": "Cheng",
        "given": "C.-H."
      },
      {
        "family": "Nieh",
        "given": "Y.-T."
      },
      {
        "family": "Yu",
        "given": "W.-C."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "Proc. of the Design Automation Conf"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "439–444,"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Register binding for clock period minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ko",
        "given": "M.-Y."
      },
      {
        "family": "Zissulescu",
        "given": "C."
      },
      {
        "family": "Puthenpurayil",
        "given": "S."
      },
      {
        "family": "Bhattacharyya",
        "given": "S.S."
      },
      {
        "family": "Kienhuis",
        "given": "B."
      },
      {
        "family": "Deprettere",
        "given": "E.F."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Signal Processing"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "3126–3138"
    ],
    "title": [
      "Parameterized loop schedules for compact representation of execution sequences in dsp hardware and software implementation"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Loeffler",
        "given": "C."
      },
      {
        "family": "Ligtenberg",
        "given": "A."
      },
      {
        "family": "Moschytz",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Proc. of the Int. Conf. on Acoustics, Speech and Signal Processing"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Glasgow, UK"
    ],
    "pages": [
      "988–991,"
    ],
    "title": [
      "Practical fast 1-D DCT algorithms with 11 multiplications"
    ],
    "type": "paper-conference",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "E."
      },
      {
        "family": "Sentieys",
        "given": "O."
      },
      {
        "family": "Dubois",
        "given": "H."
      },
      {
        "family": "Philippe",
        "given": "J.-L."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Proc. of the European Design Automation Conf"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "14–19"
    ],
    "title": [
      "An architectural synthesis tool for dedicated signal processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Michel",
        "given": "P."
      },
      {
        "family": "Lauter",
        "given": "U."
      },
      {
        "family": "Duzy",
        "given": "P."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Dordrecht"
    ],
    "pages": [
      "151–154"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "The synthesis approach to digital system design, chapter 6"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "De G."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "pages": [
      "441"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits, chapter 9"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Pangrle",
        "given": "B.M."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1098–1112"
    ],
    "title": [
      "Design tools for intelligent silicon compilation"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Parameswaran",
        "given": "S."
      },
      {
        "family": "Jha",
        "given": "P."
      },
      {
        "family": "Dutt",
        "given": "N."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. of the 2nd Conf. on Computer Hardware Description Languages and Their Applications"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "111–117"
    ],
    "publisher": [
      "IFIP"
    ],
    "title": [
      "Resynthesizing controllers for minimum execution time"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "661–679"
    ],
    "title": [
      "Force-directed scheduling for the behavioral synthesis of asics"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Srivastava",
        "given": "A."
      },
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "family": "Chen",
        "given": "C."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "42–51"
    ],
    "title": [
      "Timing driven gate duplication"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Toi",
        "given": "T."
      },
      {
        "family": "Nakamura",
        "given": "N."
      },
      {
        "family": "Kato",
        "given": "Y."
      },
      {
        "family": "Awashima",
        "given": "T."
      },
      {
        "family": "Wakabayashi",
        "given": "K."
      },
      {
        "family": "Jing",
        "given": "L."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. of the Int. Conf. on Computer Aided Design"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "702–708,"
    ],
    "publisher": [
      "ACM"
    ],
    "title": [
      "Highlevel synthesis challenges and solutions for a dynamically reconfigurable processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meerbergen",
        "given": "J.L.",
        "particle": "van"
      },
      {
        "family": "Lippens",
        "given": "P.E.R."
      },
      {
        "family": "Verhaegh",
        "given": "W.F.J."
      },
      {
        "family": "Werf",
        "given": "A.",
        "particle": "van der"
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1–2"
    ],
    "pages": [
      "89–104"
    ],
    "title": [
      "Phideo: High-level synthesis for high throughput applications"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proc. of the 36th Design Automation Conf"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "New Orleans, LA"
    ],
    "pages": [
      "219–224,"
    ],
    "title": [
      "Soft scheduling in high level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A.V."
      },
      {
        "family": "Sethi",
        "given": "R."
      },
      {
        "family": "Ullman",
        "given": "J.D."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Compilers: Principles, Techniques and Tools"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Benedetti",
        "given": "K."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "34th Asilomar Conference on Signals, Systems and Computers"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Bit-width optimization for configurable dsps by multi-interval analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bouganis",
        "given": "C.-S."
      },
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "13–22"
    ],
    "title": [
      "A novel 2d filter design methodology for heterogeneous devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "G.A."
      },
      {
        "family": "Woeginger",
        "given": "G.J."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Applied Mathematics Letters"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "137–140"
    ],
    "title": [
      "The complexity of multilple wordlength assignment"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "George A."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Perturbation analysis for word-length optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "C.-S. Bouganis and G.A. Constantinides 6. Constantinides, George A., Cheung, Peter Y. K., and Luk, Wayne"
      }
    ],
    "citation-number": [
      "214"
    ],
    "container-title": [
      "10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "219–228"
    ],
    "title": [
      "Optimum wordlength allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Constantinides",
        "given": "George A."
      },
      {
        "family": "Cheung",
        "given": "Peter Y.K."
      },
      {
        "family": "Luk",
        "given": "Wayne"
      }
    ],
    "citation-number": [
      "7."
    ],
    "date": [
      "2004"
    ],
    "edition": [
      "1st"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Synthesis and Optimization of DSP Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Dempster",
        "given": "A."
      },
      {
        "family": "Macleod",
        "given": "M.D."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Trans. Circuits Systems"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "569–577"
    ],
    "title": [
      "Use of minimum-adder multiplier blocks in FIR digital filters"
    ],
    "type": "article-journal",
    "volume": [
      "42"
    ]
  },
  {
    "author": [
      {
        "family": "Fletcher",
        "given": "R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1981"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Constraint Optimization. Wiley"
    ],
    "title": [
      "Practical Methods of Optimization"
    ],
    "type": "book",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Kum",
        "given": "K."
      },
      {
        "family": "Sung",
        "given": "W."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transactions on Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1455–1464"
    ],
    "title": [
      "Fixed-point optimization utility for C and C++ based digital signal processing programs"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Koren",
        "given": "Israel"
      }
    ],
    "citation-number": [
      "11."
    ],
    "date": [
      "2002"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "New Jersey"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Computer Arithmetic Algorithms"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "E.A."
      },
      {
        "family": "Messerschmitt",
        "given": "D.G."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Proceedings"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "9"
    ],
    "title": [
      "Synchronous data flow"
    ],
    "type": "article-journal",
    "volume": [
      "75"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "B."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Circuit Theory"
    ],
    "date": [
      "1971"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "670–677"
    ],
    "title": [
      "Effect of finite word length on the accuracy of digital filters – a review"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "Sanjit K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "3rd"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Digital Signal Processing: A Computer-Based Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Oppenheim",
        "given": "A.V."
      },
      {
        "family": "Schafer",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Proceedings"
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "957–976"
    ],
    "title": [
      "Effects of finite register length in digital filtering and the fast fourier transform"
    ],
    "type": "article-journal",
    "volume": [
      "60"
    ]
  },
  {
    "author": [
      {
        "family": "Pasko",
        "given": "R."
      },
      {
        "family": "Schaumont",
        "given": "P."
      },
      {
        "family": "Derudder",
        "given": "V."
      },
      {
        "family": "Vernalde",
        "given": "S."
      },
      {
        "family": "Durackova",
        "given": "D."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "58–68"
    ],
    "title": [
      "A new algorithm for elimination of common subexpressions"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Sedra",
        "given": "A.S."
      },
      {
        "family": "Smith",
        "given": "K.C."
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Saunders, New York"
    ],
    "title": [
      "Microelectronic Circuits"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Wakerly",
        "given": "John F."
      }
    ],
    "citation-number": [
      "18."
    ],
    "date": [
      "2006"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "Upper Saddle River, NJ"
    ],
    "publisher": [
      "Pearson Education"
    ],
    "title": [
      "Digital Design Principles and Practices"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1994-05"
    ],
    "genre": [
      "Technical report,"
    ],
    "publisher": [
      "Stanford University"
    ],
    "title": [
      "Suif: An Infrastructure for Research on Parallelizing and Optimizing Compilers"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Auge",
        "given": "I."
      },
      {
        "family": "Petrot",
        "given": "F."
      },
      {
        "family": "Donnet",
        "given": "F."
      },
      {
        "family": "Gomez",
        "given": "P."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1811–1826"
    ],
    "title": [
      "Platform-Based Design From Parallel C Specifications"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bastoul",
        "given": "C."
      },
      {
        "family": "Cohen",
        "given": "A."
      },
      {
        "family": "Girbal",
        "given": "S."
      },
      {
        "family": "Sharma",
        "given": "S."
      },
      {
        "family": "Temam",
        "given": "O."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "LCPC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "209–225,"
    ],
    "title": [
      "Putting Polyhedral Loop Transformations to Work"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Blue",
        "given": "Critical"
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Boosting Software Processing Performance With Coprocessor Synthesis"
    ],
    "type": null,
    "url": [
      "http://www.criticalblue.com."
    ]
  },
  {
    "author": [
      {
        "family": "Boulet",
        "given": "P."
      }
    ],
    "citation-number": [
      "5."
    ],
    "date": [
      "2007-02"
    ],
    "genre": [
      "Research Report 6113,"
    ],
    "publisher": [
      "INRIA"
    ],
    "title": [
      "Array-OL Revisited, Multidimensional Intensive Signal Processing Specification"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Bednara",
        "given": "M."
      },
      {
        "family": "Teich",
        "given": "J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Journal of Supercomputer"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "149–165"
    ],
    "title": [
      "Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Jiang",
        "given": "W."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "International SOC Conference"
    ],
    "date": [
      "2006"
    ],
    "pages": [
      "199–202"
    ],
    "publisher": [
      "IEEE"
    ],
    "title": [
      "Platform-Based Behavior-Level and System-Level Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cachera",
        "given": "D."
      },
      {
        "family": "Morin-Allory",
        "given": "K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Transaction on Embedded Computing Systems"
    ],
    "date": [
      "2005-05"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "228–266"
    ],
    "title": [
      "Verification of Safety Properties for Parameterized Regular Systems"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Wuytack",
        "given": "S."
      },
      {
        "family": "Greef",
        "given": "E.",
        "particle": "De"
      },
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Nachtergaele",
        "given": "L."
      },
      {
        "family": "Vandecappelle",
        "given": "A."
      }
    ],
    "citation-number": [
      "9."
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Custom Memory Management Methodology"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Demeure",
        "given": "A."
      },
      {
        "family": "Gallo",
        "given": "Y.Del"
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "SAME 98"
    ],
    "date": [
      "1998-10"
    ],
    "title": [
      "An Array Approach for Signal Processing Design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Derrien",
        "given": "S."
      },
      {
        "family": "Quinton",
        "given": "P."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "ASAP07"
    ],
    "date": [
      "2007-07"
    ],
    "location": [
      "Montreal, Quebec"
    ],
    "pages": [
      "10–17,"
    ],
    "title": [
      "Parallezing HMMER for Hardware Acceleration on FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dinechin",
        "given": "F.Dupont",
        "particle": "de"
      },
      {
        "family": "Quinton",
        "given": "P."
      },
      {
        "family": "Risset",
        "given": "T."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "Int. Conf. on Massively Parallel Programming Models"
    ],
    "date": [
      "1995-10"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "title": [
      "Structuration of the Alpha Language"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Derrien",
        "given": "S."
      },
      {
        "family": "Rajopadhye",
        "given": "S.V."
      },
      {
        "family": "Sur-Kolay",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "ISSS’01 : Proceedings of the International Symposium on System Synthesis"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "165–170,"
    ],
    "title": [
      "Combined Instruction and Loop Parallelism in Array Synthesis for FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Darte",
        "given": "A."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Rau",
        "given": "B.R."
      },
      {
        "family": "Vivien",
        "given": "F."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "ACM Trans. Des. Autom. Electron. Syst"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "159–172"
    ],
    "title": [
      "Constructing and Exploiting Linear Schedules with Prescribed Parallelism"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Darte",
        "given": "A."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Villard",
        "given": "G."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1242–1257"
    ],
    "title": [
      "Lattice-Based Memory Allocation"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "Int. J. Parallel Programming"
    ],
    "date": [
      "1991-02"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–53"
    ],
    "title": [
      "Dataflow Analysis of Array and Scalar References"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Feautrier",
        "given": "P."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "Int. J. of Parallel Programming"
    ],
    "date": [
      "1992-10"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "Some Efficient Solutions to the Affine Scheduling Problem, Part I, One Dimensional Time"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "citation-number": [
      "18."
    ],
    "title": [
      "Forte Design Systems. Cynthesizer Closes the ESL-to-Silicon Gap"
    ],
    "type": null,
    "url": [
      "http://www.forteds.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "S."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "19."
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Griebl",
        "given": "M."
      },
      {
        "family": "Lengauer",
        "given": "C."
      }
    ],
    "citation-number": [
      "20."
    ],
    "collection-title": [
      "of Konferenzen des Forschungszentrums Julich"
    ],
    "container-title": [
      "Proceedings of Sixth Workshop on Compilers for Parallel Computers"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Gerndt",
        "given": "M."
      }
    ],
    "location": [
      "Forschungszentrum Julich"
    ],
    "pages": [
      "311–320"
    ],
    "title": [
      "The Loop Parallelizer LooPo"
    ],
    "type": "paper-conference",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Irigoin",
        "given": "F."
      },
      {
        "family": "Jouvelot",
        "given": "P."
      },
      {
        "family": "Triolet",
        "given": "R."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "ACM International Conference on Supercomputing, ICS’91"
    ],
    "date": [
      "1991-06"
    ],
    "location": [
      "Cologne"
    ],
    "title": [
      "Semantical Interprocedural Parallelization: An Overview of the PIPS Project"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kudlur",
        "given": "M."
      },
      {
        "family": "Fan",
        "given": "K."
      },
      {
        "family": "Mahlke",
        "given": "S."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "CODES+ISSS ’06: Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "New York, NY, USA",
      "New York"
    ],
    "pages": [
      "270–275,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Streamroller: Automatic Synthesis of Prescribed Throughput Accelerator Pipelines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lengauer",
        "given": "C."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "CONCUR’93, Lecture Notes in Computer Science 715"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "family": "Best",
        "given": "E."
      }
    ],
    "location": [
      "Berlin Heidelberg New York"
    ],
    "pages": [
      "398–416"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Loop Parallelization in the Polytope Model"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Loechner",
        "given": "V."
      },
      {
        "family": "Meister",
        "given": "B."
      },
      {
        "family": "Clauss",
        "given": "P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "The Journal of Supercomputing"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "37–76"
    ],
    "title": [
      "Precise Data Locality Optimization of Nested Loops"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Moldovan",
        "given": "D.I."
      },
      {
        "family": "Fortes",
        "given": "J.A.B."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "IEEE Transactons on Computers"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–12"
    ],
    "title": [
      "Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Mozipo",
        "given": "A."
      },
      {
        "family": "Massicotte",
        "given": "D."
      },
      {
        "family": "Quinton",
        "given": "P."
      },
      {
        "family": "Risset",
        "given": "T."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "International Conference on Parallel Computing in Electrical Engineering (PARELEC 98"
    ],
    "date": [
      "1998-09"
    ],
    "location": [
      "Bialystok, Poland"
    ],
    "pages": [
      "201–206,"
    ],
    "title": [
      "Automatic Synthesis of a Parallel Architecture for Kalman Filtering using MMAlpha"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nikolov",
        "given": "H."
      },
      {
        "family": "Stefanov",
        "given": "T."
      },
      {
        "family": "Deprettere",
        "given": "E."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "16th International Conference on Field Programmable Logic and Applications (FPL’06"
    ],
    "date": [
      "2006-08"
    ],
    "location": [
      "Madrid, Spain"
    ],
    "pages": [
      "323–328,"
    ],
    "title": [
      "Efficient Automated Synthesis, Programming, and Implementation of Multi-Processor Platforms on FPGA Chips"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Quinton",
        "given": "P."
      },
      {
        "family": "Dongen",
        "given": "V.",
        "particle": "Van"
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "The Journal of VLSI Signal Processing"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "95–113"
    ],
    "title": [
      "The Mapping of Linear Recurrence Equations on Regular Arrays"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "29."
    ],
    "date": [
      "2001-10"
    ],
    "title": [
      "PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Rau",
        "given": "B.R."
      },
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Mahlke",
        "given": "S."
      },
      {
        "family": "Abraham",
        "given": "S."
      },
      {
        "family": "Snider",
        "given": "G."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "ASAP’00: Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Washington, DC, USA",
      "Washington, DC"
    ],
    "pages": [
      "113,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "High-Level Synthesis of Nonprogrammable Hardware Accelerators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sentieys",
        "given": "O."
      },
      {
        "family": "Diguet",
        "given": "J.P."
      },
      {
        "family": "Philippe",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "European Design Automation Conference"
    ],
    "date": [
      "2000-09"
    ],
    "note": [
      "University booth stand."
    ],
    "title": [
      "GAUT: A High Level Synthesis Tool Dedicated to Real Time Signal Processing Application"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stefanov",
        "given": "T."
      },
      {
        "family": "Zissulescu",
        "given": "C."
      },
      {
        "family": "Turjan",
        "given": "A."
      },
      {
        "family": "Kienhuis",
        "given": "B."
      },
      {
        "family": "Deprettere",
        "given": "E."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "DATE ’04: Proceedings of the Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Washington, DC, USA",
      "Washington, DC"
    ],
    "pages": [
      "10340,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "System Design Using Kahn Process Networks: The Compaan/Laura Approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Turjan",
        "given": "A."
      },
      {
        "family": "Kienhuis",
        "given": "B."
      },
      {
        "family": "Deprettere",
        "given": "E.F."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "International Conference on Compilers, Architecture, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "220–229,"
    ],
    "title": [
      "Translating Affine Nested-Loop Programs to Process Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "M."
      }
    ],
    "citation-number": [
      "34."
    ],
    "date": [
      "1990-08"
    ],
    "genre": [
      "Technical Report CSE 90-014,"
    ],
    "publisher": [
      "Oregon Graduate Institute"
    ],
    "title": [
      "A Loop Restructuring Research Tool"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Aarts",
        "given": "E."
      },
      {
        "family": "Korst",
        "given": "J."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1989"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Simulated Annealing and Boltzmann Machines: A Stochastic Approach to Combinatorial Optimization and Neural Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Adam",
        "given": "T.L."
      },
      {
        "family": "Chandy",
        "given": "K.M."
      },
      {
        "family": "Dickson",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1974"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "685–690"
    ],
    "title": [
      "A comparison of list schedules for parallel processing systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Aigner",
        "given": "G."
      },
      {
        "family": "Diwan",
        "given": "A."
      },
      {
        "family": "Heine",
        "given": "D.L."
      },
      {
        "family": "Moore",
        "given": "M.S.L.D.L."
      },
      {
        "family": "Murphy",
        "given": "B.R."
      },
      {
        "family": "Sapuntzakis",
        "given": "C."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "Computer Systems Laboratory, Stanford University"
    ],
    "title": [
      "The Basic SUIF Programming Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Aleta",
        "given": "A."
      },
      {
        "family": "Codina",
        "given": "J.M."
      },
      {
        "family": "G.",
        "given": "Antonio"
      },
      {
        "family": "S",
        "given": "Jesus"
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Proceedings of the 34th Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Graph-Partitioning Based Instruction Scheduling for ClusteredProcessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Auyeung",
        "given": "A."
      },
      {
        "family": "Gondra",
        "given": "I."
      },
      {
        "family": "Dai",
        "given": "H.K."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Advances in Soft Computing: Intelligent Systems Design and Applications"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Berlin Heidelberg New York"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Integrating random ordering into multiheuristic list scheduling genetic algorithm"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Beaty",
        "given": "Steve J."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proceedings of the International Conference on Artificial Neural Networks and Genetic Algorithms"
    ],
    "date": [
      "1993"
    ],
    "title": [
      "Genetic algorithms versus tabu search for instruction scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beaty",
        "given": "Steven J."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proceedings of the 24th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "1991"
    ],
    "title": [
      "Genetic algorithms and instruction scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bernstein",
        "given": "D."
      },
      {
        "family": "Rodeh",
        "given": "M."
      },
      {
        "family": "Gertner",
        "given": "I."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1308–1313"
    ],
    "title": [
      "On the Complexity of Scheduling Problems for Parallel/PipelinedMachines"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "others": true
      },
      {
        "family": "McFarland",
        "given": "C."
      },
      {
        "family": "M.",
        "given": "Parker"
      },
      {
        "family": "C.",
        "given": "A."
      },
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "254"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "9",
      "301–318"
    ],
    "title": [
      "The high-level synthesis of digital systems"
    ],
    "type": "paper-conference",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "IEEE Transaction on Computer-Aided Design"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "85–93"
    ],
    "title": [
      "Path-based scheduling for synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Chaudhuri",
        "given": "S."
      },
      {
        "family": "Blythe",
        "given": "S.A."
      },
      {
        "family": "Walker",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "IEEE Transactions on very Large Scale Integratioin Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "69–81"
    ],
    "title": [
      "A solution methodology for exact design space exploration in a three-dimensional design space"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "citation-number": [
      "12."
    ],
    "date": [
      "1999"
    ],
    "editor": [
      {
        "family": "Corne",
        "given": "D."
      },
      {
        "family": "Dorigo",
        "given": "M."
      },
      {
        "family": "Glover",
        "given": "F."
      }
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "New Ideas in Optimization"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Deneubourg",
        "given": "J.L."
      },
      {
        "family": "Goss",
        "given": "S."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "Ethology, Ecology and Evolution"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "295–311"
    ],
    "title": [
      "Collective Patterns and Decision Making"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Dick",
        "given": "R.P."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE/ACM Conference on Computer Aided Design"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "522–529"
    ],
    "title": [
      "MOGAC: A Multiobjective Genetic Algorithm for the Co-Synthesis of Hardware-Software Embedded Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dorigo",
        "given": "M."
      },
      {
        "family": "Maniezzo",
        "given": "V."
      },
      {
        "family": "Colorni",
        "given": "A."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "IEEE Transactions on Systems, Man and Cybernetics, Part-B"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "29–41"
    ],
    "title": [
      "Ant System: Optimization by a Colony of Cooperating Agents"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Dutta",
        "given": "R."
      },
      {
        "family": "Roy",
        "given": "J."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "DAC ’92"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "644–650"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Distributed design-space exploration for high-level synthesis systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "ExpressDFG"
      }
    ],
    "citation-number": [
      "17."
    ],
    "date": [
      "2006"
    ],
    "title": [
      "ExpressDFG benchmark web site"
    ],
    "type": null,
    "url": [
      "http://express.ece.ucsb.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Grajcar",
        "given": "M."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Genetic List Scheduling Algorithm for Scheduling and Allocationon a Loosely Coupled Heterogeneous Multiprocessor System"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gutjahr",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Information Processing Letters"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "145–153"
    ],
    "title": [
      "Aco algorithms with guaranteed convergence to the optimal solution"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Heijligers",
        "given": "M."
      },
      {
        "family": "Jess",
        "given": "J."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "International Conference on Evolutionary Computation"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Perth, Australia"
    ],
    "pages": [
      "56–61,"
    ],
    "title": [
      "High-level synthesis scheduling and allocation using genetic algorithms based on constructive topological scheduling techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heijligers",
        "given": "M.J.M."
      },
      {
        "family": "Cluitmans",
        "given": "L.J.M."
      },
      {
        "family": "Jess",
        "given": "J.A.G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "11"
    ],
    "title": [
      "High-level synthesis scheduling and allocation using genetic algorithms"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Operations Research"
    ],
    "date": [
      "1961"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "841–848"
    ],
    "title": [
      "Parallel sequencing and assembly line problems"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Kennedy",
        "given": "K."
      },
      {
        "family": "Allen",
        "given": "R."
      }
    ],
    "citation-number": [
      "23."
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Optimizing Compilers for Modern Architectures: A Dependence-basedApproach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kernighan",
        "given": "B.W."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Bell System Technical Journal"
    ],
    "date": [
      "1970"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "291–307"
    ],
    "title": [
      "An efficient heuristic procedure for partitioning graphs"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Kolisch",
        "given": "R."
      },
      {
        "family": "Hartmann",
        "given": "S."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Project Scheduling: Recent Models, Algorithms and Applications"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Dordrecht"
    ],
    "publisher": [
      "Kluwer Academic"
    ],
    "title": [
      "Heuristic algorithms for solving the resourceconstrained project scheduling problem: classification and computational analysis"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Mediabench: A tool for evaluating and synthesizing multimedia and communications systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-H."
      },
      {
        "family": "Hsu",
        "given": "Y.-C."
      },
      {
        "family": "Lin",
        "given": "Y.-L."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proceedings of ICCAD-89"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "pages": [
      "20–23,"
    ],
    "title": [
      "A new integer linear programming formulation for the scheduling problem in data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "Y.-L."
      }
    ],
    "citation-number": [
      "28."
    ],
    "container-title": [
      "ACM Transactions on Design of Automation of Electronic Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "2–21"
    ],
    "title": [
      "Recent developments in high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Madsen",
        "given": "J."
      },
      {
        "family": "Grode",
        "given": "J."
      },
      {
        "family": "Knudsen",
        "given": "P.V."
      },
      {
        "family": "Petersen",
        "given": "M.E."
      },
      {
        "family": "Haxthausen",
        "given": "A."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "125–63"
    ],
    "title": [
      "LYCOS: The Lyngby Co-Synthesis System"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Memik",
        "given": "S.O."
      },
      {
        "family": "Bozorgzadeh",
        "given": "E."
      },
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "given": "MajidSarrafzadeh"
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A super-scheduler for embedded reconfigurable systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.De"
      }
    ],
    "citation-number": [
      "31."
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Palesi",
        "given": "M."
      },
      {
        "family": "Givargis",
        "given": "T."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proceedings of the Tenth International Symposium on Hardware/Software-Codesign"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Multi-Objective Design Space Exploration Using GeneticAlgorithms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Park",
        "given": "I.-C."
      },
      {
        "family": "Kyung",
        "given": "C.-M."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "DAC ’91: Proceedings of the 28th conference on ACM/IEEE design automation"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "680–685"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Fast and near optimal scheduling in automatic data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "24th ACM/IEEE Conference Proceedings on Design Automation Conference"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Force-directed scheduling in automatic data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "661–679"
    ],
    "title": [
      "Force-directed scheduling for the behavioral synthesis of asic’s"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Poplavko",
        "given": "P."
      },
      {
        "family": "Eijk",
        "given": "C.A.J.",
        "particle": "van"
      },
      {
        "family": "Basten",
        "given": "T."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "Proceedings of 11th Workshop on Circuits, Systems and Signal Processing(ProRISC2000"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "447–453"
    ],
    "title": [
      "Constraint analysis and heuristic scheduling methods"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Schutten",
        "given": "J.M.J."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Operation Research Letter"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "167–170"
    ],
    "title": [
      "List scheduling revisited"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "citation-number": [
      "38."
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "National Technology Roadmap for Semiconductors"
    ],
    "title": [
      "Semiconductor Industry Association"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sharma",
        "given": "A."
      },
      {
        "family": "Jain",
        "given": "R."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "349–354"
    ],
    "title": [
      "Insyn: Integrated scheduling for dsp applications"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "21–35"
    ],
    "title": [
      "Dynamic instruction scheduling and the astronautics ZS-1"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "M.D."
      },
      {
        "family": "Holloway",
        "given": "G."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Division of Engineering and Applied Sciences"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Harvard University"
    ],
    "title": [
      "An Introduction to Machine SUIF and Its Portable Librariesfor Analysis and Optimization"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stutzle",
        "given": "T."
      },
      {
        "family": "Hoos",
        "given": "H.H."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "Future Generation Computer Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "889–914"
    ],
    "title": [
      "MAX–MIN Ant System"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Sweany",
        "given": "P.H."
      },
      {
        "family": "Beaty",
        "given": "S.J."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proceedings of 3rd International Conference on Massively Parallel Computing Systems"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Instruction scheduling using simulated annealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Topcuouglu",
        "given": "H."
      },
      {
        "family": "Hariri",
        "given": "S."
      },
      {
        "family": "Wu",
        "given": "M.",
        "particle": "you"
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "260–274"
    ],
    "title": [
      "Performance-effective and low-complexity task scheduling for heterogeneous computing"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Verhaegh",
        "given": "W.F.J."
      },
      {
        "family": "Aarts",
        "given": "E.H.L."
      },
      {
        "family": "Korst",
        "given": "J.H.M."
      },
      {
        "family": "Lippens",
        "given": "P.E.R."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "EURO-DAC ’91: Proceedings of the Conference on European Design Automation"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "430–435"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Improved force-directed scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Verhaegh",
        "given": "W.F.J."
      },
      {
        "family": "Lippens",
        "given": "P.E.R."
      },
      {
        "family": "Aarts",
        "given": "E.H.L."
      },
      {
        "family": "Korst",
        "given": "J.H.M."
      },
      {
        "family": "Werf",
        "given": "A.",
        "particle": "van der"
      },
      {
        "family": "Meerbergen",
        "given": "J.L.",
        "particle": "van"
      }
    ],
    "citation-number": [
      "46."
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Efficiency improvements for force-directed scheduling"
    ],
    "type": null
  },
  {
    "container-title": [
      "ICCAD ’92: Proceedings of the 1992 IEEE/ACM international Conference on Computer-Aided Design"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "pages": [
      "286–291"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "family": "Gong",
        "given": "W."
      },
      {
        "family": "DeRenzi",
        "given": "B."
      },
      {
        "family": "Kastner",
        "given": "R."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "IEEE Transactions of Computer-Aided Design of Integrated Circuits and Systems (TCAD"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1010–1029"
    ],
    "title": [
      "Ant Scheduling Algorithms for Resource and Timing Constrained Operation Scheduling"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "family": "Gong",
        "given": "W."
      },
      {
        "family": "Kastner",
        "given": "R."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "15th International Conference on Parallel and Distributed Computing and Systems"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "439–444"
    ],
    "title": [
      "A New Approach for Task Level Computational ResourceBi-partitioning"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "family": "Gong",
        "given": "W."
      },
      {
        "family": "Kastner",
        "given": "R."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "13th International Workshop on Logic and Synthesis"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "04"
    ],
    "title": [
      "System level partitioning for programmable platforms using the ant colony optimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "G."
      },
      {
        "family": "Gong",
        "given": "W."
      },
      {
        "family": "Kastner",
        "given": "R."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "15th ACM Great Lakes Symposium on VLSI"
    ],
    "date": [
      "2005",
      "2005"
    ],
    "title": [
      "Instruction scheduling using MAX–MIN ant optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wiangtong",
        "given": "T."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "425–49"
    ],
    "title": [
      "Comparing Three Heuristic Search Methods for FunctionalPartitioning in Hardware-Software Codesign"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Baugh",
        "given": "C.R."
      },
      {
        "family": "Wooley",
        "given": "B.A."
      }
    ],
    "citation-number": [
      "1."
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1973"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1045–1047"
    ],
    "title": [
      "A Two’s Complement Parallel Array Multiplication Algorithm”"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Molina",
        "given": "M.C."
      },
      {
        "family": "Mendıas",
        "given": "J.M."
      },
      {
        "family": "Hermida",
        "given": "R."
      }
    ],
    "citation-number": [
      "2."
    ],
    "container-title": [
      "IEE Proceedings-Computers & Digital Techniques"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "321–329"
    ],
    "title": [
      "Behavioural Specifications Allocation to Minimise Bit Level Waste of Functional Units”"
    ],
    "type": "article-journal",
    "volume": [
      "150"
    ]
  },
  {
    "author": [
      {
        "family": "Molina",
        "given": "M.C."
      },
      {
        "family": "Ruiz-Sautua",
        "given": "R."
      },
      {
        "family": "Mendıas",
        "given": "J.M."
      },
      {
        "family": "Hermida",
        "given": "R."
      }
    ],
    "citation-number": [
      "3."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "31–46"
    ],
    "title": [
      "Bitwise Scheduling to Balance the Computational Cost of Behavioural Specifications”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "661–679"
    ],
    "title": [
      "Force-Directed Scheduling for the Behavioral Synthesis of ASICS”"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Ruiz-Sautua",
        "given": "R."
      },
      {
        "family": "Molina",
        "given": "M.C."
      },
      {
        "given": "J.M."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1589–1601"
    ],
    "title": [
      "Mendıas “Exploiting Bit-Level Delay Calculations in Behavioural Synthesis”"
    ],
    "type": "article-journal",
    "volume": [
      "26"
    ]
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "1."
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Kluwer, MA"
    ],
    "title": [
      "High Level VLSI Synthesis"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ku",
        "given": "D.C."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "2."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Kluwer, MA"
    ],
    "title": [
      "High Level Synthesis of ASICs Under Timing and Synchronization Constraints"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Wu",
        "given": "A."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "3."
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Kluwer, MA"
    ],
    "title": [
      "High-Level Synthesis: Introduction to Chip and System Design"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "4."
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Kluwer, MA"
    ],
    "title": [
      "High-Level Power Analysis and Optimization"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mehra",
        "given": "R."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "container-title": [
      "Proc. Int. Wkshp Low Power Design, Apr"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "197–202"
    ],
    "title": [
      "Behavioral level power estimation and exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dasgupta",
        "given": "A."
      },
      {
        "family": "Karri",
        "given": "R."
      }
    ],
    "citation-number": [
      "6."
    ],
    "container-title": [
      "Proc. Int. Symp. Low-Power Design, Apr"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Simultaneous scheduling and binding for power minimization during microarchitecture synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goodby",
        "given": "L."
      },
      {
        "family": "Orailoglu",
        "given": "A."
      },
      {
        "family": "Chau",
        "given": "P.M."
      }
    ],
    "citation-number": [
      "7."
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "1994-10"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Microarchitecture synthesis of performanceconstrained, low-power VLSI designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "1994-10"
    ],
    "pages": [
      "318–322"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Behavioral synthesis for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Mehra",
        "given": "R."
      },
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "9."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–31,"
    ],
    "title": [
      "Optimizing power using transformations"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "R.S."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "10."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1995-06"
    ],
    "title": [
      "Power profiler: Optimizing ASICs power consumption at the behavioral level"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J.M."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "11."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1995-06"
    ],
    "title": [
      "Register allocation and binding for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "N."
      },
      {
        "family": "Katkoori",
        "given": "S."
      },
      {
        "family": "Rader",
        "given": "L."
      },
      {
        "family": "Vemuri",
        "given": "R."
      }
    ],
    "citation-number": [
      "12."
    ],
    "container-title": [
      "IEEE Design Test"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "70–84,"
    ],
    "title": [
      "Profile-driven behavioral synthesis for lowpower VLSI systems"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "13."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1260–1277,"
    ],
    "title": [
      "SCALP: An iterative-improvement-based low-power data path synthesis system"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Khouri",
        "given": "K.S."
      },
      {
        "family": "Lakshminarayana",
        "given": "G."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "14."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1715–1729,"
    ],
    "title": [
      "High-level synthesis of low power controlflow intensive circuits"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Peixoto",
        "given": "H.P."
      },
      {
        "family": "Jacome",
        "given": "M.F."
      }
    ],
    "citation-number": [
      "15."
    ],
    "container-title": [
      "Proc. Great Lakes Symp"
    ],
    "date": [
      "2000-03"
    ],
    "pages": [
      "129–132"
    ],
    "publisher": [
      "VLSI"
    ],
    "title": [
      "A new technique for estimating lower bounds on latency for high level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Naffziger",
        "given": "S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "16."
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "197–209,"
    ],
    "title": [
      "The implementation of a 2-core, multi-threaded Itanium family processor"
    ],
    "type": "article-journal",
    "volume": [
      "41"
    ]
  },
  {
    "author": [
      {
        "family": "Khouri",
        "given": "K.S."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "17."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "876–885,"
    ],
    "title": [
      "Leakage power analysis and reduction during behavioral synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Gopalakrishnan",
        "given": "C."
      },
      {
        "family": "Katkoori",
        "given": "S."
      }
    ],
    "citation-number": [
      "18."
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "430–435"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "KnapBind: An area-efficient binding algorithm for lowleakage datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "X."
      },
      {
        "family": "Zhou",
        "given": "H."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "19."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2005-06"
    ],
    "pages": [
      "202–207"
    ],
    "title": [
      "Leakage power optimization with dual-Vth library in high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dal",
        "given": "D."
      },
      {
        "family": "Nunez",
        "given": "A."
      },
      {
        "family": "Mansouri",
        "given": "N."
      }
    ],
    "citation-number": [
      "20."
    ],
    "container-title": [
      "Proc. Int. Symp. Quality of Electronic Design"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "165–170"
    ],
    "title": [
      "Power islands: A high-level technique for counteracting leakage in deep sub-micron"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mukherjee",
        "given": "R."
      },
      {
        "family": "Memik",
        "given": "S.Ogrenci"
      },
      {
        "family": "Memik",
        "given": "G."
      }
    ],
    "citation-number": [
      "21."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2005-06"
    ],
    "title": [
      "Temperature-aware resource allocation and binding in high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ni",
        "given": "M."
      },
      {
        "family": "Memik",
        "given": "S.Ogrenci"
      }
    ],
    "citation-number": [
      "22."
    ],
    "container-title": [
      "Proc. Int. Conf. Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "297–302"
    ],
    "title": [
      "Thermal-induced leakage power optimization by redundant resource allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ohm",
        "given": "G.S."
      }
    ],
    "citation-number": [
      "23."
    ],
    "container-title": [
      "Die galvanische Kette: mathematisch bearbeitet"
    ],
    "date": [
      "1827"
    ],
    "title": [
      "The Galvanic circuit investigated mathematically"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Y."
      },
      {
        "family": "Zhu",
        "given": "C."
      },
      {
        "family": "Gu",
        "given": "Z.P."
      },
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Dick",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "24."
    ],
    "container-title": [
      "Proc. Int. Conf. Computer-Aided Design"
    ],
    "date": [
      "2006-11"
    ],
    "pages": [
      "575–582"
    ],
    "title": [
      "Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "M."
      },
      {
        "family": "Roy",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "25."
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "1996-10"
    ],
    "pages": [
      "72–77"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Optimal selection of supply voltages and level conversion during datapath scheduling under resource constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raje",
        "given": "S."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "26."
    ],
    "container-title": [
      "Proc. Int. Symp"
    ],
    "date": [
      "1995-08"
    ],
    "pages": [
      "9–14"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Variable voltage scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "27."
    ],
    "container-title": [
      "Proc. Int. Symp"
    ],
    "date": [
      "1996-08"
    ],
    "pages": [
      "157–162"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Energy minimization using multiple supply voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "others": true
      },
      {
        "family": "Hong",
        "given": "I."
      },
      {
        "family": "Kirovski",
        "given": "D."
      },
      {
        "family": "Qu",
        "given": "G."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Srivastava",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "296"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "28",
      "1702–1714,"
    ],
    "title": [
      "Power optimization of variable voltage core-based systems"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Helms",
        "given": "D."
      },
      {
        "family": "Meyer",
        "given": "O."
      },
      {
        "family": "Hoyer",
        "given": "M."
      },
      {
        "family": "Nebel",
        "given": "W."
      }
    ],
    "citation-number": [
      "29."
    ],
    "container-title": [
      "Proc. Int. Symp"
    ],
    "date": [
      "2007-08"
    ],
    "pages": [
      "153–158"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "Voltage- and ABB-island optimization in high level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Chang",
        "given": "Y."
      }
    ],
    "citation-number": [
      "30."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2007-06"
    ],
    "pages": [
      "887–890"
    ],
    "title": [
      "A provably good approximation algorithm for power optimization using multiple supply voltages"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chatterjee",
        "given": "A."
      },
      {
        "family": "Roy",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "31."
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "1994-01"
    ],
    "pages": [
      "261–264"
    ],
    "publisher": [
      "VLSI Design"
    ],
    "title": [
      "Synthesis of low power linear DSP circuits using activity metrics"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "32."
    ],
    "container-title": [
      "Proc. Int. Symp. Circuits & Systems"
    ],
    "date": [
      "1995-05"
    ],
    "pages": [
      "1069–1073"
    ],
    "title": [
      "An ILP formulation for low power based on minimizing switched capacitance during datapath allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chang",
        "given": "J."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "33."
    ],
    "container-title": [
      "Proc. European Design Automation Conf"
    ],
    "date": [
      "1996-09"
    ],
    "pages": [
      "376–381"
    ],
    "title": [
      "Module assignment for low power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Musoll",
        "given": "E."
      },
      {
        "family": "Cortadella",
        "given": "J."
      }
    ],
    "citation-number": [
      "34."
    ],
    "container-title": [
      "Proc. Int. Symp"
    ],
    "date": [
      "1995-08"
    ],
    "pages": [
      "99–104"
    ],
    "publisher": [
      "Low Power Electronics & Design"
    ],
    "title": [
      "High-level synthesis techniques for reducing the activity of functional units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lakshminarayana",
        "given": "G."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "35."
    ],
    "container-title": [
      "Proc. Int. Conf. VLSI Design"
    ],
    "date": [
      "1998-01"
    ],
    "title": [
      "A power management methodology for high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dasgupta",
        "given": "A."
      },
      {
        "family": "Karri",
        "given": "R."
      }
    ],
    "citation-number": [
      "36."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "1273–1280,"
    ],
    "title": [
      "High-reliability, low-energy microrchitecture synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Ercegovac",
        "given": "M."
      },
      {
        "family": "Kirovski",
        "given": "D."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      }
    ],
    "citation-number": [
      "37."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1999-06"
    ],
    "pages": [
      "568–573"
    ],
    "title": [
      "Low-power behavioral synthesis optimization using multiple precision arithmetic"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lakshminarayana",
        "given": "G."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Khouri",
        "given": "K.S."
      },
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Dey",
        "given": "S."
      }
    ],
    "citation-number": [
      "38."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1999-06"
    ],
    "title": [
      "Common case computation: A high-level power-optimizing technique"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "W."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Lakshminarayana",
        "given": "G."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "39."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "738–743"
    ],
    "title": [
      "Input space adaptive design: A high-level methodology for energy and performance optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McFarland",
        "given": "M.C."
      },
      {
        "family": "Kowalski",
        "given": "T.J."
      }
    ],
    "citation-number": [
      "40."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "938–950,"
    ],
    "title": [
      "Incorporating bottom-up design into hardware synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Weng",
        "given": "J.-P."
      },
      {
        "family": "Parker",
        "given": "A.C."
      }
    ],
    "citation-number": [
      "41."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1991-06"
    ],
    "pages": [
      "668–673"
    ],
    "title": [
      "3D scheduling: High-level synthesis with floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Knapp",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "42."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1992"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "677–695,"
    ],
    "title": [
      "Fasolt: A program for feedback-driven data-path optimization"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Weng",
        "given": "J.P."
      },
      {
        "family": "Parker",
        "given": "A.C."
      }
    ],
    "citation-number": [
      "43."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1992-06"
    ],
    "title": [
      "3D scheduling: High-level synthesis with floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fang",
        "given": "Y.M."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "44."
    ],
    "container-title": [
      "Proc. Int. Conf. Computer-Aided Design"
    ],
    "date": [
      "1994-11"
    ],
    "title": [
      "Simultaneous functional-unit binding and floorplanning"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "M."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      }
    ],
    "citation-number": [
      "45."
    ],
    "container-title": [
      "ACM Transactions on Design Automation Electronic Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "312–343,"
    ],
    "title": [
      "Layout-driven RTL binding techniques for high-level synthesis using accurate estimators"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Dougherty",
        "given": "W.E."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "46."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2000-06"
    ],
    "title": [
      "Unifying behavioral synthesis and physical design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "47."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1989-06"
    ],
    "pages": [
      "1–6"
    ],
    "title": [
      "Scheduling and binding algorithms for high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Papachristou",
        "given": "C.A."
      },
      {
        "family": "Konuk",
        "given": "H."
      }
    ],
    "citation-number": [
      "48."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1990-06"
    ],
    "title": [
      "A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ly",
        "given": "T.A."
      },
      {
        "family": "Elwood",
        "given": "W.L."
      },
      {
        "family": "Girczyc",
        "given": "E.F."
      }
    ],
    "citation-number": [
      "49."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1990-06"
    ],
    "title": [
      "A generalized interconnect model for data path synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tarafdar",
        "given": "S."
      },
      {
        "family": "Leeser",
        "given": "M."
      }
    ],
    "citation-number": [
      "50."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1998-06"
    ],
    "title": [
      "The DT-model: High-level synthesis using data transfer"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jego",
        "given": "C."
      },
      {
        "family": "Casseau",
        "given": "E."
      },
      {
        "family": "Martin",
        "given": "E."
      }
    ],
    "citation-number": [
      "51."
    ],
    "container-title": [
      "Proc. Design Circuits & Integration Systems Conf"
    ],
    "date": [
      "2000-11"
    ],
    "title": [
      "Interconnect cost control during high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "52."
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "490–504,"
    ],
    "title": [
      "The future of wires"
    ],
    "type": "article-journal",
    "volume": [
      "89"
    ]
  },
  {
    "author": [
      {
        "family": "Prabhakaran",
        "given": "P."
      },
      {
        "family": "Banerjee",
        "given": "P."
      }
    ],
    "citation-number": [
      "53."
    ],
    "container-title": [
      "Proc. Int. Conf. VLSI Design"
    ],
    "date": [
      "1998-01"
    ],
    "title": [
      "Simultaneous scheduling, binding and floorplanning highlevel synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhong",
        "given": "L."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "54."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "336–351,"
    ],
    "title": [
      "Interconnect-aware low power high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Stammermann",
        "given": "A."
      },
      {
        "family": "Helms",
        "given": "D."
      },
      {
        "family": "Schulte",
        "given": "M."
      },
      {
        "family": "Schulz",
        "given": "A."
      },
      {
        "family": "Nebel",
        "given": "W."
      }
    ],
    "citation-number": [
      "55."
    ],
    "container-title": [
      "Proc. Int. Conf. Computer-Aided Design"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "Binding, allocation and floorplanning in low power high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Coudert",
        "given": "O."
      },
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "citation-number": [
      "56."
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "2000-11"
    ],
    "pages": [
      "236–244"
    ],
    "publisher": [
      "Computer-Aided Design"
    ],
    "title": [
      "Incremental CAD"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "W."
      },
      {
        "family": "Bazargan",
        "given": "K."
      }
    ],
    "citation-number": [
      "57."
    ],
    "container-title": [
      "Proc. Design, Automation & Test in Europe Conf., Mar"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Hierarchical global floorplacement using simulated annealing and network flow migration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gu",
        "given": "Z.P."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Dick",
        "given": "R.P."
      },
      {
        "family": "Zhou",
        "given": "H."
      }
    ],
    "citation-number": [
      "58."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "Unified incremental physical-level and high-level synthesis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Paci",
        "given": "G."
      },
      {
        "family": "Marchal",
        "given": "P."
      },
      {
        "family": "Poletti",
        "given": "F."
      },
      {
        "family": "Benini",
        "given": "L."
      }
    ],
    "citation-number": [
      "59."
    ],
    "container-title": [
      "Proc. Design, Automation & Test in Europe Conf., Mar"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Exploring “temperature-aware design” in lowpower MPSoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Y."
      },
      {
        "family": "Gu",
        "given": "Z.P."
      },
      {
        "family": "Zhu",
        "given": "C."
      },
      {
        "family": "Dick",
        "given": "R.P."
      },
      {
        "family": "Shang",
        "given": "L."
      }
    ],
    "citation-number": [
      "60."
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2007"
    ],
    "title": [
      "ISAC: Integrated Space and Time Adaptive Chip-Package Thermal Analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "61."
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2006"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "501–524,"
    ],
    "title": [
      "HotSpot: A compact thermal modeling methodology for early-stage VLSI design"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Weng",
        "given": "J.-P."
      },
      {
        "family": "Parker",
        "given": "A.C."
      }
    ],
    "citation-number": [
      "62."
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "183–193,"
    ],
    "title": [
      "Taking thermal considerations into account during high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Prakash",
        "given": "S."
      },
      {
        "family": "Parker",
        "given": "A."
      }
    ],
    "citation-number": [
      "63."
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "1991-06"
    ],
    "title": [
      "Synthesis of application-specific multiprocessor architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gu",
        "given": "Z.P."
      },
      {
        "family": "Yang",
        "given": "Y."
      },
      {
        "family": "Wang",
        "given": "J."
      },
      {
        "family": "Dick",
        "given": "R.P."
      },
      {
        "family": "Shang",
        "given": "L."
      }
    ],
    "citation-number": [
      "64."
    ],
    "container-title": [
      "Proc. Asia & South Pacific Design Automation Conf"
    ],
    "date": [
      "2006-01"
    ],
    "pages": [
      "879–885"
    ],
    "title": [
      "TAPHS: Thermal-aware unified physical-level and high-level synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "P."
      },
      {
        "family": "Kim",
        "given": "T."
      }
    ],
    "citation-number": [
      "65."
    ],
    "container-title": [
      "Proc. Int. Conf. Hardware/Software Codesign and System Synthesis"
    ],
    "date": [
      "2006-10"
    ],
    "title": [
      "Thermal-aware high-level synthesis based on network flow method"
    ],
    "type": "paper-conference"
  }
]
