#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1dd3760 .scope module, "tb_fb" "tb_fb" 2 53;
 .timescale -9 -12;
P_0x1ddb800 .param/l "PERIOD_CORE" 0 2 61, +C4<0000000000000000000000000000000000000000000000000000000110010000>;
P_0x1ddb840 .param/l "PERIOD_MASTER" 0 2 58, +C4<00000000000000000000000110010000>;
P_0x1ddb880 .param/l "n" 0 2 60, +C4<00000000000000000000000000000001>;
v0x1e66970_0 .net "cclk", 0 0, L_0x1e77e00;  1 drivers
v0x1e66a10_0 .var/real "clk_core_half_pd", 0 0;
v0x1e66ad0_0 .var "clk_master", 0 0;
v0x1e66ba0_0 .var/real "clk_master_half_pd", 0 0;
v0x1e66c40_0 .var "clkdiv2", 0 0;
v0x1e66ce0_0 .var "comp_out", 0 0;
v0x1e66d80_0 .var/real "comp_out_half_pd", 0 0;
RS_0x7f5cf07fd288 .resolv tri, v0x1dcabf0_0, v0x1e119c0_0, v0x1e12eb0_0, v0x1d0aeb0_0, v0x1d1d880_0, v0x1e318e0_0, v0x1e35dd0_0, v0x1e3a230_0, v0x1e3e9a0_0, v0x1e42db0_0;
v0x1e66e20_0 .net8 "fb_out", 0 0, RS_0x7f5cf07fd288;  10 drivers
v0x1e66ec0_0 .net "gc_clk", 18 0, v0x1e65b80_0;  1 drivers
v0x1e67010_0 .var "rstb", 0 0;
v0x1e670b0_0 .var "ud_en", 0 0;
v0x1e67150_0 .var "vpwr", 0 0;
E_0x1dc8520 .event negedge, v0x1df9ba0_0;
E_0x1de1360 .event posedge, v0x1df9ba0_0;
E_0x1ddc2a0/0 .event negedge, v0x1df9ba0_0, v0x1dd6570_0;
E_0x1ddc2a0/1 .event posedge, v0x1dd6570_0;
E_0x1ddc2a0 .event/or E_0x1ddc2a0/0, E_0x1ddc2a0/1;
L_0x1e77c00 .part v0x1e65b80_0, 1, 10;
S_0x1dcfdb0 .scope module, "cc" "cclk_gen" 2 80, 3 6 0, S_0x1dd3760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /OUTPUT 1 "cclk"
L_0x1e77cf0 .functor NOT 1, v0x1dd64a0_0, C4<0>, C4<0>, C4<0>;
L_0x1e77e00/d .functor AND 1, v0x1e66c40_0, v0x1dd64a0_0, C4<1>, C4<1>;
L_0x1e77e00 .delay 1 (1000,1000,1000) L_0x1e77e00/d;
v0x1dd61a0_0 .net "cclk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1dd5950_0 .net "clk", 0 0, v0x1e66c40_0;  1 drivers
v0x1dd5a10_0 .net "d", 0 0, L_0x1e77cf0;  1 drivers
v0x1dd2e40_0 .net "q", 0 0, v0x1dd64a0_0;  1 drivers
v0x1dd2f10_0 .net "rstb", 0 0, v0x1e67010_0;  1 drivers
S_0x1dcc430 .scope module, "dff" "asyn_rstb_dff" 3 11, 4 2 0, S_0x1dcfdb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df9ba0_0 .net "clk", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1dd6890_0 .net "d", 0 0, L_0x1e77cf0;  alias, 1 drivers
v0x1dd64a0_0 .var "q", 0 0;
v0x1dd6570_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
E_0x1ddba70/0 .event negedge, v0x1dd6570_0;
E_0x1ddba70/1 .event posedge, v0x1df9ba0_0;
E_0x1ddba70 .event/or E_0x1ddba70/0, E_0x1ddba70/1;
S_0x1dd2770 .scope module, "fb_block" "fb" 2 70, 2 36 0, S_0x1dd3760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "vpwr"
    .port_info 1 /INPUT 1 "clkdiv2"
    .port_info 2 /INPUT 1 "comp_out"
    .port_info 3 /INPUT 1 "cclk"
    .port_info 4 /INPUT 1 "rstb"
    .port_info 5 /INPUT 1 "ud_en"
    .port_info 6 /INPUT 10 "gray_clk"
    .port_info 7 /OUTPUT 1 "fb_out"
v0x1e644b0_0 .net *"_s1", 0 0, L_0x1e77050;  1 drivers
v0x1e645b0_0 .net *"_s11", 0 0, L_0x1e77510;  1 drivers
v0x1e64690_0 .net *"_s13", 0 0, L_0x1e775b0;  1 drivers
v0x1e64750_0 .net *"_s15", 0 0, L_0x1e77650;  1 drivers
v0x1e64830_0 .net *"_s17", 0 0, L_0x1e776f0;  1 drivers
v0x1e64910_0 .net *"_s19", 0 0, L_0x1e77790;  1 drivers
v0x1e649f0_0 .net *"_s3", 0 0, L_0x1e77180;  1 drivers
v0x1e64ad0_0 .net *"_s5", 0 0, L_0x1e77220;  1 drivers
v0x1e64bb0_0 .net *"_s7", 0 0, L_0x1e772c0;  1 drivers
v0x1e64d20_0 .net *"_s9", 0 0, L_0x1e77360;  1 drivers
v0x1e64e00_0 .net "c_count", 15 0, L_0x1e6f140;  1 drivers
v0x1e64ec0_0 .net "cclk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e64f60_0 .net "clkdiv2", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e65000_0 .net "comp_out", 0 0, v0x1e66ce0_0;  1 drivers
v0x1e650a0_0 .net8 "fb_out", 0 0, RS_0x7f5cf07fd288;  alias, 10 drivers
v0x1e65140_0 .net "gray_clk", 9 0, L_0x1e77c00;  1 drivers
v0x1e651e0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e65390_0 .net "ud_en", 0 0, v0x1e670b0_0;  1 drivers
v0x1e583d0_0 .net "vpwr", 0 0, v0x1e67150_0;  1 drivers
L_0x1e77050 .part L_0x1e6f140, 6, 1;
L_0x1e77180 .part L_0x1e6f140, 7, 1;
L_0x1e77220 .part L_0x1e6f140, 8, 1;
L_0x1e772c0 .part L_0x1e6f140, 9, 1;
L_0x1e77360 .part L_0x1e6f140, 10, 1;
L_0x1e77510 .part L_0x1e6f140, 11, 1;
L_0x1e775b0 .part L_0x1e6f140, 12, 1;
L_0x1e77650 .part L_0x1e6f140, 13, 1;
L_0x1e776f0 .part L_0x1e6f140, 14, 1;
L_0x1e77790 .part L_0x1e6f140, 15, 1;
LS_0x1e77830_0_0 .concat [ 1 1 1 1], L_0x1e77790, L_0x1e776f0, L_0x1e77650, L_0x1e775b0;
LS_0x1e77830_0_4 .concat [ 1 1 1 1], L_0x1e77510, L_0x1e77360, L_0x1e772c0, L_0x1e77220;
LS_0x1e77830_0_8 .concat [ 1 1 0 0], L_0x1e77180, L_0x1e77050;
L_0x1e77830 .concat [ 4 4 2 0], LS_0x1e77830_0_0, LS_0x1e77830_0_4, LS_0x1e77830_0_8;
S_0x1dcf490 .scope module, "gs_f" "gray_selector_fb" 2 43, 2 21 0, S_0x1dd2770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk_ext"
    .port_info 2 /INPUT 1 "rstb_ext"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /INPUT 10 "clk"
    .port_info 5 /OUTPUT 1 "out_muxed"
v0x1e46af0_0 .net "clk", 9 0, L_0x1e77c00;  alias, 1 drivers
v0x1e46bd0_0 .net "clk_ext", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e46c90_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e46d60_0 .net "eff_out", 9 0, L_0x1e75ee0;  1 drivers
v0x1e46e00_0 .net "in", 9 0, L_0x1e77830;  1 drivers
v0x1e46f30_0 .net8 "out_muxed", 0 0, RS_0x7f5cf07fd288;  alias, 10 drivers
RS_0x7f5cf07fd258 .resolv tri, v0x1e14330_0, v0x1dd71d0_0, v0x1dee4f0_0, v0x1d31880_0, v0x1e31110_0, v0x1e35600_0, v0x1e39a60_0, v0x1e3e040_0, v0x1e425e0_0, v0x1e469c0_0;
v0x1e46fd0_0 .net8 "out_muxed_raw", 0 0, RS_0x7f5cf07fd258;  10 drivers
v0x1e47070_0 .net "rstb_ext", 0 0, v0x1e67010_0;  alias, 1 drivers
L_0x1e6fbd0 .part L_0x1e77c00, 0, 1;
L_0x1e6fcc0 .part L_0x1e77830, 0, 1;
L_0x1e6fd60 .part L_0x1e75ee0, 0, 1;
L_0x1e70720 .part L_0x1e77c00, 1, 1;
L_0x1e707c0 .part L_0x1e77830, 1, 1;
L_0x1e708b0 .part L_0x1e75ee0, 1, 1;
L_0x1e712c0 .part L_0x1e77c00, 2, 1;
L_0x1e713f0 .part L_0x1e77830, 2, 1;
L_0x1e71490 .part L_0x1e75ee0, 2, 1;
L_0x1e71e50 .part L_0x1e77c00, 3, 1;
L_0x1e71ef0 .part L_0x1e77830, 3, 1;
L_0x1e72020 .part L_0x1e75ee0, 3, 1;
L_0x1e729f0 .part L_0x1e77c00, 4, 1;
L_0x1e72a90 .part L_0x1e77830, 4, 1;
L_0x1e72bb0 .part L_0x1e75ee0, 4, 1;
L_0x1e73530 .part L_0x1e77c00, 5, 1;
L_0x1e73660 .part L_0x1e77830, 5, 1;
L_0x1e73730 .part L_0x1e75ee0, 5, 1;
L_0x1e74270 .part L_0x1e77c00, 6, 1;
L_0x1e74420 .part L_0x1e77830, 6, 1;
L_0x1e73800 .part L_0x1e75ee0, 6, 1;
L_0x1e74f80 .part L_0x1e77c00, 7, 1;
L_0x1e744c0 .part L_0x1e77830, 7, 1;
L_0x1e75220 .part L_0x1e75ee0, 7, 1;
L_0x1e75d70 .part L_0x1e77c00, 8, 1;
L_0x1e75e10 .part L_0x1e77830, 8, 1;
L_0x1e753d0 .part L_0x1e75ee0, 8, 1;
L_0x1e76a00 .part L_0x1e77c00, 9, 1;
LS_0x1e75ee0_0_0 .concat8 [ 1 1 1 1], v0x1e1aa20_0, v0x1dc8850_0, v0x1e218a0_0, v0x1d2bc10_0;
LS_0x1e75ee0_0_4 .concat8 [ 1 1 1 1], v0x1e30570_0, v0x1e34a60_0, v0x1e38ec0_0, v0x1e3d4a0_0;
LS_0x1e75ee0_0_8 .concat8 [ 1 1 0 0], v0x1e41a40_0, v0x1e45e20_0;
L_0x1e75ee0 .concat8 [ 4 4 2 0], LS_0x1e75ee0_0_0, LS_0x1e75ee0_0_4, LS_0x1e75ee0_0_8;
L_0x1e76eb0 .part L_0x1e77830, 9, 1;
L_0x1e76aa0 .part L_0x1e75ee0, 9, 1;
S_0x1dcf140 .scope generate, "fb_gray_selector_loop[0]" "fb_gray_selector_loop[0]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1dce5e0 .param/l "i" 0 2 28, +C4<00>;
S_0x1dce170 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1dcf140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dcd870_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1dcd950_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1dcabf0_0 .var "q", 0 0;
v0x1dcac90_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
E_0x1dce740 .event edge, v0x1df9ba0_0, v0x1dcd870_0, v0x1dd6570_0;
S_0x1dc9e30 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1dcf140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e19fa0_0 .net "buff_out", 0 0, L_0x1e6f800;  1 drivers
v0x1e19160_0 .net "clk", 0 0, L_0x1e6fbd0;  1 drivers
v0x1e19220_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e183a0_0 .net "out", 0 0, v0x1e1aa20_0;  1 drivers
v0x1e18440_0 .net "q", 1 0, L_0x1e6f9f0;  1 drivers
v0x1e17ff0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e6f9f0 .concat8 [ 1 1 0 0], v0x1e1ea90_0, v0x1e24cb0_0;
L_0x1e6fa90 .part L_0x1e6f9f0, 0, 1;
L_0x1e6fb30 .part L_0x1e6f9f0, 1, 1;
S_0x1dc7160 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1dc9e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1db8950_0 .net "in", 0 0, L_0x1e6fbd0;  alias, 1 drivers
v0x1db89f0_0 .net "out", 0 0, L_0x1e6f800;  alias, 1 drivers
v0x1db5bb0_0 .net "w", 2 0, L_0x1e6f6c0;  1 drivers
L_0x1e6f370 .part L_0x1e6f6c0, 0, 1;
L_0x1e6f480 .part L_0x1e6f6c0, 1, 1;
L_0x1e6f6c0 .concat8 [ 1 1 1 0], L_0x1e6f5c0, L_0x1e6f300, L_0x1e6f410;
L_0x1e6f870 .part L_0x1e6f6c0, 2, 1;
S_0x1dc63f0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1dc7160;
 .timescale -9 -12;
P_0x1dc6df0 .param/l "i" 0 6 15, +C4<00>;
S_0x1dc3740 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dc63f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e6f300 .functor NOT 1, L_0x1e6f370, C4<0>, C4<0>, C4<0>;
v0x1dc3380_0 .net "a", 0 0, L_0x1e6f370;  1 drivers
v0x1dc29d0_0 .net "out", 0 0, L_0x1e6f300;  1 drivers
S_0x1dbfce0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1dc7160;
 .timescale -9 -12;
P_0x1dbf8c0 .param/l "i" 0 6 15, +C4<01>;
S_0x1dbd1a0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dbfce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e6f410 .functor NOT 1, L_0x1e6f480, C4<0>, C4<0>, C4<0>;
v0x1dbce50_0 .net "a", 0 0, L_0x1e6f480;  1 drivers
v0x1dbcf30_0 .net "out", 0 0, L_0x1e6f410;  1 drivers
S_0x1dbcaf0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1dc7160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e6f5c0 .functor NOT 1, L_0x1e6fbd0, C4<0>, C4<0>, C4<0>;
v0x1dbc390_0 .net "a", 0 0, L_0x1e6fbd0;  alias, 1 drivers
v0x1db97f0_0 .net "out", 0 0, L_0x1e6f5c0;  1 drivers
S_0x1db94a0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1dc7160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e6f800 .functor NOT 1, L_0x1e6f870, C4<0>, C4<0>, C4<0>;
v0x1db9120_0 .net "a", 0 0, L_0x1e6f870;  1 drivers
v0x1db91e0_0 .net "out", 0 0, L_0x1e6f800;  alias, 1 drivers
S_0x1db5890 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1dc9e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1db5250_0 .net "clk", 0 0, L_0x1e6f800;  alias, 1 drivers
v0x1e24c10_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e24cb0_0 .var "q", 0 0;
v0x1e24880_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1db5d10 .event posedge, v0x1df9ba0_0, v0x1db91e0_0;
S_0x1e1fb10 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1dc9e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e1f840_0 .net "clk", 0 0, L_0x1e6f800;  alias, 1 drivers
v0x1e1e9d0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e1ea90_0 .var "q", 0 0;
v0x1e1e620_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e1f800/0 .event negedge, v0x1db91e0_0;
E_0x1e1f800/1 .event posedge, v0x1df9ba0_0;
E_0x1e1f800 .event/or E_0x1e1f800/0, E_0x1e1f800/1;
S_0x1e1e240 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1dc9e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e1c360_0 .net "in_0", 0 0, L_0x1e6fa90;  1 drivers
v0x1e1a960_0 .net "in_1", 0 0, L_0x1e6fb30;  1 drivers
v0x1e1aa20_0 .var "out", 0 0;
v0x1e1b1b0_0 .net "sel", 0 0, L_0x1e6fbd0;  alias, 1 drivers
E_0x1e1e780 .event edge, v0x1dbc390_0, v0x1e1c360_0, v0x1e1a960_0;
S_0x1e17c10 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1dcf140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1e15ca0_0 .net "ctrl", 0 0, L_0x1e6fd60;  1 drivers
v0x1e15d80_0 .net "in", 0 0, L_0x1e6fcc0;  1 drivers
v0x1e14330_0 .var "out", 0 0;
E_0x1e1aac0 .event edge, v0x1e15ca0_0, v0x1e15d80_0;
S_0x1e14b80 .scope generate, "fb_gray_selector_loop[1]" "fb_gray_selector_loop[1]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1e14460 .param/l "i" 0 2 28, +C4<01>;
S_0x1e12b30 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1e14b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e11d70_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1e11e60_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e119c0_0 .var "q", 0 0;
v0x1e11a90_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e115e0 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1e14b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e0f5e0_0 .net "buff_out", 0 0, L_0x1e70350;  1 drivers
v0x1e0f6a0_0 .net "clk", 0 0, L_0x1e70720;  1 drivers
v0x1e08eb0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e08f50_0 .net "out", 0 0, v0x1dc8850_0;  1 drivers
v0x1e02780_0 .net "q", 1 0, L_0x1e70540;  1 drivers
v0x1e02820_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e70540 .concat8 [ 1 1 0 0], v0x1ded1e0_0, v0x1df29d0_0;
L_0x1e705e0 .part L_0x1e70540, 0, 1;
L_0x1e70680 .part L_0x1e70540, 1, 1;
S_0x1e0ae40 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1e115e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1df5b40_0 .net "in", 0 0, L_0x1e70720;  alias, 1 drivers
v0x1df5c10_0 .net "out", 0 0, L_0x1e70350;  alias, 1 drivers
v0x1df41d0_0 .net "w", 2 0, L_0x1e70210;  1 drivers
L_0x1e6fe70 .part L_0x1e70210, 0, 1;
L_0x1e6ffd0 .part L_0x1e70210, 1, 1;
L_0x1e70210 .concat8 [ 1 1 1 0], L_0x1e70110, L_0x1e6fe00, L_0x1e6ff60;
L_0x1e703c0 .part L_0x1e70210, 2, 1;
S_0x1e04aa0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1e0ae40;
 .timescale -9 -12;
P_0x1e04710 .param/l "i" 0 6 15, +C4<00>;
S_0x1dff630 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e04aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e6fe00 .functor NOT 1, L_0x1e6fe70, C4<0>, C4<0>, C4<0>;
v0x1dfe870_0 .net "a", 0 0, L_0x1e6fe70;  1 drivers
v0x1dfe950_0 .net "out", 0 0, L_0x1e6fe00;  1 drivers
S_0x1dfe4e0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1e0ae40;
 .timescale -9 -12;
P_0x1dfe150 .param/l "i" 0 6 15, +C4<01>;
S_0x1dfc170 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1dfe4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e6ff60 .functor NOT 1, L_0x1e6ffd0, C4<0>, C4<0>, C4<0>;
v0x1dfa840_0 .net "a", 0 0, L_0x1e6ffd0;  1 drivers
v0x1dfa900_0 .net "out", 0 0, L_0x1e6ff60;  1 drivers
S_0x1df9e40 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1e0ae40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e70110 .functor NOT 1, L_0x1e70720, C4<0>, C4<0>, C4<0>;
v0x1df9000_0 .net "a", 0 0, L_0x1e70720;  alias, 1 drivers
v0x1df90a0_0 .net "out", 0 0, L_0x1e70110;  1 drivers
S_0x1df8240 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1e0ae40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e70350 .functor NOT 1, L_0x1e703c0, C4<0>, C4<0>, C4<0>;
v0x1df7ee0_0 .net "a", 0 0, L_0x1e703c0;  1 drivers
v0x1df7ab0_0 .net "out", 0 0, L_0x1e70350;  alias, 1 drivers
S_0x1df4a20 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1e115e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df3810_0 .net "clk", 0 0, L_0x1e70350;  alias, 1 drivers
v0x1df38b0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1df29d0_0 .var "q", 0 0;
v0x1df2a70_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1df42e0 .event posedge, v0x1df9ba0_0, v0x1df7ab0_0;
S_0x1df1c10 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1e115e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1df1480_0 .net "clk", 0 0, L_0x1e70350;  alias, 1 drivers
v0x1df1540_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1ded1e0_0 .var "q", 0 0;
v0x1deaf30_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1df1950/0 .event negedge, v0x1df7ab0_0;
E_0x1df1950/1 .event posedge, v0x1df9ba0_0;
E_0x1df1950 .event/or E_0x1df1950/0, E_0x1df1950/1;
S_0x1de8bf0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1e115e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1deafd0_0 .net "in_0", 0 0, L_0x1e705e0;  1 drivers
v0x1dc8790_0 .net "in_1", 0 0, L_0x1e70680;  1 drivers
v0x1dc8850_0 .var "out", 0 0;
v0x1e228f0_0 .net "sel", 0 0, L_0x1e70720;  alias, 1 drivers
E_0x1e1e6c0 .event edge, v0x1df9000_0, v0x1deafd0_0, v0x1dc8790_0;
S_0x1def480 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1e14b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1dc4fe0_0 .net "ctrl", 0 0, L_0x1e708b0;  1 drivers
v0x1dd7110_0 .net "in", 0 0, L_0x1e707c0;  1 drivers
v0x1dd71d0_0 .var "out", 0 0;
E_0x1dc88f0 .event edge, v0x1dc4fe0_0, v0x1dd7110_0;
S_0x1de4b50 .scope generate, "fb_gray_selector_loop[2]" "fb_gray_selector_loop[2]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1e1a690 .param/l "i" 0 2 28, +C4<010>;
S_0x1e194e0 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1de4b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e14060_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1e14100_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e12eb0_0 .var "q", 0 0;
v0x1e12f80_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1df9380 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1de4b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e0e4b0_0 .net "buff_out", 0 0, L_0x1e70ef0;  1 drivers
v0x1e0e600_0 .net "clk", 0 0, L_0x1e712c0;  1 drivers
v0x1e0e6c0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e07e90_0 .net "out", 0 0, v0x1e218a0_0;  1 drivers
v0x1e07f60_0 .net "q", 1 0, L_0x1e710e0;  1 drivers
v0x1e01650_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e710e0 .concat8 [ 1 1 0 0], v0x1dc0b30_0, v0x1dcbbe0_0;
L_0x1e71180 .part L_0x1e710e0, 0, 1;
L_0x1e71220 .part L_0x1e710e0, 1, 1;
S_0x1df3f00 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1df9380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1dbd6d0_0 .net "in", 0 0, L_0x1e712c0;  alias, 1 drivers
v0x1dbd770_0 .net "out", 0 0, L_0x1e70ef0;  alias, 1 drivers
v0x1dbd840_0 .net "w", 2 0, L_0x1e70db0;  1 drivers
L_0x1e70a10 .part L_0x1e70db0, 0, 1;
L_0x1e70b70 .part L_0x1e70db0, 1, 1;
L_0x1e70db0 .concat8 [ 1 1 1 0], L_0x1e70cb0, L_0x1e709a0, L_0x1e70b00;
L_0x1e70f60 .part L_0x1e70db0, 2, 1;
S_0x1df2d50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1df3f00;
 .timescale -9 -12;
P_0x1dfa620 .param/l "i" 0 6 15, +C4<00>;
S_0x1de7400 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1df2d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e709a0 .functor NOT 1, L_0x1e70a10, C4<0>, C4<0>, C4<0>;
v0x1de1cf0_0 .net "a", 0 0, L_0x1e70a10;  1 drivers
v0x1de1dd0_0 .net "out", 0 0, L_0x1e709a0;  1 drivers
S_0x1ddf0b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1df3f00;
 .timescale -9 -12;
P_0x1dc0f70 .param/l "i" 0 6 15, +C4<01>;
S_0x1dccfc0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1ddf0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e70b00 .functor NOT 1, L_0x1e70b70, C4<0>, C4<0>, C4<0>;
v0x1dc9580_0 .net "a", 0 0, L_0x1e70b70;  1 drivers
v0x1dc9660_0 .net "out", 0 0, L_0x1e70b00;  1 drivers
S_0x1dff9b0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1df3f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e70cb0 .functor NOT 1, L_0x1e712c0, C4<0>, C4<0>, C4<0>;
v0x1dd3390_0 .net "a", 0 0, L_0x1e712c0;  alias, 1 drivers
v0x1dd3470_0 .net "out", 0 0, L_0x1e70cb0;  1 drivers
S_0x1db5f00 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1df3f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e70ef0 .functor NOT 1, L_0x1e70f60, C4<0>, C4<0>, C4<0>;
v0x1e29d10_0 .net "a", 0 0, L_0x1e70f60;  1 drivers
v0x1e29df0_0 .net "out", 0 0, L_0x1e70ef0;  alias, 1 drivers
S_0x1dd30d0 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1df9380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dcba10_0 .net "clk", 0 0, L_0x1e70ef0;  alias, 1 drivers
v0x1dcbb20_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1dcbbe0_0 .var "q", 0 0;
v0x1dc7fb0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1dd32e0 .event posedge, v0x1df9ba0_0, v0x1e29df0_0;
S_0x1dc80e0 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1df9380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1dc4660_0 .net "clk", 0 0, L_0x1e70ef0;  alias, 1 drivers
v0x1dc4720_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1dc0b30_0 .var "q", 0 0;
v0x1dc0c00_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1dcbc80/0 .event negedge, v0x1e29df0_0;
E_0x1dcbc80/1 .event posedge, v0x1df9ba0_0;
E_0x1dcbc80 .event/or E_0x1dcbc80/0, E_0x1dcbc80/1;
S_0x1de14e0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1df9380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1dc0d30_0 .net "in_0", 0 0, L_0x1e71180;  1 drivers
v0x1e217c0_0 .net "in_1", 0 0, L_0x1e71220;  1 drivers
v0x1e218a0_0 .var "out", 0 0;
v0x1e21940_0 .net "sel", 0 0, L_0x1e712c0;  alias, 1 drivers
E_0x1de1720 .event edge, v0x1dd3390_0, v0x1dc0d30_0, v0x1e217c0_0;
S_0x1e01750 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1de4b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1dee350_0 .net "ctrl", 0 0, L_0x1e71490;  1 drivers
v0x1dee430_0 .net "in", 0 0, L_0x1e713f0;  1 drivers
v0x1dee4f0_0 .var "out", 0 0;
E_0x1e0e760 .event edge, v0x1dee350_0, v0x1dee430_0;
S_0x1d09710 .scope generate, "fb_gray_selector_loop[3]" "fb_gray_selector_loop[3]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1d09890 .param/l "i" 0 2 28, +C4<011>;
S_0x1d09950 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1d09710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d0ad30_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1d0adf0_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1d0aeb0_0 .var "q", 0 0;
v0x1d0af80_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1d13480 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1d09710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1d2be50_0 .net "buff_out", 0 0, L_0x1e71a80;  1 drivers
v0x1d0c290_0 .net "clk", 0 0, L_0x1e71e50;  1 drivers
v0x1d0c350_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1d0c3f0_0 .net "out", 0 0, v0x1d2bc10_0;  1 drivers
v0x1d0c490_0 .net "q", 1 0, L_0x1e71c70;  1 drivers
v0x1d0c530_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e71c70 .concat8 [ 1 1 0 0], v0x1d2e740_0, v0x1d2a6e0_0;
L_0x1e71d10 .part L_0x1e71c70, 0, 1;
L_0x1e71db0 .part L_0x1e71c70, 1, 1;
S_0x1d136c0 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1d13480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1d17970_0 .net "in", 0 0, L_0x1e71e50;  alias, 1 drivers
v0x1d18a50_0 .net "out", 0 0, L_0x1e71a80;  alias, 1 drivers
v0x1d18b20_0 .net "w", 2 0, L_0x1e71940;  1 drivers
L_0x1e715a0 .part L_0x1e71940, 0, 1;
L_0x1e71700 .part L_0x1e71940, 1, 1;
L_0x1e71940 .concat8 [ 1 1 1 0], L_0x1e71840, L_0x1e71530, L_0x1e71690;
L_0x1e71af0 .part L_0x1e71940, 2, 1;
S_0x1d14a30 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1d136c0;
 .timescale -9 -12;
P_0x1d14c40 .param/l "i" 0 6 15, +C4<00>;
S_0x1d16180 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1d14a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e71530 .functor NOT 1, L_0x1e715a0, C4<0>, C4<0>, C4<0>;
v0x1d163b0_0 .net "a", 0 0, L_0x1e715a0;  1 drivers
v0x1d16490_0 .net "out", 0 0, L_0x1e71530;  1 drivers
S_0x1d176a0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1d136c0;
 .timescale -9 -12;
P_0x1d17890 .param/l "i" 0 6 15, +C4<01>;
S_0x1d0e1b0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1d176a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e71690 .functor NOT 1, L_0x1e71700, C4<0>, C4<0>, C4<0>;
v0x1d0e3e0_0 .net "a", 0 0, L_0x1e71700;  1 drivers
v0x1d0e4c0_0 .net "out", 0 0, L_0x1e71690;  1 drivers
S_0x1d28e80 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1d136c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e71840 .functor NOT 1, L_0x1e71e50, C4<0>, C4<0>, C4<0>;
v0x1d29090_0 .net "a", 0 0, L_0x1e71e50;  alias, 1 drivers
v0x1d29150_0 .net "out", 0 0, L_0x1e71840;  1 drivers
S_0x1d1adb0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1d136c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e71a80 .functor NOT 1, L_0x1e71af0, C4<0>, C4<0>, C4<0>;
v0x1d1afc0_0 .net "a", 0 0, L_0x1e71af0;  1 drivers
v0x1d1b0a0_0 .net "out", 0 0, L_0x1e71a80;  alias, 1 drivers
S_0x1d18c30 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1d13480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d2a510_0 .net "clk", 0 0, L_0x1e71a80;  alias, 1 drivers
v0x1d2a620_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1d2a6e0_0 .var "q", 0 0;
v0x1d2a780_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1d2a4b0 .event posedge, v0x1df9ba0_0, v0x1d1b0a0_0;
S_0x1d0ff50 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1d13480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d10220_0 .net "clk", 0 0, L_0x1e71a80;  alias, 1 drivers
v0x1d2e6a0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1d2e740_0 .var "q", 0 0;
v0x1d2e810_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1d101c0/0 .event negedge, v0x1d1b0a0_0;
E_0x1d101c0/1 .event posedge, v0x1df9ba0_0;
E_0x1d101c0 .event/or E_0x1d101c0/0, E_0x1d101c0/1;
S_0x1d2e8b0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1d13480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1d22d70_0 .net "in_0", 0 0, L_0x1e71d10;  1 drivers
v0x1d2bb50_0 .net "in_1", 0 0, L_0x1e71db0;  1 drivers
v0x1d2bc10_0 .var "out", 0 0;
v0x1d2bce0_0 .net "sel", 0 0, L_0x1e71e50;  alias, 1 drivers
E_0x1d22cf0 .event edge, v0x1d29090_0, v0x1d22d70_0, v0x1d2bb50_0;
S_0x1d0d760 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1d09710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1d0d9c0_0 .net "ctrl", 0 0, L_0x1e72020;  1 drivers
v0x1d0daa0_0 .net "in", 0 0, L_0x1e71ef0;  1 drivers
v0x1d31880_0 .var "out", 0 0;
E_0x1d22e90 .event edge, v0x1d0d9c0_0, v0x1d0daa0_0;
S_0x1d319b0 .scope generate, "fb_gray_selector_loop[4]" "fb_gray_selector_loop[4]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1d31bf0 .param/l "i" 0 2 28, +C4<0100>;
S_0x1d121a0 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1d319b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1d123e0_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1d1d7c0_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1d1d880_0 .var "q", 0 0;
v0x1d1d950_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1de5410 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1d319b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e307b0_0 .net "buff_out", 0 0, L_0x1e72620;  1 drivers
v0x1e30900_0 .net "clk", 0 0, L_0x1e729f0;  1 drivers
v0x1e309c0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e30a60_0 .net "out", 0 0, v0x1e30570_0;  1 drivers
v0x1e30b30_0 .net "q", 1 0, L_0x1e72810;  1 drivers
v0x1e30bd0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e72810 .concat8 [ 1 1 0 0], v0x1e2ff10_0, v0x1e2f8f0_0;
L_0x1e728b0 .part L_0x1e72810, 0, 1;
L_0x1e72950 .part L_0x1e72810, 1, 1;
S_0x1de5620 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1de5410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e2f1a0_0 .net "in", 0 0, L_0x1e729f0;  alias, 1 drivers
v0x1e2f270_0 .net "out", 0 0, L_0x1e72620;  alias, 1 drivers
v0x1e2f340_0 .net "w", 2 0, L_0x1e724e0;  1 drivers
L_0x1e72230 .part L_0x1e724e0, 0, 1;
L_0x1e72340 .part L_0x1e724e0, 1, 1;
L_0x1e724e0 .concat8 [ 1 1 1 0], L_0x1e723e0, L_0x1e721c0, L_0x1e722d0;
L_0x1e72690 .part L_0x1e724e0, 2, 1;
S_0x1de7800 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1de5620;
 .timescale -9 -12;
P_0x1de7a10 .param/l "i" 0 6 15, +C4<00>;
S_0x1de7af0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1de7800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e721c0 .functor NOT 1, L_0x1e72230, C4<0>, C4<0>, C4<0>;
v0x1e2e0e0_0 .net "a", 0 0, L_0x1e72230;  1 drivers
v0x1e2e180_0 .net "out", 0 0, L_0x1e721c0;  1 drivers
S_0x1e2e2a0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1de5620;
 .timescale -9 -12;
P_0x1e2e4b0 .param/l "i" 0 6 15, +C4<01>;
S_0x1e2e570 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e2e2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e722d0 .functor NOT 1, L_0x1e72340, C4<0>, C4<0>, C4<0>;
v0x1e2e7a0_0 .net "a", 0 0, L_0x1e72340;  1 drivers
v0x1e2e880_0 .net "out", 0 0, L_0x1e722d0;  1 drivers
S_0x1e2e9a0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1de5620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e723e0 .functor NOT 1, L_0x1e729f0, C4<0>, C4<0>, C4<0>;
v0x1e2ebb0_0 .net "a", 0 0, L_0x1e729f0;  alias, 1 drivers
v0x1e2ec70_0 .net "out", 0 0, L_0x1e723e0;  1 drivers
S_0x1e2ed90 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1de5620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e72620 .functor NOT 1, L_0x1e72690, C4<0>, C4<0>, C4<0>;
v0x1e2efa0_0 .net "a", 0 0, L_0x1e72690;  1 drivers
v0x1e2f080_0 .net "out", 0 0, L_0x1e72620;  alias, 1 drivers
S_0x1e2f450 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1de5410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e2f720_0 .net "clk", 0 0, L_0x1e72620;  alias, 1 drivers
v0x1e2f830_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e2f8f0_0 .var "q", 0 0;
v0x1e2f990_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e2f6c0 .event posedge, v0x1df9ba0_0, v0x1e2f080_0;
S_0x1e2fac0 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1de5410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e2fd90_0 .net "clk", 0 0, L_0x1e72620;  alias, 1 drivers
v0x1e2fe50_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e2ff10_0 .var "q", 0 0;
v0x1e2ffe0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e2fd30/0 .event negedge, v0x1e2f080_0;
E_0x1e2fd30/1 .event posedge, v0x1df9ba0_0;
E_0x1e2fd30 .event/or E_0x1e2fd30/0, E_0x1e2fd30/1;
S_0x1e30110 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1de5410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e303d0_0 .net "in_0", 0 0, L_0x1e728b0;  1 drivers
v0x1e304b0_0 .net "in_1", 0 0, L_0x1e72950;  1 drivers
v0x1e30570_0 .var "out", 0 0;
v0x1e30640_0 .net "sel", 0 0, L_0x1e729f0;  alias, 1 drivers
E_0x1e30350 .event edge, v0x1e2ebb0_0, v0x1e303d0_0, v0x1e304b0_0;
S_0x1e30cd0 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1d319b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1e30f70_0 .net "ctrl", 0 0, L_0x1e72bb0;  1 drivers
v0x1e31050_0 .net "in", 0 0, L_0x1e72a90;  1 drivers
v0x1e31110_0 .var "out", 0 0;
E_0x1e30ef0 .event edge, v0x1e30f70_0, v0x1e31050_0;
S_0x1e31240 .scope generate, "fb_gray_selector_loop[5]" "fb_gray_selector_loop[5]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1e31430 .param/l "i" 0 2 28, +C4<0101>;
S_0x1e314f0 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1e31240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e31760_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1e31820_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e318e0_0 .var "q", 0 0;
v0x1e319b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e31ac0 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1e31240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e34ca0_0 .net "buff_out", 0 0, L_0x1e73130;  1 drivers
v0x1e34df0_0 .net "clk", 0 0, L_0x1e73530;  1 drivers
v0x1e34eb0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e34f50_0 .net "out", 0 0, v0x1e34a60_0;  1 drivers
v0x1e35020_0 .net "q", 1 0, L_0x1e73320;  1 drivers
v0x1e350c0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e73320 .concat8 [ 1 1 0 0], v0x1e07d80_0, v0x1e33cd0_0;
L_0x1e733c0 .part L_0x1e73320, 0, 1;
L_0x1e73490 .part L_0x1e73320, 1, 1;
S_0x1e31d20 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1e31ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e33580_0 .net "in", 0 0, L_0x1e73530;  alias, 1 drivers
v0x1e33650_0 .net "out", 0 0, L_0x1e73130;  alias, 1 drivers
v0x1e33720_0 .net "w", 2 0, L_0x1e72ff0;  1 drivers
L_0x1e72c50 .part L_0x1e72ff0, 0, 1;
L_0x1e72db0 .part L_0x1e72ff0, 1, 1;
L_0x1e72ff0 .concat8 [ 1 1 1 0], L_0x1e72ef0, L_0x1e72150, L_0x1e72d40;
L_0x1e731a0 .part L_0x1e72ff0, 2, 1;
S_0x1e31f50 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1e31d20;
 .timescale -9 -12;
P_0x1e32160 .param/l "i" 0 6 15, +C4<00>;
S_0x1e32240 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e31f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e72150 .functor NOT 1, L_0x1e72c50, C4<0>, C4<0>, C4<0>;
v0x1e32470_0 .net "a", 0 0, L_0x1e72c50;  1 drivers
v0x1e32550_0 .net "out", 0 0, L_0x1e72150;  1 drivers
S_0x1e32670 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1e31d20;
 .timescale -9 -12;
P_0x1e32860 .param/l "i" 0 6 15, +C4<01>;
S_0x1e32920 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e32670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e72d40 .functor NOT 1, L_0x1e72db0, C4<0>, C4<0>, C4<0>;
v0x1e32b50_0 .net "a", 0 0, L_0x1e72db0;  1 drivers
v0x1e32c30_0 .net "out", 0 0, L_0x1e72d40;  1 drivers
S_0x1e32d50 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1e31d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e72ef0 .functor NOT 1, L_0x1e73530, C4<0>, C4<0>, C4<0>;
v0x1e32f90_0 .net "a", 0 0, L_0x1e73530;  alias, 1 drivers
v0x1e33050_0 .net "out", 0 0, L_0x1e72ef0;  1 drivers
S_0x1e33170 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1e31d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e73130 .functor NOT 1, L_0x1e731a0, C4<0>, C4<0>, C4<0>;
v0x1e33380_0 .net "a", 0 0, L_0x1e731a0;  1 drivers
v0x1e33460_0 .net "out", 0 0, L_0x1e73130;  alias, 1 drivers
S_0x1e33830 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1e31ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e33b00_0 .net "clk", 0 0, L_0x1e73130;  alias, 1 drivers
v0x1e33c10_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e33cd0_0 .var "q", 0 0;
v0x1e33d70_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e33aa0 .event posedge, v0x1df9ba0_0, v0x1e33460_0;
S_0x1e33ea0 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1e31ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e34170_0 .net "clk", 0 0, L_0x1e73130;  alias, 1 drivers
v0x1e34230_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e07d80_0 .var "q", 0 0;
v0x1e34500_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e34110/0 .event negedge, v0x1e33460_0;
E_0x1e34110/1 .event posedge, v0x1df9ba0_0;
E_0x1e34110 .event/or E_0x1e34110/0, E_0x1e34110/1;
S_0x1e34600 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1e31ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e348c0_0 .net "in_0", 0 0, L_0x1e733c0;  1 drivers
v0x1e349a0_0 .net "in_1", 0 0, L_0x1e73490;  1 drivers
v0x1e34a60_0 .var "out", 0 0;
v0x1e34b30_0 .net "sel", 0 0, L_0x1e73530;  alias, 1 drivers
E_0x1e34840 .event edge, v0x1e32f90_0, v0x1e348c0_0, v0x1e349a0_0;
S_0x1e351c0 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1e31240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1e35460_0 .net "ctrl", 0 0, L_0x1e73730;  1 drivers
v0x1e35540_0 .net "in", 0 0, L_0x1e73660;  1 drivers
v0x1e35600_0 .var "out", 0 0;
E_0x1e353e0 .event edge, v0x1e35460_0, v0x1e35540_0;
S_0x1e35730 .scope generate, "fb_gray_selector_loop[6]" "fb_gray_selector_loop[6]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1e35920 .param/l "i" 0 2 28, +C4<0110>;
S_0x1e359e0 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1e35730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e35c50_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1e35d10_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e35dd0_0 .var "q", 0 0;
v0x1e35ea0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e36050 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1e35730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e39100_0 .net "buff_out", 0 0, L_0x1e73e40;  1 drivers
v0x1e39250_0 .net "clk", 0 0, L_0x1e74270;  1 drivers
v0x1e39310_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e393b0_0 .net "out", 0 0, v0x1e38ec0_0;  1 drivers
v0x1e39480_0 .net "q", 1 0, L_0x1e74030;  1 drivers
v0x1e39520_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e74030 .concat8 [ 1 1 0 0], v0x1e38860_0, v0x1e38240_0;
L_0x1e74100 .part L_0x1e74030, 0, 1;
L_0x1e741d0 .part L_0x1e74030, 1, 1;
S_0x1e36290 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1e36050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e37af0_0 .net "in", 0 0, L_0x1e74270;  alias, 1 drivers
v0x1e37bc0_0 .net "out", 0 0, L_0x1e73e40;  alias, 1 drivers
v0x1e37c90_0 .net "w", 2 0, L_0x1e73d00;  1 drivers
L_0x1e73900 .part L_0x1e73d00, 0, 1;
L_0x1e73ac0 .part L_0x1e73d00, 1, 1;
L_0x1e73d00 .concat8 [ 1 1 1 0], L_0x1e73c00, L_0x1e735d0, L_0x1e739f0;
L_0x1e73eb0 .part L_0x1e73d00, 2, 1;
S_0x1e364c0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1e36290;
 .timescale -9 -12;
P_0x1e366d0 .param/l "i" 0 6 15, +C4<00>;
S_0x1e367b0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e364c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e735d0 .functor NOT 1, L_0x1e73900, C4<0>, C4<0>, C4<0>;
v0x1e369e0_0 .net "a", 0 0, L_0x1e73900;  1 drivers
v0x1e36ac0_0 .net "out", 0 0, L_0x1e735d0;  1 drivers
S_0x1e36be0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1e36290;
 .timescale -9 -12;
P_0x1e36dd0 .param/l "i" 0 6 15, +C4<01>;
S_0x1e36e90 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e36be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e739f0 .functor NOT 1, L_0x1e73ac0, C4<0>, C4<0>, C4<0>;
v0x1e370c0_0 .net "a", 0 0, L_0x1e73ac0;  1 drivers
v0x1e371a0_0 .net "out", 0 0, L_0x1e739f0;  1 drivers
S_0x1e372c0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1e36290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e73c00 .functor NOT 1, L_0x1e74270, C4<0>, C4<0>, C4<0>;
v0x1e37500_0 .net "a", 0 0, L_0x1e74270;  alias, 1 drivers
v0x1e375c0_0 .net "out", 0 0, L_0x1e73c00;  1 drivers
S_0x1e376e0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1e36290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e73e40 .functor NOT 1, L_0x1e73eb0, C4<0>, C4<0>, C4<0>;
v0x1e378f0_0 .net "a", 0 0, L_0x1e73eb0;  1 drivers
v0x1e379d0_0 .net "out", 0 0, L_0x1e73e40;  alias, 1 drivers
S_0x1e37da0 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1e36050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e38070_0 .net "clk", 0 0, L_0x1e73e40;  alias, 1 drivers
v0x1e38180_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e38240_0 .var "q", 0 0;
v0x1e382e0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e38010 .event posedge, v0x1df9ba0_0, v0x1e379d0_0;
S_0x1e38410 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1e36050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e386e0_0 .net "clk", 0 0, L_0x1e73e40;  alias, 1 drivers
v0x1e387a0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e38860_0 .var "q", 0 0;
v0x1e38930_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e38680/0 .event negedge, v0x1e379d0_0;
E_0x1e38680/1 .event posedge, v0x1df9ba0_0;
E_0x1e38680 .event/or E_0x1e38680/0, E_0x1e38680/1;
S_0x1e38a60 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1e36050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e38d20_0 .net "in_0", 0 0, L_0x1e74100;  1 drivers
v0x1e38e00_0 .net "in_1", 0 0, L_0x1e741d0;  1 drivers
v0x1e38ec0_0 .var "out", 0 0;
v0x1e38f90_0 .net "sel", 0 0, L_0x1e74270;  alias, 1 drivers
E_0x1e38ca0 .event edge, v0x1e37500_0, v0x1e38d20_0, v0x1e38e00_0;
S_0x1e39620 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1e35730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1e398c0_0 .net "ctrl", 0 0, L_0x1e73800;  1 drivers
v0x1e399a0_0 .net "in", 0 0, L_0x1e74420;  1 drivers
v0x1e39a60_0 .var "out", 0 0;
E_0x1e39840 .event edge, v0x1e398c0_0, v0x1e399a0_0;
S_0x1e39b90 .scope generate, "fb_gray_selector_loop[7]" "fb_gray_selector_loop[7]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1e39d80 .param/l "i" 0 2 28, +C4<0111>;
S_0x1e39e40 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1e39b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e3a0b0_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1e3a170_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e3a230_0 .var "q", 0 0;
v0x1e3a300_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e3a410 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1e39b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e3d6e0_0 .net "buff_out", 0 0, L_0x1e74b50;  1 drivers
v0x1e3d830_0 .net "clk", 0 0, L_0x1e74f80;  1 drivers
v0x1e3d8f0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e3d990_0 .net "out", 0 0, v0x1e3d4a0_0;  1 drivers
v0x1e3da60_0 .net "q", 1 0, L_0x1e74d40;  1 drivers
v0x1e3db00_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e74d40 .concat8 [ 1 1 0 0], v0x1e3cc40_0, v0x1e3c620_0;
L_0x1e74e10 .part L_0x1e74d40, 0, 1;
L_0x1e74ee0 .part L_0x1e74d40, 1, 1;
S_0x1e3a670 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1e3a410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e3bed0_0 .net "in", 0 0, L_0x1e74f80;  alias, 1 drivers
v0x1e3bfa0_0 .net "out", 0 0, L_0x1e74b50;  alias, 1 drivers
v0x1e3c070_0 .net "w", 2 0, L_0x1e74a10;  1 drivers
L_0x1e74610 .part L_0x1e74a10, 0, 1;
L_0x1e747d0 .part L_0x1e74a10, 1, 1;
L_0x1e74a10 .concat8 [ 1 1 1 0], L_0x1e74910, L_0x1e74570, L_0x1e74700;
L_0x1e74bc0 .part L_0x1e74a10, 2, 1;
S_0x1e3a8a0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1e3a670;
 .timescale -9 -12;
P_0x1e3aab0 .param/l "i" 0 6 15, +C4<00>;
S_0x1e3ab90 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e3a8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e74570 .functor NOT 1, L_0x1e74610, C4<0>, C4<0>, C4<0>;
v0x1e3adc0_0 .net "a", 0 0, L_0x1e74610;  1 drivers
v0x1e3aea0_0 .net "out", 0 0, L_0x1e74570;  1 drivers
S_0x1e3afc0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1e3a670;
 .timescale -9 -12;
P_0x1e3b1b0 .param/l "i" 0 6 15, +C4<01>;
S_0x1e3b270 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e3afc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e74700 .functor NOT 1, L_0x1e747d0, C4<0>, C4<0>, C4<0>;
v0x1e3b4a0_0 .net "a", 0 0, L_0x1e747d0;  1 drivers
v0x1e3b580_0 .net "out", 0 0, L_0x1e74700;  1 drivers
S_0x1e3b6a0 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1e3a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e74910 .functor NOT 1, L_0x1e74f80, C4<0>, C4<0>, C4<0>;
v0x1e3b8e0_0 .net "a", 0 0, L_0x1e74f80;  alias, 1 drivers
v0x1e3b9a0_0 .net "out", 0 0, L_0x1e74910;  1 drivers
S_0x1e3bac0 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1e3a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e74b50 .functor NOT 1, L_0x1e74bc0, C4<0>, C4<0>, C4<0>;
v0x1e3bcd0_0 .net "a", 0 0, L_0x1e74bc0;  1 drivers
v0x1e3bdb0_0 .net "out", 0 0, L_0x1e74b50;  alias, 1 drivers
S_0x1e3c180 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1e3a410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e3c450_0 .net "clk", 0 0, L_0x1e74b50;  alias, 1 drivers
v0x1e3c560_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e3c620_0 .var "q", 0 0;
v0x1e3c6c0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e3c3f0 .event posedge, v0x1df9ba0_0, v0x1e3bdb0_0;
S_0x1e3c7f0 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1e3a410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e3cac0_0 .net "clk", 0 0, L_0x1e74b50;  alias, 1 drivers
v0x1e3cb80_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e3cc40_0 .var "q", 0 0;
v0x1e3cd10_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e3ca60/0 .event negedge, v0x1e3bdb0_0;
E_0x1e3ca60/1 .event posedge, v0x1df9ba0_0;
E_0x1e3ca60 .event/or E_0x1e3ca60/0, E_0x1e3ca60/1;
S_0x1d22b70 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1e3a410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e3d300_0 .net "in_0", 0 0, L_0x1e74e10;  1 drivers
v0x1e3d3e0_0 .net "in_1", 0 0, L_0x1e74ee0;  1 drivers
v0x1e3d4a0_0 .var "out", 0 0;
v0x1e3d570_0 .net "sel", 0 0, L_0x1e74f80;  alias, 1 drivers
E_0x1e3d280 .event edge, v0x1e3b8e0_0, v0x1e3d300_0, v0x1e3d3e0_0;
S_0x1e3dc00 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1e39b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1e3dea0_0 .net "ctrl", 0 0, L_0x1e75220;  1 drivers
v0x1e3df80_0 .net "in", 0 0, L_0x1e744c0;  1 drivers
v0x1e3e040_0 .var "out", 0 0;
E_0x1e3de20 .event edge, v0x1e3dea0_0, v0x1e3df80_0;
S_0x1e3e170 .scope generate, "fb_gray_selector_loop[8]" "fb_gray_selector_loop[8]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1d31ba0 .param/l "i" 0 2 28, +C4<01000>;
S_0x1e3e460 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1e3e170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e3e6d0_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1d1d6b0_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e3e9a0_0 .var "q", 0 0;
v0x1e3eb50_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e3ebf0 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1e3e170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e41c80_0 .net "buff_out", 0 0, L_0x1e75940;  1 drivers
v0x1e41dd0_0 .net "clk", 0 0, L_0x1e75d70;  1 drivers
v0x1e41e90_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e41f30_0 .net "out", 0 0, v0x1e41a40_0;  1 drivers
v0x1e42000_0 .net "q", 1 0, L_0x1e75b30;  1 drivers
v0x1e420a0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e75b30 .concat8 [ 1 1 0 0], v0x1e413e0_0, v0x1e40dc0_0;
L_0x1e75c00 .part L_0x1e75b30, 0, 1;
L_0x1e75cd0 .part L_0x1e75b30, 1, 1;
S_0x1e3ee30 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1e3ebf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e40670_0 .net "in", 0 0, L_0x1e75d70;  alias, 1 drivers
v0x1e40740_0 .net "out", 0 0, L_0x1e75940;  alias, 1 drivers
v0x1e40810_0 .net "w", 2 0, L_0x1e75800;  1 drivers
L_0x1e75020 .part L_0x1e75800, 0, 1;
L_0x1e755c0 .part L_0x1e75800, 1, 1;
L_0x1e75800 .concat8 [ 1 1 1 0], L_0x1e75700, L_0x1e720c0, L_0x1e754f0;
L_0x1e759b0 .part L_0x1e75800, 2, 1;
S_0x1e3f040 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1e3ee30;
 .timescale -9 -12;
P_0x1e3f250 .param/l "i" 0 6 15, +C4<00>;
S_0x1e3f330 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e3f040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e720c0 .functor NOT 1, L_0x1e75020, C4<0>, C4<0>, C4<0>;
v0x1e3f560_0 .net "a", 0 0, L_0x1e75020;  1 drivers
v0x1e3f640_0 .net "out", 0 0, L_0x1e720c0;  1 drivers
S_0x1e3f760 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1e3ee30;
 .timescale -9 -12;
P_0x1e3f950 .param/l "i" 0 6 15, +C4<01>;
S_0x1e3fa10 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e3f760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e754f0 .functor NOT 1, L_0x1e755c0, C4<0>, C4<0>, C4<0>;
v0x1e3fc40_0 .net "a", 0 0, L_0x1e755c0;  1 drivers
v0x1e3fd20_0 .net "out", 0 0, L_0x1e754f0;  1 drivers
S_0x1e3fe40 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1e3ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e75700 .functor NOT 1, L_0x1e75d70, C4<0>, C4<0>, C4<0>;
v0x1e40080_0 .net "a", 0 0, L_0x1e75d70;  alias, 1 drivers
v0x1e40140_0 .net "out", 0 0, L_0x1e75700;  1 drivers
S_0x1e40260 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1e3ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e75940 .functor NOT 1, L_0x1e759b0, C4<0>, C4<0>, C4<0>;
v0x1e40470_0 .net "a", 0 0, L_0x1e759b0;  1 drivers
v0x1e40550_0 .net "out", 0 0, L_0x1e75940;  alias, 1 drivers
S_0x1e40920 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1e3ebf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e40bf0_0 .net "clk", 0 0, L_0x1e75940;  alias, 1 drivers
v0x1e40d00_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e40dc0_0 .var "q", 0 0;
v0x1e40e60_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e40b90 .event posedge, v0x1df9ba0_0, v0x1e40550_0;
S_0x1e40f90 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1e3ebf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e41260_0 .net "clk", 0 0, L_0x1e75940;  alias, 1 drivers
v0x1e41320_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e413e0_0 .var "q", 0 0;
v0x1e414b0_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e41200/0 .event negedge, v0x1e40550_0;
E_0x1e41200/1 .event posedge, v0x1df9ba0_0;
E_0x1e41200 .event/or E_0x1e41200/0, E_0x1e41200/1;
S_0x1e415e0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1e3ebf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e418a0_0 .net "in_0", 0 0, L_0x1e75c00;  1 drivers
v0x1e41980_0 .net "in_1", 0 0, L_0x1e75cd0;  1 drivers
v0x1e41a40_0 .var "out", 0 0;
v0x1e41b10_0 .net "sel", 0 0, L_0x1e75d70;  alias, 1 drivers
E_0x1e41820 .event edge, v0x1e40080_0, v0x1e418a0_0, v0x1e41980_0;
S_0x1e421a0 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1e3e170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1e42440_0 .net "ctrl", 0 0, L_0x1e753d0;  1 drivers
v0x1e42520_0 .net "in", 0 0, L_0x1e75e10;  1 drivers
v0x1e425e0_0 .var "out", 0 0;
E_0x1e423c0 .event edge, v0x1e42440_0, v0x1e42520_0;
S_0x1e42710 .scope generate, "fb_gray_selector_loop[9]" "fb_gray_selector_loop[9]" 2 28, 2 28 0, S_0x1dcf490;
 .timescale -9 -12;
P_0x1e42900 .param/l "i" 0 2 28, +C4<01001>;
S_0x1e429c0 .scope module, "dl" "dlrtn" 2 31, 2 10 0, S_0x1e42710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e42c30_0 .net8 "d", 0 0, RS_0x7f5cf07fd258;  alias, 10 drivers
v0x1e42cf0_0 .net "gate", 0 0, v0x1e66c40_0;  alias, 1 drivers
v0x1e42db0_0 .var "q", 0 0;
v0x1e42e80_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e42f90 .scope module, "eff" "edge_ff_n" 2 29, 5 7 0, S_0x1e42710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1e46060_0 .net "buff_out", 0 0, L_0x1e765d0;  1 drivers
v0x1e461b0_0 .net "clk", 0 0, L_0x1e76a00;  1 drivers
v0x1e46270_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e46310_0 .net "out", 0 0, v0x1e45e20_0;  1 drivers
v0x1e463e0_0 .net "q", 1 0, L_0x1e767c0;  1 drivers
v0x1e46480_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
L_0x1e767c0 .concat8 [ 1 1 0 0], v0x1e457c0_0, v0x1e451a0_0;
L_0x1e76890 .part L_0x1e767c0, 0, 1;
L_0x1e76960 .part L_0x1e767c0, 1, 1;
S_0x1e431f0 .scope module, "bf" "buffer" 5 14, 6 9 0, S_0x1e42f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1e44a50_0 .net "in", 0 0, L_0x1e76a00;  alias, 1 drivers
v0x1e44b20_0 .net "out", 0 0, L_0x1e765d0;  alias, 1 drivers
v0x1e44bf0_0 .net "w", 2 0, L_0x1e76490;  1 drivers
L_0x1e76090 .part L_0x1e76490, 0, 1;
L_0x1e76250 .part L_0x1e76490, 1, 1;
L_0x1e76490 .concat8 [ 1 1 1 0], L_0x1e76390, L_0x1e75fc0, L_0x1e76180;
L_0x1e76640 .part L_0x1e76490, 2, 1;
S_0x1e43420 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 6 15, 6 15 0, S_0x1e431f0;
 .timescale -9 -12;
P_0x1e43630 .param/l "i" 0 6 15, +C4<00>;
S_0x1e43710 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e43420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e75fc0 .functor NOT 1, L_0x1e76090, C4<0>, C4<0>, C4<0>;
v0x1e43940_0 .net "a", 0 0, L_0x1e76090;  1 drivers
v0x1e43a20_0 .net "out", 0 0, L_0x1e75fc0;  1 drivers
S_0x1e43b40 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 6 15, 6 15 0, S_0x1e431f0;
 .timescale -9 -12;
P_0x1e43d30 .param/l "i" 0 6 15, +C4<01>;
S_0x1e43df0 .scope module, "g2" "not_gate" 6 16, 6 3 0, S_0x1e43b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e76180 .functor NOT 1, L_0x1e76250, C4<0>, C4<0>, C4<0>;
v0x1e44020_0 .net "a", 0 0, L_0x1e76250;  1 drivers
v0x1e44100_0 .net "out", 0 0, L_0x1e76180;  1 drivers
S_0x1e44220 .scope module, "g1" "not_gate" 6 14, 6 3 0, S_0x1e431f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e76390 .functor NOT 1, L_0x1e76a00, C4<0>, C4<0>, C4<0>;
v0x1e44460_0 .net "a", 0 0, L_0x1e76a00;  alias, 1 drivers
v0x1e44520_0 .net "out", 0 0, L_0x1e76390;  1 drivers
S_0x1e44640 .scope module, "g3" "not_gate" 6 19, 6 3 0, S_0x1e431f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1e765d0 .functor NOT 1, L_0x1e76640, C4<0>, C4<0>, C4<0>;
v0x1e44850_0 .net "a", 0 0, L_0x1e76640;  1 drivers
v0x1e44930_0 .net "out", 0 0, L_0x1e765d0;  alias, 1 drivers
S_0x1e44d00 .scope module, "dff" "asyn_rst_dff" 5 15, 7 2 0, S_0x1e42f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e44fd0_0 .net "clk", 0 0, L_0x1e765d0;  alias, 1 drivers
v0x1e450e0_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e451a0_0 .var "q", 0 0;
v0x1e45240_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e44f70 .event posedge, v0x1df9ba0_0, v0x1e44930_0;
S_0x1e45370 .scope module, "dff_n" "asyn_rst_dff_n" 5 16, 8 2 0, S_0x1e42f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e45640_0 .net "clk", 0 0, L_0x1e765d0;  alias, 1 drivers
v0x1e45700_0 .net "d", 0 0, v0x1e67150_0;  alias, 1 drivers
v0x1e457c0_0 .var "q", 0 0;
v0x1e45890_0 .net "rstb", 0 0, v0x1e66c40_0;  alias, 1 drivers
E_0x1e455e0/0 .event negedge, v0x1e44930_0;
E_0x1e455e0/1 .event posedge, v0x1df9ba0_0;
E_0x1e455e0 .event/or E_0x1e455e0/0, E_0x1e455e0/1;
S_0x1e459c0 .scope module, "mux" "mux_2_1" 5 17, 9 2 0, S_0x1e42f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x1e45c80_0 .net "in_0", 0 0, L_0x1e76890;  1 drivers
v0x1e45d60_0 .net "in_1", 0 0, L_0x1e76960;  1 drivers
v0x1e45e20_0 .var "out", 0 0;
v0x1e45ef0_0 .net "sel", 0 0, L_0x1e76a00;  alias, 1 drivers
E_0x1e45c00 .event edge, v0x1e44460_0, v0x1e45c80_0, v0x1e45d60_0;
S_0x1e46580 .scope module, "t_buf" "tbuf" 2 30, 10 2 0, S_0x1e42710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x1e46820_0 .net "ctrl", 0 0, L_0x1e76aa0;  1 drivers
v0x1e46900_0 .net "in", 0 0, L_0x1e76eb0;  1 drivers
v0x1e469c0_0 .var "out", 0 0;
E_0x1e467a0 .event edge, v0x1e46820_0, v0x1e46900_0;
S_0x1e47210 .scope module, "ud_c" "u_d_bin_counter" 2 42, 11 48 0, S_0x1dd2770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "u_d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /OUTPUT 16 "q"
L_0x1e6db40 .functor NOT 1, v0x1e66ce0_0, C4<0>, C4<0>, C4<0>;
L_0x1e6e800 .functor AND 1, L_0x1e6ea70, L_0x1e6e760, C4<1>, C4<1>;
L_0x1e6eb60 .functor AND 1, L_0x1e6e8c0, L_0x1e6ed20, C4<1>, C4<1>;
L_0x1e6ec20 .functor OR 1, L_0x1e6e800, L_0x1e6eb60, C4<0>, C4<0>;
v0x1e636f0_0 .net *"_s161", 0 0, L_0x1e6ea70;  1 drivers
v0x1e637f0_0 .net *"_s163", 0 0, L_0x1e6e760;  1 drivers
v0x1e638d0_0 .net *"_s167", 0 0, L_0x1e6ed20;  1 drivers
v0x1e63990_0 .net "a_o", 13 0, L_0x1e6dff0;  1 drivers
v0x1e63a70_0 .net "and1", 0 0, L_0x1e6e800;  1 drivers
v0x1e63b80_0 .net "and2", 0 0, L_0x1e6eb60;  1 drivers
v0x1e63c40_0 .net "b_in", 0 0, L_0x1e6db40;  1 drivers
v0x1e63ce0_0 .net "b_o", 13 0, L_0x1e6da00;  1 drivers
v0x1e63da0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e63ed0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e63f70_0 .net "q", 15 0, L_0x1e6f140;  alias, 1 drivers
v0x1e64050_0 .net "q_b14", 0 0, L_0x1e6e8c0;  1 drivers
v0x1e64120_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e641c0_0 .net "t_o", 13 0, L_0x1e6e1e0;  1 drivers
v0x1e64280_0 .net "t_o14", 0 0, L_0x1e6ec20;  1 drivers
v0x1e64350_0 .net "u_d", 0 0, v0x1e66ce0_0;  alias, 1 drivers
L_0x1e67930 .part L_0x1e6dff0, 0, 1;
L_0x1e67a20 .part L_0x1e6e1e0, 0, 1;
L_0x1e67b10 .part L_0x1e6da00, 0, 1;
L_0x1e680d0 .part L_0x1e6dff0, 1, 1;
L_0x1e68210 .part L_0x1e6e1e0, 1, 1;
L_0x1e68350 .part L_0x1e6da00, 1, 1;
L_0x1e68940 .part L_0x1e6dff0, 2, 1;
L_0x1e68a30 .part L_0x1e6e1e0, 2, 1;
L_0x1e68b70 .part L_0x1e6da00, 2, 1;
L_0x1e690d0 .part L_0x1e6dff0, 3, 1;
L_0x1e692b0 .part L_0x1e6e1e0, 3, 1;
L_0x1e693e0 .part L_0x1e6da00, 3, 1;
L_0x1e69970 .part L_0x1e6dff0, 4, 1;
L_0x1e69a60 .part L_0x1e6e1e0, 4, 1;
L_0x1e69bd0 .part L_0x1e6da00, 4, 1;
L_0x1e6a0e0 .part L_0x1e6dff0, 5, 1;
L_0x1e6a260 .part L_0x1e6e1e0, 5, 1;
L_0x1e6a350 .part L_0x1e6da00, 5, 1;
L_0x1e6a8e0 .part L_0x1e6dff0, 6, 1;
L_0x1e6a9d0 .part L_0x1e6e1e0, 6, 1;
L_0x1e6a440 .part L_0x1e6da00, 6, 1;
L_0x1e6b050 .part L_0x1e6dff0, 7, 1;
L_0x1e6aac0 .part L_0x1e6e1e0, 7, 1;
L_0x1e6b420 .part L_0x1e6da00, 7, 1;
L_0x1e6b9e0 .part L_0x1e6dff0, 8, 1;
L_0x1e6bad0 .part L_0x1e6e1e0, 8, 1;
L_0x1e6b5d0 .part L_0x1e6da00, 8, 1;
L_0x1e6c160 .part L_0x1e6dff0, 9, 1;
L_0x1e6bbc0 .part L_0x1e6e1e0, 9, 1;
L_0x1e6c390 .part L_0x1e6da00, 9, 1;
L_0x1e6c930 .part L_0x1e6dff0, 10, 1;
L_0x1e6ca20 .part L_0x1e6e1e0, 10, 1;
L_0x1e6c480 .part L_0x1e6da00, 10, 1;
L_0x1e6d090 .part L_0x1e6dff0, 11, 1;
L_0x1e6cb10 .part L_0x1e6e1e0, 11, 1;
L_0x1e6d2a0 .part L_0x1e6da00, 11, 1;
L_0x1e6d820 .part L_0x1e6dff0, 12, 1;
L_0x1e6d910 .part L_0x1e6e1e0, 12, 1;
L_0x1e6d390 .part L_0x1e6da00, 12, 1;
LS_0x1e6dff0_0_0 .concat8 [ 1 1 1 1], L_0x1e6de50, L_0x1e676e0, L_0x1e67ed0, L_0x1e687a0;
LS_0x1e6dff0_0_4 .concat8 [ 1 1 1 1], L_0x1e68f30, L_0x1e697b0, L_0x1e69f20, L_0x1e6a740;
LS_0x1e6dff0_0_8 .concat8 [ 1 1 1 1], L_0x1e6ae90, L_0x1e6b840, L_0x1e6bfc0, L_0x1e6c790;
LS_0x1e6dff0_0_12 .concat8 [ 1 1 0 0], L_0x1e6cef0, L_0x1e6d680;
L_0x1e6dff0 .concat8 [ 4 4 4 2], LS_0x1e6dff0_0_0, LS_0x1e6dff0_0_4, LS_0x1e6dff0_0_8, LS_0x1e6dff0_0_12;
LS_0x1e6da00_0_0 .concat8 [ 1 1 1 1], L_0x1e6dec0, L_0x1e67770, L_0x1e67f40, L_0x1e68810;
LS_0x1e6da00_0_4 .concat8 [ 1 1 1 1], L_0x1e68fa0, L_0x1e69840, L_0x1e69fb0, L_0x1e6a7b0;
LS_0x1e6da00_0_8 .concat8 [ 1 1 1 1], L_0x1e6af20, L_0x1e6b8b0, L_0x1e6c030, L_0x1e6c800;
LS_0x1e6da00_0_12 .concat8 [ 1 1 0 0], L_0x1e6cf60, L_0x1e6d6f0;
L_0x1e6da00 .concat8 [ 4 4 4 2], LS_0x1e6da00_0_0, LS_0x1e6da00_0_4, LS_0x1e6da00_0_8, LS_0x1e6da00_0_12;
LS_0x1e6e1e0_0_0 .concat8 [ 1 1 1 1], L_0x1e6df30, L_0x1e67840, L_0x1e67fe0, L_0x1e68880;
LS_0x1e6e1e0_0_4 .concat8 [ 1 1 1 1], L_0x1e69010, L_0x1e698b0, L_0x1e6a020, L_0x1e6a820;
LS_0x1e6e1e0_0_8 .concat8 [ 1 1 1 1], L_0x1e6af90, L_0x1e6b920, L_0x1e6c0a0, L_0x1e6c870;
LS_0x1e6e1e0_0_12 .concat8 [ 1 1 0 0], L_0x1e6cfd0, L_0x1e6d760;
L_0x1e6e1e0 .concat8 [ 4 4 4 2], LS_0x1e6e1e0_0_0, LS_0x1e6e1e0_0_4, LS_0x1e6e1e0_0_8, LS_0x1e6e1e0_0_12;
L_0x1e6e980 .part L_0x1e6e1e0, 13, 1;
L_0x1e6ea70 .part L_0x1e6f140, 14, 1;
L_0x1e6e760 .part L_0x1e6dff0, 13, 1;
L_0x1e6ed20 .part L_0x1e6da00, 13, 1;
LS_0x1e6f140_0_0 .concat8 [ 1 1 1 1], v0x1e60d40_0, v0x1e48180_0, v0x1e4a050_0, v0x1e4bf20_0;
LS_0x1e6f140_0_4 .concat8 [ 1 1 1 1], v0x1e4de00_0, v0x1e4fc20_0, v0x1e51bb0_0, v0x1e53960_0;
LS_0x1e6f140_0_8 .concat8 [ 1 1 1 1], v0x1e55920_0, v0x1e57760_0, v0x1e595e0_0, v0x1e5b3e0_0;
LS_0x1e6f140_0_12 .concat8 [ 1 1 1 1], v0x1e5d3e0_0, v0x1e5f1e0_0, v0x1e62fc0_0, v0x1e62310_0;
L_0x1e6f140 .concat8 [ 4 4 4 4], LS_0x1e6f140_0_0, LS_0x1e6f140_0_4, LS_0x1e6f140_0_8, LS_0x1e6f140_0_12;
S_0x1e47480 .scope generate, "bin_counter[0]" "bin_counter[0]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e47670 .param/l "i" 0 11 56, +C4<00>;
S_0x1e47750 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e47480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e342f0 .functor AND 1, L_0x1e67a20, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e676e0 .functor AND 1, L_0x1e67930, v0x1e48180_0, C4<1>, C4<1>;
L_0x1e67770 .functor AND 1, L_0x1e34460, L_0x1e67b10, C4<1>, C4<1>;
L_0x1e67840 .functor OR 1, L_0x1e676e0, L_0x1e67770, C4<0>, C4<0>;
v0x1e488d0_0 .net "a", 0 0, L_0x1e67930;  1 drivers
v0x1e489b0_0 .net "a_o", 0 0, L_0x1e676e0;  1 drivers
v0x1e48a70_0 .net "and_t", 0 0, L_0x1e342f0;  1 drivers
v0x1e48b40_0 .net "b", 0 0, L_0x1e67b10;  1 drivers
v0x1e48be0_0 .net "b_o", 0 0, L_0x1e67770;  1 drivers
v0x1e48cd0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e48d70_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e48e30_0 .net "q", 0 0, v0x1e48180_0;  1 drivers
v0x1e48f20_0 .net "q_b", 0 0, L_0x1e34460;  1 drivers
v0x1e49050_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e490f0_0 .net "t", 0 0, L_0x1e67a20;  1 drivers
v0x1e49190_0 .net "t_o", 0 0, L_0x1e67840;  1 drivers
S_0x1e47a80 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e47750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e34360 .functor XOR 1, v0x1e48180_0, L_0x1e342f0, C4<0>, C4<0>;
L_0x1e34460 .functor NOT 1, v0x1e48180_0, C4<0>, C4<0>, C4<0>;
v0x1e483a0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e484b0_0 .net "d", 0 0, L_0x1e34360;  1 drivers
v0x1e48570_0 .net "q", 0 0, v0x1e48180_0;  alias, 1 drivers
v0x1e48640_0 .net "q_b", 0 0, L_0x1e34460;  alias, 1 drivers
v0x1e486e0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e487d0_0 .net "t", 0 0, L_0x1e342f0;  alias, 1 drivers
S_0x1e47d20 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e47a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e47ff0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e480e0_0 .net "d", 0 0, L_0x1e34360;  alias, 1 drivers
v0x1e48180_0 .var "q", 0 0;
v0x1e48250_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
E_0x1dd6280/0 .event negedge, v0x1dd6570_0;
E_0x1dd6280/1 .event posedge, v0x1dd61a0_0;
E_0x1dd6280 .event/or E_0x1dd6280/0, E_0x1dd6280/1;
S_0x1e493f0 .scope generate, "bin_counter[1]" "bin_counter[1]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e495b0 .param/l "i" 0 11 56, +C4<01>;
S_0x1e49670 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e493f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e67c00 .functor AND 1, L_0x1e68210, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e67ed0 .functor AND 1, L_0x1e680d0, v0x1e4a050_0, C4<1>, C4<1>;
L_0x1e67f40 .functor AND 1, L_0x1e67d80, L_0x1e68350, C4<1>, C4<1>;
L_0x1e67fe0 .functor OR 1, L_0x1e67ed0, L_0x1e67f40, C4<0>, C4<0>;
v0x1e4a830_0 .net "a", 0 0, L_0x1e680d0;  1 drivers
v0x1e4a910_0 .net "a_o", 0 0, L_0x1e67ed0;  1 drivers
v0x1e4a9d0_0 .net "and_t", 0 0, L_0x1e67c00;  1 drivers
v0x1e4aaa0_0 .net "b", 0 0, L_0x1e68350;  1 drivers
v0x1e4ab40_0 .net "b_o", 0 0, L_0x1e67f40;  1 drivers
v0x1e4ac30_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4acd0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e4ad70_0 .net "q", 0 0, v0x1e4a050_0;  1 drivers
v0x1e4ae60_0 .net "q_b", 0 0, L_0x1e67d80;  1 drivers
v0x1e4af90_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e4b030_0 .net "t", 0 0, L_0x1e68210;  1 drivers
v0x1e4b0d0_0 .net "t_o", 0 0, L_0x1e67fe0;  1 drivers
S_0x1e49940 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e49670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e67cc0 .functor XOR 1, v0x1e4a050_0, L_0x1e67c00, C4<0>, C4<0>;
L_0x1e67d80 .functor NOT 1, v0x1e4a050_0, C4<0>, C4<0>, C4<0>;
v0x1e4a3d0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4a470_0 .net "d", 0 0, L_0x1e67cc0;  1 drivers
v0x1e4a510_0 .net "q", 0 0, v0x1e4a050_0;  alias, 1 drivers
v0x1e4a610_0 .net "q_b", 0 0, L_0x1e67d80;  alias, 1 drivers
v0x1e4a6b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e4a750_0 .net "t", 0 0, L_0x1e67c00;  alias, 1 drivers
S_0x1e49bb0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e49940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e49e40_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e49f90_0 .net "d", 0 0, L_0x1e67cc0;  alias, 1 drivers
v0x1e4a050_0 .var "q", 0 0;
v0x1e4a120_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e4b310 .scope generate, "bin_counter[2]" "bin_counter[2]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e4b500 .param/l "i" 0 11 56, +C4<010>;
S_0x1e4b5a0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e4b310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e684d0 .functor AND 1, L_0x1e68a30, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e687a0 .functor AND 1, L_0x1e68940, v0x1e4bf20_0, C4<1>, C4<1>;
L_0x1e68810 .functor AND 1, L_0x1e68650, L_0x1e68b70, C4<1>, C4<1>;
L_0x1e68880 .functor OR 1, L_0x1e687a0, L_0x1e68810, C4<0>, C4<0>;
v0x1e4c6e0_0 .net "a", 0 0, L_0x1e68940;  1 drivers
v0x1e4c7c0_0 .net "a_o", 0 0, L_0x1e687a0;  1 drivers
v0x1e4c880_0 .net "and_t", 0 0, L_0x1e684d0;  1 drivers
v0x1e4c950_0 .net "b", 0 0, L_0x1e68b70;  1 drivers
v0x1e4c9f0_0 .net "b_o", 0 0, L_0x1e68810;  1 drivers
v0x1e4cae0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4cb80_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e4cc70_0 .net "q", 0 0, v0x1e4bf20_0;  1 drivers
v0x1e4cd60_0 .net "q_b", 0 0, L_0x1e68650;  1 drivers
v0x1e4ce90_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e4cf30_0 .net "t", 0 0, L_0x1e68a30;  1 drivers
v0x1e4cfd0_0 .net "t_o", 0 0, L_0x1e68880;  1 drivers
S_0x1e4b870 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e4b5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e68590 .functor XOR 1, v0x1e4bf20_0, L_0x1e684d0, C4<0>, C4<0>;
L_0x1e68650 .functor NOT 1, v0x1e4bf20_0, C4<0>, C4<0>, C4<0>;
v0x1e4c140_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4c310_0 .net "d", 0 0, L_0x1e68590;  1 drivers
v0x1e4c3b0_0 .net "q", 0 0, v0x1e4bf20_0;  alias, 1 drivers
v0x1e4c450_0 .net "q_b", 0 0, L_0x1e68650;  alias, 1 drivers
v0x1e4c4f0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e4c5e0_0 .net "t", 0 0, L_0x1e684d0;  alias, 1 drivers
S_0x1e4bb10 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e4b870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e4bda0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4be60_0 .net "d", 0 0, L_0x1e68590;  alias, 1 drivers
v0x1e4bf20_0 .var "q", 0 0;
v0x1e4bff0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e4d230 .scope generate, "bin_counter[3]" "bin_counter[3]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e4d3f0 .param/l "i" 0 11 56, +C4<011>;
S_0x1e4d4b0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e4d230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e68c60 .functor AND 1, L_0x1e692b0, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e68f30 .functor AND 1, L_0x1e690d0, v0x1e4de00_0, C4<1>, C4<1>;
L_0x1e68fa0 .functor AND 1, L_0x1e68de0, L_0x1e693e0, C4<1>, C4<1>;
L_0x1e69010 .functor OR 1, L_0x1e68f30, L_0x1e68fa0, C4<0>, C4<0>;
v0x1e4e530_0 .net "a", 0 0, L_0x1e690d0;  1 drivers
v0x1e4e610_0 .net "a_o", 0 0, L_0x1e68f30;  1 drivers
v0x1e4e6d0_0 .net "and_t", 0 0, L_0x1e68c60;  1 drivers
v0x1e4e7a0_0 .net "b", 0 0, L_0x1e693e0;  1 drivers
v0x1e4e840_0 .net "b_o", 0 0, L_0x1e68fa0;  1 drivers
v0x1e4e930_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4e9d0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e4ea70_0 .net "q", 0 0, v0x1e4de00_0;  1 drivers
v0x1e4eb60_0 .net "q_b", 0 0, L_0x1e68de0;  1 drivers
v0x1e4ec90_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e4ed30_0 .net "t", 0 0, L_0x1e692b0;  1 drivers
v0x1e4edd0_0 .net "t_o", 0 0, L_0x1e69010;  1 drivers
S_0x1e4d780 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e4d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e68d20 .functor XOR 1, v0x1e4de00_0, L_0x1e68c60, C4<0>, C4<0>;
L_0x1e68de0 .functor NOT 1, v0x1e4de00_0, C4<0>, C4<0>, C4<0>;
v0x1e4e020_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4e0e0_0 .net "d", 0 0, L_0x1e68d20;  1 drivers
v0x1e4e1a0_0 .net "q", 0 0, v0x1e4de00_0;  alias, 1 drivers
v0x1e4e2a0_0 .net "q_b", 0 0, L_0x1e68de0;  alias, 1 drivers
v0x1e4e340_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e4e430_0 .net "t", 0 0, L_0x1e68c60;  alias, 1 drivers
S_0x1e4d9f0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e4d780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e4dc80_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4dd40_0 .net "d", 0 0, L_0x1e68d20;  alias, 1 drivers
v0x1e4de00_0 .var "q", 0 0;
v0x1e4ded0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e4f030 .scope generate, "bin_counter[4]" "bin_counter[4]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e4f240 .param/l "i" 0 11 56, +C4<0100>;
S_0x1e4f300 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e4f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e69580 .functor AND 1, L_0x1e69a60, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e697b0 .functor AND 1, L_0x1e69970, v0x1e4fc20_0, C4<1>, C4<1>;
L_0x1e69840 .functor AND 1, L_0x1e69660, L_0x1e69bd0, C4<1>, C4<1>;
L_0x1e698b0 .functor OR 1, L_0x1e697b0, L_0x1e69840, C4<0>, C4<0>;
v0x1e50350_0 .net "a", 0 0, L_0x1e69970;  1 drivers
v0x1e50430_0 .net "a_o", 0 0, L_0x1e697b0;  1 drivers
v0x1e504f0_0 .net "and_t", 0 0, L_0x1e69580;  1 drivers
v0x1e505c0_0 .net "b", 0 0, L_0x1e69bd0;  1 drivers
v0x1e50660_0 .net "b_o", 0 0, L_0x1e69840;  1 drivers
v0x1e50750_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e507f0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e50920_0 .net "q", 0 0, v0x1e4fc20_0;  1 drivers
v0x1e509c0_0 .net "q_b", 0 0, L_0x1e69660;  1 drivers
v0x1e50af0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e50b90_0 .net "t", 0 0, L_0x1e69a60;  1 drivers
v0x1e50c30_0 .net "t_o", 0 0, L_0x1e698b0;  1 drivers
S_0x1e4f5d0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e4f300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e695f0 .functor XOR 1, v0x1e4fc20_0, L_0x1e69580, C4<0>, C4<0>;
L_0x1e69660 .functor NOT 1, v0x1e4fc20_0, C4<0>, C4<0>, C4<0>;
v0x1e4fe40_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4ff00_0 .net "d", 0 0, L_0x1e695f0;  1 drivers
v0x1e4ffc0_0 .net "q", 0 0, v0x1e4fc20_0;  alias, 1 drivers
v0x1e500c0_0 .net "q_b", 0 0, L_0x1e69660;  alias, 1 drivers
v0x1e50160_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e50250_0 .net "t", 0 0, L_0x1e69580;  alias, 1 drivers
S_0x1e4f840 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e4f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e4faa0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4fb60_0 .net "d", 0 0, L_0x1e695f0;  alias, 1 drivers
v0x1e4fc20_0 .var "q", 0 0;
v0x1e4fcf0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e50e90 .scope generate, "bin_counter[5]" "bin_counter[5]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e51050 .param/l "i" 0 11 56, +C4<0101>;
S_0x1e51110 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e50e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e69510 .functor AND 1, L_0x1e6a260, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e69f20 .functor AND 1, L_0x1e6a0e0, v0x1e51bb0_0, C4<1>, C4<1>;
L_0x1e69fb0 .functor AND 1, L_0x1e69dd0, L_0x1e6a350, C4<1>, C4<1>;
L_0x1e6a020 .functor OR 1, L_0x1e69f20, L_0x1e69fb0, C4<0>, C4<0>;
v0x1e52290_0 .net "a", 0 0, L_0x1e6a0e0;  1 drivers
v0x1e52370_0 .net "a_o", 0 0, L_0x1e69f20;  1 drivers
v0x1e52430_0 .net "and_t", 0 0, L_0x1e69510;  1 drivers
v0x1e52500_0 .net "b", 0 0, L_0x1e6a350;  1 drivers
v0x1e525a0_0 .net "b_o", 0 0, L_0x1e69fb0;  1 drivers
v0x1e52690_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e52730_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e527d0_0 .net "q", 0 0, v0x1e51bb0_0;  1 drivers
v0x1e528c0_0 .net "q_b", 0 0, L_0x1e69dd0;  1 drivers
v0x1e529f0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e52a90_0 .net "t", 0 0, L_0x1e6a260;  1 drivers
v0x1e52b30_0 .net "t_o", 0 0, L_0x1e6a020;  1 drivers
S_0x1e513e0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e51110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e69d10 .functor XOR 1, v0x1e51bb0_0, L_0x1e69510, C4<0>, C4<0>;
L_0x1e69dd0 .functor NOT 1, v0x1e51bb0_0, C4<0>, C4<0>, C4<0>;
v0x1e51d80_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e51e40_0 .net "d", 0 0, L_0x1e69d10;  1 drivers
v0x1e51f00_0 .net "q", 0 0, v0x1e51bb0_0;  alias, 1 drivers
v0x1e52000_0 .net "q_b", 0 0, L_0x1e69dd0;  alias, 1 drivers
v0x1e520a0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e52190_0 .net "t", 0 0, L_0x1e69510;  alias, 1 drivers
S_0x1e51650 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e513e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e518e0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e4c200_0 .net "d", 0 0, L_0x1e69d10;  alias, 1 drivers
v0x1e51bb0_0 .var "q", 0 0;
v0x1e51c50_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e52d90 .scope generate, "bin_counter[6]" "bin_counter[6]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e52f50 .param/l "i" 0 11 56, +C4<0110>;
S_0x1e53010 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e52d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e6a1d0 .functor AND 1, L_0x1e6a9d0, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e6a740 .functor AND 1, L_0x1e6a8e0, v0x1e53960_0, C4<1>, C4<1>;
L_0x1e6a7b0 .functor AND 1, L_0x1e6a5f0, L_0x1e6a440, C4<1>, C4<1>;
L_0x1e6a820 .functor OR 1, L_0x1e6a740, L_0x1e6a7b0, C4<0>, C4<0>;
v0x1e4a2c0_0 .net "a", 0 0, L_0x1e6a8e0;  1 drivers
v0x1e543a0_0 .net "a_o", 0 0, L_0x1e6a740;  1 drivers
v0x1e54440_0 .net "and_t", 0 0, L_0x1e6a1d0;  1 drivers
v0x1e544e0_0 .net "b", 0 0, L_0x1e6a440;  1 drivers
v0x1e54580_0 .net "b_o", 0 0, L_0x1e6a7b0;  1 drivers
v0x1e54670_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e54710_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e547b0_0 .net "q", 0 0, v0x1e53960_0;  1 drivers
v0x1e548a0_0 .net "q_b", 0 0, L_0x1e6a5f0;  1 drivers
v0x1e549d0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e54a70_0 .net "t", 0 0, L_0x1e6a9d0;  1 drivers
v0x1e54b10_0 .net "t_o", 0 0, L_0x1e6a820;  1 drivers
S_0x1e532e0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e53010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6a530 .functor XOR 1, v0x1e53960_0, L_0x1e6a1d0, C4<0>, C4<0>;
L_0x1e6a5f0 .functor NOT 1, v0x1e53960_0, C4<0>, C4<0>, C4<0>;
v0x1e53b80_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e53c40_0 .net "d", 0 0, L_0x1e6a530;  1 drivers
v0x1e53d00_0 .net "q", 0 0, v0x1e53960_0;  alias, 1 drivers
v0x1e53e00_0 .net "q_b", 0 0, L_0x1e6a5f0;  alias, 1 drivers
v0x1e53ea0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e4a1c0_0 .net "t", 0 0, L_0x1e6a1d0;  alias, 1 drivers
S_0x1e53550 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e532e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e537e0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e538a0_0 .net "d", 0 0, L_0x1e6a530;  alias, 1 drivers
v0x1e53960_0 .var "q", 0 0;
v0x1e53a30_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e54d50 .scope generate, "bin_counter[7]" "bin_counter[7]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e54f10 .param/l "i" 0 11 56, +C4<0111>;
S_0x1e54fd0 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e54d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e6abc0 .functor AND 1, L_0x1e6aac0, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e6ae90 .functor AND 1, L_0x1e6b050, v0x1e55920_0, C4<1>, C4<1>;
L_0x1e6af20 .functor AND 1, L_0x1e6ad40, L_0x1e6b420, C4<1>, C4<1>;
L_0x1e6af90 .functor OR 1, L_0x1e6ae90, L_0x1e6af20, C4<0>, C4<0>;
v0x1e56050_0 .net "a", 0 0, L_0x1e6b050;  1 drivers
v0x1e56130_0 .net "a_o", 0 0, L_0x1e6ae90;  1 drivers
v0x1e561f0_0 .net "and_t", 0 0, L_0x1e6abc0;  1 drivers
v0x1e562c0_0 .net "b", 0 0, L_0x1e6b420;  1 drivers
v0x1e56360_0 .net "b_o", 0 0, L_0x1e6af20;  1 drivers
v0x1e56450_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e564f0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e56590_0 .net "q", 0 0, v0x1e55920_0;  1 drivers
v0x1e56680_0 .net "q_b", 0 0, L_0x1e6ad40;  1 drivers
v0x1e567b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e56850_0 .net "t", 0 0, L_0x1e6aac0;  1 drivers
v0x1e568f0_0 .net "t_o", 0 0, L_0x1e6af90;  1 drivers
S_0x1e552a0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e54fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6ac80 .functor XOR 1, v0x1e55920_0, L_0x1e6abc0, C4<0>, C4<0>;
L_0x1e6ad40 .functor NOT 1, v0x1e55920_0, C4<0>, C4<0>, C4<0>;
v0x1e55b40_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e55c00_0 .net "d", 0 0, L_0x1e6ac80;  1 drivers
v0x1e55cc0_0 .net "q", 0 0, v0x1e55920_0;  alias, 1 drivers
v0x1e55dc0_0 .net "q_b", 0 0, L_0x1e6ad40;  alias, 1 drivers
v0x1e55e60_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e55f50_0 .net "t", 0 0, L_0x1e6abc0;  alias, 1 drivers
S_0x1e55510 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e552a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e557a0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e55860_0 .net "d", 0 0, L_0x1e6ac80;  alias, 1 drivers
v0x1e55920_0 .var "q", 0 0;
v0x1e559f0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e56b50 .scope generate, "bin_counter[8]" "bin_counter[8]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e4f1f0 .param/l "i" 0 11 56, +C4<01000>;
S_0x1e56e10 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e56b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e69480 .functor AND 1, L_0x1e6bad0, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e6b840 .functor AND 1, L_0x1e6b9e0, v0x1e57760_0, C4<1>, C4<1>;
L_0x1e6b8b0 .functor AND 1, L_0x1e6b6f0, L_0x1e6b5d0, C4<1>, C4<1>;
L_0x1e6b920 .functor OR 1, L_0x1e6b840, L_0x1e6b8b0, C4<0>, C4<0>;
v0x1e57e90_0 .net "a", 0 0, L_0x1e6b9e0;  1 drivers
v0x1e57f70_0 .net "a_o", 0 0, L_0x1e6b840;  1 drivers
v0x1e58030_0 .net "and_t", 0 0, L_0x1e69480;  1 drivers
v0x1e58100_0 .net "b", 0 0, L_0x1e6b5d0;  1 drivers
v0x1e581a0_0 .net "b_o", 0 0, L_0x1e6b8b0;  1 drivers
v0x1e58290_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e58330_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e584e0_0 .net "q", 0 0, v0x1e57760_0;  1 drivers
v0x1e58580_0 .net "q_b", 0 0, L_0x1e6b6f0;  1 drivers
v0x1e586b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e58750_0 .net "t", 0 0, L_0x1e6bad0;  1 drivers
v0x1e587f0_0 .net "t_o", 0 0, L_0x1e6b920;  1 drivers
S_0x1e570e0 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e56e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6b2a0 .functor XOR 1, v0x1e57760_0, L_0x1e69480, C4<0>, C4<0>;
L_0x1e6b6f0 .functor NOT 1, v0x1e57760_0, C4<0>, C4<0>, C4<0>;
v0x1e57980_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e57a40_0 .net "d", 0 0, L_0x1e6b2a0;  1 drivers
v0x1e57b00_0 .net "q", 0 0, v0x1e57760_0;  alias, 1 drivers
v0x1e57c00_0 .net "q_b", 0 0, L_0x1e6b6f0;  alias, 1 drivers
v0x1e57ca0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e57d90_0 .net "t", 0 0, L_0x1e69480;  alias, 1 drivers
S_0x1e57350 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e570e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e575e0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e576a0_0 .net "d", 0 0, L_0x1e6b2a0;  alias, 1 drivers
v0x1e57760_0 .var "q", 0 0;
v0x1e57830_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e58a10 .scope generate, "bin_counter[9]" "bin_counter[9]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e58bd0 .param/l "i" 0 11 56, +C4<01001>;
S_0x1e58c90 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e58a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e6bcf0 .functor AND 1, L_0x1e6bbc0, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e6bfc0 .functor AND 1, L_0x1e6c160, v0x1e595e0_0, C4<1>, C4<1>;
L_0x1e6c030 .functor AND 1, L_0x1e6be70, L_0x1e6c390, C4<1>, C4<1>;
L_0x1e6c0a0 .functor OR 1, L_0x1e6bfc0, L_0x1e6c030, C4<0>, C4<0>;
v0x1e59d10_0 .net "a", 0 0, L_0x1e6c160;  1 drivers
v0x1e59df0_0 .net "a_o", 0 0, L_0x1e6bfc0;  1 drivers
v0x1e59eb0_0 .net "and_t", 0 0, L_0x1e6bcf0;  1 drivers
v0x1e59f80_0 .net "b", 0 0, L_0x1e6c390;  1 drivers
v0x1e5a020_0 .net "b_o", 0 0, L_0x1e6c030;  1 drivers
v0x1e5a110_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5a1b0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e5a250_0 .net "q", 0 0, v0x1e595e0_0;  1 drivers
v0x1e5a340_0 .net "q_b", 0 0, L_0x1e6be70;  1 drivers
v0x1e5a470_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e5a510_0 .net "t", 0 0, L_0x1e6bbc0;  1 drivers
v0x1e5a5b0_0 .net "t_o", 0 0, L_0x1e6c0a0;  1 drivers
S_0x1e58f60 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e58c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6bdb0 .functor XOR 1, v0x1e595e0_0, L_0x1e6bcf0, C4<0>, C4<0>;
L_0x1e6be70 .functor NOT 1, v0x1e595e0_0, C4<0>, C4<0>, C4<0>;
v0x1e59800_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e598c0_0 .net "d", 0 0, L_0x1e6bdb0;  1 drivers
v0x1e59980_0 .net "q", 0 0, v0x1e595e0_0;  alias, 1 drivers
v0x1e59a80_0 .net "q_b", 0 0, L_0x1e6be70;  alias, 1 drivers
v0x1e59b20_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e59c10_0 .net "t", 0 0, L_0x1e6bcf0;  alias, 1 drivers
S_0x1e591d0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e58f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e59460_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e59520_0 .net "d", 0 0, L_0x1e6bdb0;  alias, 1 drivers
v0x1e595e0_0 .var "q", 0 0;
v0x1e596b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e5a810 .scope generate, "bin_counter[10]" "bin_counter[10]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e5a9d0 .param/l "i" 0 11 56, +C4<01010>;
S_0x1e5aa90 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e5a810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e6c250 .functor AND 1, L_0x1e6ca20, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e6c790 .functor AND 1, L_0x1e6c930, v0x1e5b3e0_0, C4<1>, C4<1>;
L_0x1e6c800 .functor AND 1, L_0x1e6c640, L_0x1e6c480, C4<1>, C4<1>;
L_0x1e6c870 .functor OR 1, L_0x1e6c790, L_0x1e6c800, C4<0>, C4<0>;
v0x1e5bd10_0 .net "a", 0 0, L_0x1e6c930;  1 drivers
v0x1e5bdf0_0 .net "a_o", 0 0, L_0x1e6c790;  1 drivers
v0x1e5beb0_0 .net "and_t", 0 0, L_0x1e6c250;  1 drivers
v0x1e5bf80_0 .net "b", 0 0, L_0x1e6c480;  1 drivers
v0x1e5c020_0 .net "b_o", 0 0, L_0x1e6c800;  1 drivers
v0x1e5c110_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5c1b0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e5c250_0 .net "q", 0 0, v0x1e5b3e0_0;  1 drivers
v0x1e5c340_0 .net "q_b", 0 0, L_0x1e6c640;  1 drivers
v0x1e5c470_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e5c510_0 .net "t", 0 0, L_0x1e6ca20;  1 drivers
v0x1e5c5b0_0 .net "t_o", 0 0, L_0x1e6c870;  1 drivers
S_0x1e5ad60 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e5aa90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6c580 .functor XOR 1, v0x1e5b3e0_0, L_0x1e6c250, C4<0>, C4<0>;
L_0x1e6c640 .functor NOT 1, v0x1e5b3e0_0, C4<0>, C4<0>, C4<0>;
v0x1e5b600_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e519a0_0 .net "d", 0 0, L_0x1e6c580;  1 drivers
v0x1e51a60_0 .net "q", 0 0, v0x1e5b3e0_0;  alias, 1 drivers
v0x1e5bad0_0 .net "q_b", 0 0, L_0x1e6c640;  alias, 1 drivers
v0x1e5bb70_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e5bc10_0 .net "t", 0 0, L_0x1e6c250;  alias, 1 drivers
S_0x1e5afd0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e5ad60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e5b260_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5b320_0 .net "d", 0 0, L_0x1e6c580;  alias, 1 drivers
v0x1e5b3e0_0 .var "q", 0 0;
v0x1e5b4b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e5c810 .scope generate, "bin_counter[11]" "bin_counter[11]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e5c9d0 .param/l "i" 0 11 56, +C4<01011>;
S_0x1e5ca90 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e5c810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e6cc20 .functor AND 1, L_0x1e6cb10, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e6cef0 .functor AND 1, L_0x1e6d090, v0x1e5d3e0_0, C4<1>, C4<1>;
L_0x1e6cf60 .functor AND 1, L_0x1e6cda0, L_0x1e6d2a0, C4<1>, C4<1>;
L_0x1e6cfd0 .functor OR 1, L_0x1e6cef0, L_0x1e6cf60, C4<0>, C4<0>;
v0x1e5db10_0 .net "a", 0 0, L_0x1e6d090;  1 drivers
v0x1e5dbf0_0 .net "a_o", 0 0, L_0x1e6cef0;  1 drivers
v0x1e5dcb0_0 .net "and_t", 0 0, L_0x1e6cc20;  1 drivers
v0x1e5dd80_0 .net "b", 0 0, L_0x1e6d2a0;  1 drivers
v0x1e5de20_0 .net "b_o", 0 0, L_0x1e6cf60;  1 drivers
v0x1e5df10_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5dfb0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e5e050_0 .net "q", 0 0, v0x1e5d3e0_0;  1 drivers
v0x1e5e140_0 .net "q_b", 0 0, L_0x1e6cda0;  1 drivers
v0x1e5e270_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e5e310_0 .net "t", 0 0, L_0x1e6cb10;  1 drivers
v0x1e5e3b0_0 .net "t_o", 0 0, L_0x1e6cfd0;  1 drivers
S_0x1e5cd60 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e5ca90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6cce0 .functor XOR 1, v0x1e5d3e0_0, L_0x1e6cc20, C4<0>, C4<0>;
L_0x1e6cda0 .functor NOT 1, v0x1e5d3e0_0, C4<0>, C4<0>, C4<0>;
v0x1e5d600_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5d6c0_0 .net "d", 0 0, L_0x1e6cce0;  1 drivers
v0x1e5d780_0 .net "q", 0 0, v0x1e5d3e0_0;  alias, 1 drivers
v0x1e5d880_0 .net "q_b", 0 0, L_0x1e6cda0;  alias, 1 drivers
v0x1e5d920_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e5da10_0 .net "t", 0 0, L_0x1e6cc20;  alias, 1 drivers
S_0x1e5cfd0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e5cd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e5d260_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5d320_0 .net "d", 0 0, L_0x1e6cce0;  alias, 1 drivers
v0x1e5d3e0_0 .var "q", 0 0;
v0x1e5d4b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e5e610 .scope generate, "bin_counter[12]" "bin_counter[12]" 11 56, 11 56 0, S_0x1e47210;
 .timescale -9 -12;
P_0x1e5e7d0 .param/l "i" 0 11 56, +C4<01100>;
S_0x1e5e890 .scope module, "cc" "counter_cell" 11 57, 11 36 0, S_0x1e5e610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x1e6d180 .functor AND 1, L_0x1e6d910, v0x1e670b0_0, C4<1>, C4<1>;
L_0x1e6d680 .functor AND 1, L_0x1e6d820, v0x1e5f1e0_0, C4<1>, C4<1>;
L_0x1e6d6f0 .functor AND 1, L_0x1e6d530, L_0x1e6d390, C4<1>, C4<1>;
L_0x1e6d760 .functor OR 1, L_0x1e6d680, L_0x1e6d6f0, C4<0>, C4<0>;
v0x1e5f910_0 .net "a", 0 0, L_0x1e6d820;  1 drivers
v0x1e5f9f0_0 .net "a_o", 0 0, L_0x1e6d680;  1 drivers
v0x1e5fab0_0 .net "and_t", 0 0, L_0x1e6d180;  1 drivers
v0x1e5fb80_0 .net "b", 0 0, L_0x1e6d390;  1 drivers
v0x1e5fc20_0 .net "b_o", 0 0, L_0x1e6d6f0;  1 drivers
v0x1e5fd10_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5fdb0_0 .net "en", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e5fe50_0 .net "q", 0 0, v0x1e5f1e0_0;  1 drivers
v0x1e5ff40_0 .net "q_b", 0 0, L_0x1e6d530;  1 drivers
v0x1e60070_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e60110_0 .net "t", 0 0, L_0x1e6d910;  1 drivers
v0x1e601b0_0 .net "t_o", 0 0, L_0x1e6d760;  1 drivers
S_0x1e5eb60 .scope module, "tff1" "asyn_rstb_tff" 11 41, 12 3 0, S_0x1e5e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6d4c0 .functor XOR 1, v0x1e5f1e0_0, L_0x1e6d180, C4<0>, C4<0>;
L_0x1e6d530 .functor NOT 1, v0x1e5f1e0_0, C4<0>, C4<0>, C4<0>;
v0x1e5f400_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5f4c0_0 .net "d", 0 0, L_0x1e6d4c0;  1 drivers
v0x1e5f580_0 .net "q", 0 0, v0x1e5f1e0_0;  alias, 1 drivers
v0x1e5f680_0 .net "q_b", 0 0, L_0x1e6d530;  alias, 1 drivers
v0x1e5f720_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e5f810_0 .net "t", 0 0, L_0x1e6d180;  alias, 1 drivers
S_0x1e5edd0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e5eb60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e5f060_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e5f120_0 .net "d", 0 0, L_0x1e6d4c0;  alias, 1 drivers
v0x1e5f1e0_0 .var "q", 0 0;
v0x1e5f2b0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e60410 .scope module, "cc1" "counter_cell_start" 11 54, 11 24 0, S_0x1e47210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /OUTPUT 1 "q"
    .port_info 6 /OUTPUT 1 "a_o"
    .port_info 7 /OUTPUT 1 "b_o"
    .port_info 8 /OUTPUT 1 "t_o"
L_0x1e6de50 .functor AND 1, v0x1e66ce0_0, v0x1e60d40_0, C4<1>, C4<1>;
L_0x1e6dec0 .functor AND 1, L_0x1e6dd00, L_0x1e6db40, C4<1>, C4<1>;
L_0x1e6df30 .functor OR 1, L_0x1e6de50, L_0x1e6dec0, C4<0>, C4<0>;
v0x1e61450_0 .net "a", 0 0, v0x1e66ce0_0;  alias, 1 drivers
v0x1e61530_0 .net "a_o", 0 0, L_0x1e6de50;  1 drivers
v0x1e615f0_0 .net "b", 0 0, L_0x1e6db40;  alias, 1 drivers
v0x1e61690_0 .net "b_o", 0 0, L_0x1e6dec0;  1 drivers
v0x1e61750_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e61840_0 .net "q", 0 0, v0x1e60d40_0;  1 drivers
v0x1e61930_0 .net "q_b", 0 0, L_0x1e6dd00;  1 drivers
v0x1e619d0_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e61a70_0 .net "t", 0 0, v0x1e670b0_0;  alias, 1 drivers
v0x1e61ba0_0 .net "t_o", 0 0, L_0x1e6df30;  1 drivers
S_0x1e606c0 .scope module, "tff1" "asyn_rstb_tff" 11 29, 12 3 0, S_0x1e60410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6dc90 .functor XOR 1, v0x1e60d40_0, v0x1e670b0_0, C4<0>, C4<0>;
L_0x1e6dd00 .functor NOT 1, v0x1e60d40_0, C4<0>, C4<0>, C4<0>;
v0x1e60f60_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e61020_0 .net "d", 0 0, L_0x1e6dc90;  1 drivers
v0x1e610e0_0 .net "q", 0 0, v0x1e60d40_0;  alias, 1 drivers
v0x1e611e0_0 .net "q_b", 0 0, L_0x1e6dd00;  alias, 1 drivers
v0x1e61280_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e61370_0 .net "t", 0 0, v0x1e670b0_0;  alias, 1 drivers
S_0x1e60930 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e606c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e60bc0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e60c80_0 .net "d", 0 0, L_0x1e6dc90;  alias, 1 drivers
v0x1e60d40_0 .var "q", 0 0;
v0x1e60e10_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e61d60 .scope module, "tff_end" "asyn_stb_tff_end" 11 64, 11 16 0, S_0x1e47210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "stb"
    .port_info 3 /OUTPUT 1 "q"
L_0x1e6f030 .functor XOR 1, v0x1e62310_0, L_0x1e6ec20, C4<0>, C4<0>;
v0x1e62530_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e625f0_0 .net "d", 0 0, L_0x1e6f030;  1 drivers
v0x1e626b0_0 .net "q", 0 0, v0x1e62310_0;  1 drivers
v0x1e627b0_0 .net "stb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e62850_0 .net "t", 0 0, L_0x1e6ec20;  alias, 1 drivers
S_0x1e61f50 .scope module, "dfstp_1" "asyn_stb_dff" 11 19, 11 5 0, S_0x1e61d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "stb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e62190_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e62250_0 .net "d", 0 0, L_0x1e6f030;  alias, 1 drivers
v0x1e62310_0 .var "q", 0 0;
v0x1e623e0_0 .net "stb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e62960 .scope module, "tff_second_last" "asyn_rstb_tff" 11 60, 12 3 0, S_0x1e47210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x1e6e090 .functor XOR 1, v0x1e62fc0_0, L_0x1e6e980, C4<0>, C4<0>;
L_0x1e6e8c0 .functor NOT 1, v0x1e62fc0_0, C4<0>, C4<0>, C4<0>;
v0x1e631e0_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e632a0_0 .net "d", 0 0, L_0x1e6e090;  1 drivers
v0x1e63360_0 .net "q", 0 0, v0x1e62fc0_0;  1 drivers
v0x1e63460_0 .net "q_b", 0 0, L_0x1e6e8c0;  alias, 1 drivers
v0x1e63500_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e635f0_0 .net "t", 0 0, L_0x1e6e980;  1 drivers
S_0x1e62bb0 .scope module, "dfrtp_1" "asyn_rstb_dff" 12 6, 4 2 0, S_0x1e62960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1e62e40_0 .net "clk", 0 0, L_0x1e77e00;  alias, 1 drivers
v0x1e62f00_0 .net "d", 0 0, L_0x1e6e090;  alias, 1 drivers
v0x1e62fc0_0 .var "q", 0 0;
v0x1e63090_0 .net "rstb", 0 0, v0x1e67010_0;  alias, 1 drivers
S_0x1e65680 .scope module, "gc_clock" "gray_count" 2 65, 13 4 0, S_0x1dd3760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 19 "gray_count"
v0x1e65aa0_0 .net "clk", 0 0, v0x1e66ad0_0;  1 drivers
v0x1e65b80_0 .var "gray_count", 18 0;
v0x1e65c60_0 .var/i "i", 31 0;
v0x1e65d50_0 .var/i "j", 31 0;
v0x1e65e30_0 .var/i "k", 31 0;
v0x1e65f60 .array "no_ones_below", -1 18, 0 0;
v0x1e66330 .array "q", -1 18, 0 0;
v0x1e66700_0 .var "q_msb", 0 0;
v0x1e667c0_0 .net "reset", 0 0, v0x1e67010_0;  alias, 1 drivers
v0x1e65f60_0 .array/port v0x1e65f60, 0;
v0x1e65f60_1 .array/port v0x1e65f60, 1;
v0x1e65f60_2 .array/port v0x1e65f60, 2;
E_0x1e65880/0 .event edge, v0x1e65d50_0, v0x1e65f60_0, v0x1e65f60_1, v0x1e65f60_2;
v0x1e65f60_3 .array/port v0x1e65f60, 3;
v0x1e65f60_4 .array/port v0x1e65f60, 4;
v0x1e65f60_5 .array/port v0x1e65f60, 5;
v0x1e65f60_6 .array/port v0x1e65f60, 6;
E_0x1e65880/1 .event edge, v0x1e65f60_3, v0x1e65f60_4, v0x1e65f60_5, v0x1e65f60_6;
v0x1e65f60_7 .array/port v0x1e65f60, 7;
v0x1e65f60_8 .array/port v0x1e65f60, 8;
v0x1e65f60_9 .array/port v0x1e65f60, 9;
v0x1e65f60_10 .array/port v0x1e65f60, 10;
E_0x1e65880/2 .event edge, v0x1e65f60_7, v0x1e65f60_8, v0x1e65f60_9, v0x1e65f60_10;
v0x1e65f60_11 .array/port v0x1e65f60, 11;
v0x1e65f60_12 .array/port v0x1e65f60, 12;
v0x1e65f60_13 .array/port v0x1e65f60, 13;
v0x1e65f60_14 .array/port v0x1e65f60, 14;
E_0x1e65880/3 .event edge, v0x1e65f60_11, v0x1e65f60_12, v0x1e65f60_13, v0x1e65f60_14;
v0x1e65f60_15 .array/port v0x1e65f60, 15;
v0x1e65f60_16 .array/port v0x1e65f60, 16;
v0x1e65f60_17 .array/port v0x1e65f60, 17;
v0x1e65f60_18 .array/port v0x1e65f60, 18;
E_0x1e65880/4 .event edge, v0x1e65f60_15, v0x1e65f60_16, v0x1e65f60_17, v0x1e65f60_18;
v0x1e65f60_19 .array/port v0x1e65f60, 19;
v0x1e66330_0 .array/port v0x1e66330, 0;
v0x1e66330_1 .array/port v0x1e66330, 1;
v0x1e66330_2 .array/port v0x1e66330, 2;
E_0x1e65880/5 .event edge, v0x1e65f60_19, v0x1e66330_0, v0x1e66330_1, v0x1e66330_2;
v0x1e66330_3 .array/port v0x1e66330, 3;
v0x1e66330_4 .array/port v0x1e66330, 4;
v0x1e66330_5 .array/port v0x1e66330, 5;
v0x1e66330_6 .array/port v0x1e66330, 6;
E_0x1e65880/6 .event edge, v0x1e66330_3, v0x1e66330_4, v0x1e66330_5, v0x1e66330_6;
v0x1e66330_7 .array/port v0x1e66330, 7;
v0x1e66330_8 .array/port v0x1e66330, 8;
v0x1e66330_9 .array/port v0x1e66330, 9;
v0x1e66330_10 .array/port v0x1e66330, 10;
E_0x1e65880/7 .event edge, v0x1e66330_7, v0x1e66330_8, v0x1e66330_9, v0x1e66330_10;
v0x1e66330_11 .array/port v0x1e66330, 11;
v0x1e66330_12 .array/port v0x1e66330, 12;
v0x1e66330_13 .array/port v0x1e66330, 13;
v0x1e66330_14 .array/port v0x1e66330, 14;
E_0x1e65880/8 .event edge, v0x1e66330_11, v0x1e66330_12, v0x1e66330_13, v0x1e66330_14;
v0x1e66330_15 .array/port v0x1e66330, 15;
v0x1e66330_16 .array/port v0x1e66330, 16;
v0x1e66330_17 .array/port v0x1e66330, 17;
v0x1e66330_18 .array/port v0x1e66330, 18;
E_0x1e65880/9 .event edge, v0x1e66330_15, v0x1e66330_16, v0x1e66330_17, v0x1e66330_18;
v0x1e66330_19 .array/port v0x1e66330, 19;
E_0x1e65880/10 .event edge, v0x1e66330_19, v0x1e65e30_0;
E_0x1e65880 .event/or E_0x1e65880/0, E_0x1e65880/1, E_0x1e65880/2, E_0x1e65880/3, E_0x1e65880/4, E_0x1e65880/5, E_0x1e65880/6, E_0x1e65880/7, E_0x1e65880/8, E_0x1e65880/9, E_0x1e65880/10;
E_0x1e65a40/0 .event negedge, v0x1e65aa0_0, v0x1dd6570_0;
E_0x1e65a40/1 .event posedge, v0x1e65aa0_0;
E_0x1e65a40 .event/or E_0x1e65a40/0, E_0x1e65a40/1;
    .scope S_0x1e65680;
T_0 ;
    %wait E_0x1e65a40;
    %load/vec4 v0x1e667c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e66330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e65c60_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1e65c60_0;
    %cmpi/s 18, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1e65c60_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e66330, 0, 4;
    %load/vec4 v0x1e65c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e65c60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e66330, 4;
    %inv;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e66330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e65c60_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x1e65c60_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x1e65c60_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1e66330, 4;
    %load/vec4 v0x1e65c60_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e66330, 4;
    %load/vec4 v0x1e65c60_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e65f60, 4;
    %and;
    %xor;
    %load/vec4 v0x1e65c60_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e66330, 0, 4;
    %load/vec4 v0x1e65c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e65c60_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e66330, 4;
    %load/vec4 v0x1e66700_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e65f60, 4;
    %and;
    %xor;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e66330, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1e65680;
T_1 ;
    %wait E_0x1e65880;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e65f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e65d50_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1e65d50_0;
    %cmpi/s 18, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x1e65d50_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e65f60, 4;
    %load/vec4 v0x1e65d50_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1e66330, 4;
    %inv;
    %and;
    %load/vec4 v0x1e65d50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1e65f60, 0, 4;
    %load/vec4 v0x1e65d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e65d50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e66330, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1e66330, 4;
    %or;
    %assign/vec4 v0x1e66700_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e65e30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1e65e30_0;
    %cmpi/s 19, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x1e65e30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x1e66330, 4;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1e65e30_0;
    %assign/vec4/off/d v0x1e65b80_0, 4, 5;
    %load/vec4 v0x1e65e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e65e30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1e47d20;
T_2 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e48250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e48180_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1e480e0_0;
    %assign/vec4 v0x1e48180_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1e49bb0;
T_3 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e4a120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4a050_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1e49f90_0;
    %assign/vec4 v0x1e4a050_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e4bb10;
T_4 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e4bff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4bf20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1e4be60_0;
    %assign/vec4 v0x1e4bf20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e4d9f0;
T_5 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e4ded0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4de00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e4dd40_0;
    %assign/vec4 v0x1e4de00_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e4f840;
T_6 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e4fcf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e4fc20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1e4fb60_0;
    %assign/vec4 v0x1e4fc20_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e51650;
T_7 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e51c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e51bb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e4c200_0;
    %assign/vec4 v0x1e51bb0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e53550;
T_8 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e53a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e53960_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1e538a0_0;
    %assign/vec4 v0x1e53960_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1e55510;
T_9 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e559f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e55920_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1e55860_0;
    %assign/vec4 v0x1e55920_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1e57350;
T_10 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e57830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e57760_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1e576a0_0;
    %assign/vec4 v0x1e57760_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1e591d0;
T_11 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e596b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e595e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1e59520_0;
    %assign/vec4 v0x1e595e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1e5afd0;
T_12 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e5b4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5b3e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1e5b320_0;
    %assign/vec4 v0x1e5b3e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1e5cfd0;
T_13 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e5d4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5d3e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1e5d320_0;
    %assign/vec4 v0x1e5d3e0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1e5edd0;
T_14 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e5f2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5f1e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1e5f120_0;
    %assign/vec4 v0x1e5f1e0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1e60930;
T_15 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e60e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e60d40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1e60c80_0;
    %assign/vec4 v0x1e60d40_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1e62bb0;
T_16 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e63090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e62fc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1e62f00_0;
    %assign/vec4 v0x1e62fc0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1e61f50;
T_17 ;
    %wait E_0x1dd6280;
    %load/vec4 v0x1e623e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e62310_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1e62250_0;
    %assign/vec4 v0x1e62310_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1db5890;
T_18 ;
    %wait E_0x1db5d10;
    %load/vec4 v0x1e24880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e24cb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1e24c10_0;
    %assign/vec4 v0x1e24cb0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1e1fb10;
T_19 ;
    %wait E_0x1e1f800;
    %load/vec4 v0x1e1e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1ea90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1e1e9d0_0;
    %assign/vec4 v0x1e1ea90_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1e1e240;
T_20 ;
    %wait E_0x1e1e780;
    %load/vec4 v0x1e1b1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0x1e1c360_0;
    %store/vec4 v0x1e1aa20_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0x1e1a960_0;
    %store/vec4 v0x1e1aa20_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x1e17c10;
T_21 ;
    %wait E_0x1e1aac0;
    %load/vec4 v0x1e15ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e14330_0, 0, 1;
    %jmp T_21.2;
T_21.1 ;
    %load/vec4 v0x1e15d80_0;
    %store/vec4 v0x1e14330_0, 0, 1;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1dce170;
T_22 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1dcac90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcabf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1dcd950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1dcd870_0;
    %assign/vec4 v0x1dcabf0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1df4a20;
T_23 ;
    %wait E_0x1df42e0;
    %load/vec4 v0x1df2a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1df29d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1df38b0_0;
    %assign/vec4 v0x1df29d0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1df1c10;
T_24 ;
    %wait E_0x1df1950;
    %load/vec4 v0x1deaf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ded1e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1df1540_0;
    %assign/vec4 v0x1ded1e0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1de8bf0;
T_25 ;
    %wait E_0x1e1e6c0;
    %load/vec4 v0x1e228f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v0x1deafd0_0;
    %store/vec4 v0x1dc8850_0, 0, 1;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v0x1dc8790_0;
    %store/vec4 v0x1dc8850_0, 0, 1;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1def480;
T_26 ;
    %wait E_0x1dc88f0;
    %load/vec4 v0x1dc4fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1dd71d0_0, 0, 1;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v0x1dd7110_0;
    %store/vec4 v0x1dd71d0_0, 0, 1;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1e12b30;
T_27 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1e11a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e119c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1e11e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1e11d70_0;
    %assign/vec4 v0x1e119c0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1dd30d0;
T_28 ;
    %wait E_0x1dd32e0;
    %load/vec4 v0x1dc7fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcbbe0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1dcbb20_0;
    %assign/vec4 v0x1dcbbe0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1dc80e0;
T_29 ;
    %wait E_0x1dcbc80;
    %load/vec4 v0x1dc0c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc0b30_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1dc4720_0;
    %assign/vec4 v0x1dc0b30_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1de14e0;
T_30 ;
    %wait E_0x1de1720;
    %load/vec4 v0x1e21940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %jmp T_30.2;
T_30.0 ;
    %load/vec4 v0x1dc0d30_0;
    %store/vec4 v0x1e218a0_0, 0, 1;
    %jmp T_30.2;
T_30.1 ;
    %load/vec4 v0x1e217c0_0;
    %store/vec4 v0x1e218a0_0, 0, 1;
    %jmp T_30.2;
T_30.2 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1e01750;
T_31 ;
    %wait E_0x1e0e760;
    %load/vec4 v0x1dee350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %jmp T_31.2;
T_31.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1dee4f0_0, 0, 1;
    %jmp T_31.2;
T_31.1 ;
    %load/vec4 v0x1dee430_0;
    %store/vec4 v0x1dee4f0_0, 0, 1;
    %jmp T_31.2;
T_31.2 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1e194e0;
T_32 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1e12f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e12eb0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1e14100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1e14060_0;
    %assign/vec4 v0x1e12eb0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1d18c30;
T_33 ;
    %wait E_0x1d2a4b0;
    %load/vec4 v0x1d2a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d2a6e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1d2a620_0;
    %assign/vec4 v0x1d2a6e0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1d0ff50;
T_34 ;
    %wait E_0x1d101c0;
    %load/vec4 v0x1d2e810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d2e740_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1d2e6a0_0;
    %assign/vec4 v0x1d2e740_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1d2e8b0;
T_35 ;
    %wait E_0x1d22cf0;
    %load/vec4 v0x1d2bce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %jmp T_35.2;
T_35.0 ;
    %load/vec4 v0x1d22d70_0;
    %store/vec4 v0x1d2bc10_0, 0, 1;
    %jmp T_35.2;
T_35.1 ;
    %load/vec4 v0x1d2bb50_0;
    %store/vec4 v0x1d2bc10_0, 0, 1;
    %jmp T_35.2;
T_35.2 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1d0d760;
T_36 ;
    %wait E_0x1d22e90;
    %load/vec4 v0x1d0d9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1d31880_0, 0, 1;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0x1d0daa0_0;
    %store/vec4 v0x1d31880_0, 0, 1;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1d09950;
T_37 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1d0af80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d0aeb0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1d0adf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1d0ad30_0;
    %assign/vec4 v0x1d0aeb0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1e2f450;
T_38 ;
    %wait E_0x1e2f6c0;
    %load/vec4 v0x1e2f990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2f8f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1e2f830_0;
    %assign/vec4 v0x1e2f8f0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1e2fac0;
T_39 ;
    %wait E_0x1e2fd30;
    %load/vec4 v0x1e2ffe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2ff10_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1e2fe50_0;
    %assign/vec4 v0x1e2ff10_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1e30110;
T_40 ;
    %wait E_0x1e30350;
    %load/vec4 v0x1e30640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0x1e303d0_0;
    %store/vec4 v0x1e30570_0, 0, 1;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0x1e304b0_0;
    %store/vec4 v0x1e30570_0, 0, 1;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1e30cd0;
T_41 ;
    %wait E_0x1e30ef0;
    %load/vec4 v0x1e30f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e31110_0, 0, 1;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0x1e31050_0;
    %store/vec4 v0x1e31110_0, 0, 1;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1d121a0;
T_42 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1d1d950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d1d880_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1d1d7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x1d123e0_0;
    %assign/vec4 v0x1d1d880_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1e33830;
T_43 ;
    %wait E_0x1e33aa0;
    %load/vec4 v0x1e33d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e33cd0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1e33c10_0;
    %assign/vec4 v0x1e33cd0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1e33ea0;
T_44 ;
    %wait E_0x1e34110;
    %load/vec4 v0x1e34500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e07d80_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1e34230_0;
    %assign/vec4 v0x1e07d80_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1e34600;
T_45 ;
    %wait E_0x1e34840;
    %load/vec4 v0x1e34b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %jmp T_45.2;
T_45.0 ;
    %load/vec4 v0x1e348c0_0;
    %store/vec4 v0x1e34a60_0, 0, 1;
    %jmp T_45.2;
T_45.1 ;
    %load/vec4 v0x1e349a0_0;
    %store/vec4 v0x1e34a60_0, 0, 1;
    %jmp T_45.2;
T_45.2 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1e351c0;
T_46 ;
    %wait E_0x1e353e0;
    %load/vec4 v0x1e35460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %jmp T_46.2;
T_46.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e35600_0, 0, 1;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0x1e35540_0;
    %store/vec4 v0x1e35600_0, 0, 1;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1e314f0;
T_47 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1e319b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e318e0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1e31820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x1e31760_0;
    %assign/vec4 v0x1e318e0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1e37da0;
T_48 ;
    %wait E_0x1e38010;
    %load/vec4 v0x1e382e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e38240_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1e38180_0;
    %assign/vec4 v0x1e38240_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1e38410;
T_49 ;
    %wait E_0x1e38680;
    %load/vec4 v0x1e38930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e38860_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1e387a0_0;
    %assign/vec4 v0x1e38860_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1e38a60;
T_50 ;
    %wait E_0x1e38ca0;
    %load/vec4 v0x1e38f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0x1e38d20_0;
    %store/vec4 v0x1e38ec0_0, 0, 1;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0x1e38e00_0;
    %store/vec4 v0x1e38ec0_0, 0, 1;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1e39620;
T_51 ;
    %wait E_0x1e39840;
    %load/vec4 v0x1e398c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e39a60_0, 0, 1;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0x1e399a0_0;
    %store/vec4 v0x1e39a60_0, 0, 1;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1e359e0;
T_52 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1e35ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e35dd0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1e35d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x1e35c50_0;
    %assign/vec4 v0x1e35dd0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1e3c180;
T_53 ;
    %wait E_0x1e3c3f0;
    %load/vec4 v0x1e3c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3c620_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1e3c560_0;
    %assign/vec4 v0x1e3c620_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1e3c7f0;
T_54 ;
    %wait E_0x1e3ca60;
    %load/vec4 v0x1e3cd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3cc40_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1e3cb80_0;
    %assign/vec4 v0x1e3cc40_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1d22b70;
T_55 ;
    %wait E_0x1e3d280;
    %load/vec4 v0x1e3d570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %jmp T_55.2;
T_55.0 ;
    %load/vec4 v0x1e3d300_0;
    %store/vec4 v0x1e3d4a0_0, 0, 1;
    %jmp T_55.2;
T_55.1 ;
    %load/vec4 v0x1e3d3e0_0;
    %store/vec4 v0x1e3d4a0_0, 0, 1;
    %jmp T_55.2;
T_55.2 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1e3dc00;
T_56 ;
    %wait E_0x1e3de20;
    %load/vec4 v0x1e3dea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %jmp T_56.2;
T_56.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e3e040_0, 0, 1;
    %jmp T_56.2;
T_56.1 ;
    %load/vec4 v0x1e3df80_0;
    %store/vec4 v0x1e3e040_0, 0, 1;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1e39e40;
T_57 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1e3a300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3a230_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x1e3a170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x1e3a0b0_0;
    %assign/vec4 v0x1e3a230_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1e40920;
T_58 ;
    %wait E_0x1e40b90;
    %load/vec4 v0x1e40e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e40dc0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x1e40d00_0;
    %assign/vec4 v0x1e40dc0_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1e40f90;
T_59 ;
    %wait E_0x1e41200;
    %load/vec4 v0x1e414b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e413e0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1e41320_0;
    %assign/vec4 v0x1e413e0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1e415e0;
T_60 ;
    %wait E_0x1e41820;
    %load/vec4 v0x1e41b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %jmp T_60.2;
T_60.0 ;
    %load/vec4 v0x1e418a0_0;
    %store/vec4 v0x1e41a40_0, 0, 1;
    %jmp T_60.2;
T_60.1 ;
    %load/vec4 v0x1e41980_0;
    %store/vec4 v0x1e41a40_0, 0, 1;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1e421a0;
T_61 ;
    %wait E_0x1e423c0;
    %load/vec4 v0x1e42440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %jmp T_61.2;
T_61.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e425e0_0, 0, 1;
    %jmp T_61.2;
T_61.1 ;
    %load/vec4 v0x1e42520_0;
    %store/vec4 v0x1e425e0_0, 0, 1;
    %jmp T_61.2;
T_61.2 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1e3e460;
T_62 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1e3eb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3e9a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x1d1d6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x1e3e6d0_0;
    %assign/vec4 v0x1e3e9a0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1e44d00;
T_63 ;
    %wait E_0x1e44f70;
    %load/vec4 v0x1e45240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e451a0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1e450e0_0;
    %assign/vec4 v0x1e451a0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1e45370;
T_64 ;
    %wait E_0x1e455e0;
    %load/vec4 v0x1e45890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e457c0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x1e45700_0;
    %assign/vec4 v0x1e457c0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1e459c0;
T_65 ;
    %wait E_0x1e45c00;
    %load/vec4 v0x1e45ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %jmp T_65.2;
T_65.0 ;
    %load/vec4 v0x1e45c80_0;
    %store/vec4 v0x1e45e20_0, 0, 1;
    %jmp T_65.2;
T_65.1 ;
    %load/vec4 v0x1e45d60_0;
    %store/vec4 v0x1e45e20_0, 0, 1;
    %jmp T_65.2;
T_65.2 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1e46580;
T_66 ;
    %wait E_0x1e467a0;
    %load/vec4 v0x1e46820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %jmp T_66.2;
T_66.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x1e469c0_0, 0, 1;
    %jmp T_66.2;
T_66.1 ;
    %load/vec4 v0x1e46900_0;
    %store/vec4 v0x1e469c0_0, 0, 1;
    %jmp T_66.2;
T_66.2 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1e429c0;
T_67 ;
    %wait E_0x1dce740;
    %load/vec4 v0x1e42e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e42db0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x1e42cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x1e42c30_0;
    %assign/vec4 v0x1e42db0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x1dcc430;
T_68 ;
    %wait E_0x1ddba70;
    %load/vec4 v0x1dd6570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd64a0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x1dd6890_0;
    %assign/vec4 v0x1dd64a0_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1dd3760;
T_69 ;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0x1e66ba0_0;
    %pushi/real 1677721600, 4073; load=200.000
    %store/real v0x1e66a10_0;
    %pushi/real 1677721600, 4074; load=400.000
    %store/real v0x1e66d80_0;
    %end;
    .thread T_69;
    .scope S_0x1dd3760;
T_70 ;
    %vpi_call 2 85 "$dumpfile", "fb.vcd" {0 0 0};
    %vpi_call 2 86 "$dumpvars" {0 0 0};
    %end;
    .thread T_70;
    .scope S_0x1dd3760;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e66ad0_0, 0, 1;
T_71.0 ;
    %load/real v0x1e66ba0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1e66ad0_0;
    %inv;
    %store/vec4 v0x1e66ad0_0, 0, 1;
    %jmp T_71.0;
    %end;
    .thread T_71;
    .scope S_0x1dd3760;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e66c40_0, 0, 1;
T_72.0 ;
    %load/real v0x1e66a10_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1e66c40_0;
    %inv;
    %store/vec4 v0x1e66c40_0, 0, 1;
    %jmp T_72.0;
    %end;
    .thread T_72;
    .scope S_0x1dd3760;
T_73 ;
    %wait E_0x1ddc2a0;
    %load/vec4 v0x1e67010_0;
    %load/vec4 v0x1e66c40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e66ce0_0, 0;
    %load/real v0x1e66d80_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x1e66ce0_0;
    %inv;
    %store/vec4 v0x1e66ce0_0, 0, 1;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x1e66ce0_0;
    %assign/vec4 v0x1e66ce0_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x1dd3760;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e67010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e670b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e67150_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e67010_0, 0, 1;
    %delay 2181834704, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e670b0_0, 0, 1;
    %pushi/vec4 2048, 0, 32;
T_74.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_74.1, 5;
    %jmp/1 T_74.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1de1360;
    %jmp T_74.0;
T_74.1 ;
    %pop/vec4 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e670b0_0, 0, 1;
    %pushi/vec4 34000, 0, 32;
T_74.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_74.3, 5;
    %jmp/1 T_74.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dc8520;
    %jmp T_74.2;
T_74.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e67010_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_74.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_74.5, 5;
    %jmp/1 T_74.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dc8520;
    %jmp T_74.4;
T_74.5 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e67010_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_74;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "fb.v";
    "././../cclk/cclk_gen.v";
    "./asyn_rstb_dff.v";
    "./edge_ff_n.v";
    "./buffer.v";
    "./asyn_rst_dff.v";
    "./asyn_rst_dff_n.v";
    "./mux_2_1.v";
    "./tbuf.v";
    "./u_d_bin_counter.v";
    "./asyn_rstb_tff.v";
    "./gray_count.v";
