// Seed: 1775521742
module module_0 (
    input  wand id_0,
    output wor  id_1
);
  logic id_3 = 1'b0 == 1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output wand id_7,
    input tri1 id_8,
    output wire id_9,
    output wand id_10,
    input tri0 id_11,
    input wand id_12,
    output tri1 id_13,
    output tri1 id_14,
    output tri0 id_15,
    input wand id_16,
    output uwire id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
