#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000225af069900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000225af0a7f40_0 .net "PC", 31 0, v00000225af0a2910_0;  1 drivers
v00000225af0a89e0_0 .var "clk", 0 0;
v00000225af0a8a80_0 .net "clkout", 0 0, L_00000225af0a9eb0;  1 drivers
v00000225af0a8b20_0 .net "cycles_consumed", 31 0, v00000225af0a8bc0_0;  1 drivers
v00000225af0a84e0_0 .var "rst", 0 0;
S_00000225af069c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000225af069900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000225af080260 .param/l "RType" 0 4 2, C4<000000>;
P_00000225af080298 .param/l "add" 0 4 5, C4<100000>;
P_00000225af0802d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000225af080308 .param/l "addu" 0 4 5, C4<100001>;
P_00000225af080340 .param/l "and_" 0 4 5, C4<100100>;
P_00000225af080378 .param/l "andi" 0 4 8, C4<001100>;
P_00000225af0803b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000225af0803e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000225af080420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000225af080458 .param/l "j" 0 4 12, C4<000010>;
P_00000225af080490 .param/l "jal" 0 4 12, C4<000011>;
P_00000225af0804c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000225af080500 .param/l "lw" 0 4 8, C4<100011>;
P_00000225af080538 .param/l "nor_" 0 4 5, C4<100111>;
P_00000225af080570 .param/l "or_" 0 4 5, C4<100101>;
P_00000225af0805a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000225af0805e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000225af080618 .param/l "sll" 0 4 6, C4<000000>;
P_00000225af080650 .param/l "slt" 0 4 5, C4<101010>;
P_00000225af080688 .param/l "slti" 0 4 8, C4<101010>;
P_00000225af0806c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000225af0806f8 .param/l "sub" 0 4 5, C4<100010>;
P_00000225af080730 .param/l "subu" 0 4 5, C4<100011>;
P_00000225af080768 .param/l "sw" 0 4 8, C4<101011>;
P_00000225af0807a0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000225af0807d8 .param/l "xori" 0 4 8, C4<001110>;
L_00000225af0aa850 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0a9d60 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0aab60 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0a9f90 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0aa310 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0aa460 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0a9dd0 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0aa2a0 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0a9eb0 .functor OR 1, v00000225af0a89e0_0, v00000225af076a70_0, C4<0>, C4<0>;
L_00000225af0aa3f0 .functor OR 1, L_00000225af12b3f0, L_00000225af129eb0, C4<0>, C4<0>;
L_00000225af0aaa10 .functor AND 1, L_00000225af12abd0, L_00000225af12b7b0, C4<1>, C4<1>;
L_00000225af0a9f20 .functor NOT 1, v00000225af0a84e0_0, C4<0>, C4<0>, C4<0>;
L_00000225af0aa930 .functor OR 1, L_00000225af12a6d0, L_00000225af12b490, C4<0>, C4<0>;
L_00000225af0aa000 .functor OR 1, L_00000225af0aa930, L_00000225af12a810, C4<0>, C4<0>;
L_00000225af0aa620 .functor OR 1, L_00000225af13c150, L_00000225af13d2d0, C4<0>, C4<0>;
L_00000225af0aac40 .functor AND 1, L_00000225af12a8b0, L_00000225af0aa620, C4<1>, C4<1>;
L_00000225af0aa4d0 .functor OR 1, L_00000225af13cb50, L_00000225af13d730, C4<0>, C4<0>;
L_00000225af0aa070 .functor AND 1, L_00000225af13c5b0, L_00000225af0aa4d0, C4<1>, C4<1>;
L_00000225af0aa5b0 .functor NOT 1, L_00000225af0a9eb0, C4<0>, C4<0>, C4<0>;
v00000225af0a2e10_0 .net "ALUOp", 3 0, v00000225af076890_0;  1 drivers
v00000225af0a2f50_0 .net "ALUResult", 31 0, v00000225af0a1f10_0;  1 drivers
v00000225af0a3ac0_0 .net "ALUSrc", 0 0, v00000225af076930_0;  1 drivers
v00000225af0a50a0_0 .net "ALUin2", 31 0, L_00000225af13cfb0;  1 drivers
v00000225af0a3fc0_0 .net "MemReadEn", 0 0, v00000225af0758f0_0;  1 drivers
v00000225af0a4600_0 .net "MemWriteEn", 0 0, v00000225af075990_0;  1 drivers
v00000225af0a4420_0 .net "MemtoReg", 0 0, v00000225af075350_0;  1 drivers
v00000225af0a42e0_0 .net "PC", 31 0, v00000225af0a2910_0;  alias, 1 drivers
v00000225af0a4100_0 .net "PCPlus1", 31 0, L_00000225af12adb0;  1 drivers
v00000225af0a41a0_0 .net "PCsrc", 0 0, v00000225af0a20f0_0;  1 drivers
v00000225af0a3840_0 .net "RegDst", 0 0, v00000225af075210_0;  1 drivers
v00000225af0a4240_0 .net "RegWriteEn", 0 0, v00000225af075fd0_0;  1 drivers
v00000225af0a4a60_0 .net "WriteRegister", 4 0, L_00000225af12ad10;  1 drivers
v00000225af0a4ce0_0 .net *"_ivl_0", 0 0, L_00000225af0aa850;  1 drivers
L_00000225af0e1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225af0a46a0_0 .net/2u *"_ivl_10", 4 0, L_00000225af0e1e00;  1 drivers
L_00000225af0e21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a4c40_0 .net *"_ivl_101", 15 0, L_00000225af0e21f0;  1 drivers
v00000225af0a4b00_0 .net *"_ivl_102", 31 0, L_00000225af12a9f0;  1 drivers
L_00000225af0e2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a53c0_0 .net *"_ivl_105", 25 0, L_00000225af0e2238;  1 drivers
L_00000225af0e2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a3a20_0 .net/2u *"_ivl_106", 31 0, L_00000225af0e2280;  1 drivers
v00000225af0a47e0_0 .net *"_ivl_108", 0 0, L_00000225af12abd0;  1 drivers
L_00000225af0e22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000225af0a4380_0 .net/2u *"_ivl_110", 5 0, L_00000225af0e22c8;  1 drivers
v00000225af0a3b60_0 .net *"_ivl_112", 0 0, L_00000225af12b7b0;  1 drivers
v00000225af0a4560_0 .net *"_ivl_115", 0 0, L_00000225af0aaa10;  1 drivers
v00000225af0a44c0_0 .net *"_ivl_116", 47 0, L_00000225af12a4f0;  1 drivers
L_00000225af0e2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a3de0_0 .net *"_ivl_119", 15 0, L_00000225af0e2310;  1 drivers
L_00000225af0e1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000225af0a3700_0 .net/2u *"_ivl_12", 5 0, L_00000225af0e1e48;  1 drivers
v00000225af0a3520_0 .net *"_ivl_120", 47 0, L_00000225af12aa90;  1 drivers
L_00000225af0e2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a3980_0 .net *"_ivl_123", 15 0, L_00000225af0e2358;  1 drivers
v00000225af0a4740_0 .net *"_ivl_125", 0 0, L_00000225af129ff0;  1 drivers
v00000225af0a4880_0 .net *"_ivl_126", 31 0, L_00000225af129e10;  1 drivers
v00000225af0a3660_0 .net *"_ivl_128", 47 0, L_00000225af12ab30;  1 drivers
v00000225af0a4060_0 .net *"_ivl_130", 47 0, L_00000225af12a090;  1 drivers
v00000225af0a35c0_0 .net *"_ivl_132", 47 0, L_00000225af12af90;  1 drivers
v00000225af0a37a0_0 .net *"_ivl_134", 47 0, L_00000225af12a590;  1 drivers
v00000225af0a38e0_0 .net *"_ivl_14", 0 0, L_00000225af0a9020;  1 drivers
v00000225af0a3c00_0 .net *"_ivl_140", 0 0, L_00000225af0a9f20;  1 drivers
L_00000225af0e23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a4920_0 .net/2u *"_ivl_142", 31 0, L_00000225af0e23e8;  1 drivers
L_00000225af0e24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000225af0a4f60_0 .net/2u *"_ivl_146", 5 0, L_00000225af0e24c0;  1 drivers
v00000225af0a3ca0_0 .net *"_ivl_148", 0 0, L_00000225af12a6d0;  1 drivers
L_00000225af0e2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000225af0a3d40_0 .net/2u *"_ivl_150", 5 0, L_00000225af0e2508;  1 drivers
v00000225af0a49c0_0 .net *"_ivl_152", 0 0, L_00000225af12b490;  1 drivers
v00000225af0a3e80_0 .net *"_ivl_155", 0 0, L_00000225af0aa930;  1 drivers
L_00000225af0e2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000225af0a51e0_0 .net/2u *"_ivl_156", 5 0, L_00000225af0e2550;  1 drivers
v00000225af0a5000_0 .net *"_ivl_158", 0 0, L_00000225af12a810;  1 drivers
L_00000225af0e1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000225af0a3f20_0 .net/2u *"_ivl_16", 4 0, L_00000225af0e1e90;  1 drivers
v00000225af0a4ba0_0 .net *"_ivl_161", 0 0, L_00000225af0aa000;  1 drivers
L_00000225af0e2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a4d80_0 .net/2u *"_ivl_162", 15 0, L_00000225af0e2598;  1 drivers
v00000225af0a4e20_0 .net *"_ivl_164", 31 0, L_00000225af12b530;  1 drivers
v00000225af0a4ec0_0 .net *"_ivl_167", 0 0, L_00000225af12bad0;  1 drivers
v00000225af0a5140_0 .net *"_ivl_168", 15 0, L_00000225af12bb70;  1 drivers
v00000225af0a5280_0 .net *"_ivl_170", 31 0, L_00000225af12bcb0;  1 drivers
v00000225af0a5320_0 .net *"_ivl_174", 31 0, L_00000225af12a630;  1 drivers
L_00000225af0e25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a6390_0 .net *"_ivl_177", 25 0, L_00000225af0e25e0;  1 drivers
L_00000225af0e2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a64d0_0 .net/2u *"_ivl_178", 31 0, L_00000225af0e2628;  1 drivers
v00000225af0a5d50_0 .net *"_ivl_180", 0 0, L_00000225af12a8b0;  1 drivers
L_00000225af0e2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a5e90_0 .net/2u *"_ivl_182", 5 0, L_00000225af0e2670;  1 drivers
v00000225af0a7150_0 .net *"_ivl_184", 0 0, L_00000225af13c150;  1 drivers
L_00000225af0e26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000225af0a5530_0 .net/2u *"_ivl_186", 5 0, L_00000225af0e26b8;  1 drivers
v00000225af0a7290_0 .net *"_ivl_188", 0 0, L_00000225af13d2d0;  1 drivers
v00000225af0a58f0_0 .net *"_ivl_19", 4 0, L_00000225af0a90c0;  1 drivers
v00000225af0a55d0_0 .net *"_ivl_191", 0 0, L_00000225af0aa620;  1 drivers
v00000225af0a61b0_0 .net *"_ivl_193", 0 0, L_00000225af0aac40;  1 drivers
L_00000225af0e2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000225af0a6250_0 .net/2u *"_ivl_194", 5 0, L_00000225af0e2700;  1 drivers
v00000225af0a5a30_0 .net *"_ivl_196", 0 0, L_00000225af13d410;  1 drivers
L_00000225af0e2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225af0a6110_0 .net/2u *"_ivl_198", 31 0, L_00000225af0e2748;  1 drivers
L_00000225af0e1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a5670_0 .net/2u *"_ivl_2", 5 0, L_00000225af0e1db8;  1 drivers
v00000225af0a6930_0 .net *"_ivl_20", 4 0, L_00000225af0a9200;  1 drivers
v00000225af0a6570_0 .net *"_ivl_200", 31 0, L_00000225af13c970;  1 drivers
v00000225af0a66b0_0 .net *"_ivl_204", 31 0, L_00000225af13be30;  1 drivers
L_00000225af0e2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a6430_0 .net *"_ivl_207", 25 0, L_00000225af0e2790;  1 drivers
L_00000225af0e27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a6cf0_0 .net/2u *"_ivl_208", 31 0, L_00000225af0e27d8;  1 drivers
v00000225af0a5710_0 .net *"_ivl_210", 0 0, L_00000225af13c5b0;  1 drivers
L_00000225af0e2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a5850_0 .net/2u *"_ivl_212", 5 0, L_00000225af0e2820;  1 drivers
v00000225af0a6610_0 .net *"_ivl_214", 0 0, L_00000225af13cb50;  1 drivers
L_00000225af0e2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000225af0a6070_0 .net/2u *"_ivl_216", 5 0, L_00000225af0e2868;  1 drivers
v00000225af0a7330_0 .net *"_ivl_218", 0 0, L_00000225af13d730;  1 drivers
v00000225af0a67f0_0 .net *"_ivl_221", 0 0, L_00000225af0aa4d0;  1 drivers
v00000225af0a6890_0 .net *"_ivl_223", 0 0, L_00000225af0aa070;  1 drivers
L_00000225af0e28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000225af0a62f0_0 .net/2u *"_ivl_224", 5 0, L_00000225af0e28b0;  1 drivers
v00000225af0a5990_0 .net *"_ivl_226", 0 0, L_00000225af13d9b0;  1 drivers
v00000225af0a71f0_0 .net *"_ivl_228", 31 0, L_00000225af13c6f0;  1 drivers
v00000225af0a6750_0 .net *"_ivl_24", 0 0, L_00000225af0aab60;  1 drivers
L_00000225af0e1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225af0a5ad0_0 .net/2u *"_ivl_26", 4 0, L_00000225af0e1ed8;  1 drivers
v00000225af0a5b70_0 .net *"_ivl_29", 4 0, L_00000225af0a7d60;  1 drivers
v00000225af0a73d0_0 .net *"_ivl_32", 0 0, L_00000225af0a9f90;  1 drivers
L_00000225af0e1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225af0a5c10_0 .net/2u *"_ivl_34", 4 0, L_00000225af0e1f20;  1 drivers
v00000225af0a5cb0_0 .net *"_ivl_37", 4 0, L_00000225af12a130;  1 drivers
v00000225af0a69d0_0 .net *"_ivl_40", 0 0, L_00000225af0aa310;  1 drivers
L_00000225af0e1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a6a70_0 .net/2u *"_ivl_42", 15 0, L_00000225af0e1f68;  1 drivers
v00000225af0a6f70_0 .net *"_ivl_45", 15 0, L_00000225af12a310;  1 drivers
v00000225af0a6b10_0 .net *"_ivl_48", 0 0, L_00000225af0aa460;  1 drivers
v00000225af0a5df0_0 .net *"_ivl_5", 5 0, L_00000225af0a8e40;  1 drivers
L_00000225af0e1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a57b0_0 .net/2u *"_ivl_50", 36 0, L_00000225af0e1fb0;  1 drivers
L_00000225af0e1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a5f30_0 .net/2u *"_ivl_52", 31 0, L_00000225af0e1ff8;  1 drivers
v00000225af0a5fd0_0 .net *"_ivl_55", 4 0, L_00000225af12ae50;  1 drivers
v00000225af0a6bb0_0 .net *"_ivl_56", 36 0, L_00000225af12b030;  1 drivers
v00000225af0a6d90_0 .net *"_ivl_58", 36 0, L_00000225af12a3b0;  1 drivers
v00000225af0a6c50_0 .net *"_ivl_62", 0 0, L_00000225af0a9dd0;  1 drivers
L_00000225af0e2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a6e30_0 .net/2u *"_ivl_64", 5 0, L_00000225af0e2040;  1 drivers
v00000225af0a6ed0_0 .net *"_ivl_67", 5 0, L_00000225af12a450;  1 drivers
v00000225af0a7010_0 .net *"_ivl_70", 0 0, L_00000225af0aa2a0;  1 drivers
L_00000225af0e2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a70b0_0 .net/2u *"_ivl_72", 57 0, L_00000225af0e2088;  1 drivers
L_00000225af0e20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a79a0_0 .net/2u *"_ivl_74", 31 0, L_00000225af0e20d0;  1 drivers
v00000225af0a8760_0 .net *"_ivl_77", 25 0, L_00000225af12aef0;  1 drivers
v00000225af0a8120_0 .net *"_ivl_78", 57 0, L_00000225af12a770;  1 drivers
v00000225af0a7860_0 .net *"_ivl_8", 0 0, L_00000225af0a9d60;  1 drivers
v00000225af0a81c0_0 .net *"_ivl_80", 57 0, L_00000225af12a950;  1 drivers
L_00000225af0e2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225af0a8580_0 .net/2u *"_ivl_84", 31 0, L_00000225af0e2118;  1 drivers
L_00000225af0e2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000225af0a8f80_0 .net/2u *"_ivl_88", 5 0, L_00000225af0e2160;  1 drivers
v00000225af0a92a0_0 .net *"_ivl_90", 0 0, L_00000225af12b3f0;  1 drivers
L_00000225af0e21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000225af0a8440_0 .net/2u *"_ivl_92", 5 0, L_00000225af0e21a8;  1 drivers
v00000225af0a7540_0 .net *"_ivl_94", 0 0, L_00000225af129eb0;  1 drivers
v00000225af0a93e0_0 .net *"_ivl_97", 0 0, L_00000225af0aa3f0;  1 drivers
v00000225af0a88a0_0 .net *"_ivl_98", 47 0, L_00000225af12b990;  1 drivers
v00000225af0a8620_0 .net "adderResult", 31 0, L_00000225af12b5d0;  1 drivers
v00000225af0a9160_0 .net "address", 31 0, L_00000225af129f50;  1 drivers
v00000225af0a8300_0 .net "clk", 0 0, L_00000225af0a9eb0;  alias, 1 drivers
v00000225af0a8bc0_0 .var "cycles_consumed", 31 0;
v00000225af0a7cc0_0 .net "extImm", 31 0, L_00000225af12bc10;  1 drivers
v00000225af0a7a40_0 .net "funct", 5 0, L_00000225af12a1d0;  1 drivers
v00000225af0a8c60_0 .net "hlt", 0 0, v00000225af076a70_0;  1 drivers
v00000225af0a9340_0 .net "imm", 15 0, L_00000225af12b0d0;  1 drivers
v00000225af0a7ae0_0 .net "immediate", 31 0, L_00000225af13c330;  1 drivers
v00000225af0a7ea0_0 .net "input_clk", 0 0, v00000225af0a89e0_0;  1 drivers
v00000225af0a7680_0 .net "instruction", 31 0, L_00000225af12b850;  1 drivers
v00000225af0a7fe0_0 .net "memoryReadData", 31 0, v00000225af0a25f0_0;  1 drivers
v00000225af0a75e0_0 .net "nextPC", 31 0, L_00000225af12b670;  1 drivers
v00000225af0a7720_0 .net "opcode", 5 0, L_00000225af0a8ee0;  1 drivers
v00000225af0a8800_0 .net "rd", 4 0, L_00000225af0a7c20;  1 drivers
v00000225af0a8080_0 .net "readData1", 31 0, L_00000225af0aaa80;  1 drivers
v00000225af0a8260_0 .net "readData1_w", 31 0, L_00000225af13d050;  1 drivers
v00000225af0a8d00_0 .net "readData2", 31 0, L_00000225af0aa690;  1 drivers
v00000225af0a77c0_0 .net "rs", 4 0, L_00000225af0a7e00;  1 drivers
v00000225af0a7900_0 .net "rst", 0 0, v00000225af0a84e0_0;  1 drivers
v00000225af0a83a0_0 .net "rt", 4 0, L_00000225af12a270;  1 drivers
v00000225af0a8940_0 .net "shamt", 31 0, L_00000225af12b8f0;  1 drivers
v00000225af0a86c0_0 .net "wire_instruction", 31 0, L_00000225af0aa230;  1 drivers
v00000225af0a7b80_0 .net "writeData", 31 0, L_00000225af13d370;  1 drivers
v00000225af0a8da0_0 .net "zero", 0 0, L_00000225af13c010;  1 drivers
L_00000225af0a8e40 .part L_00000225af12b850, 26, 6;
L_00000225af0a8ee0 .functor MUXZ 6, L_00000225af0a8e40, L_00000225af0e1db8, L_00000225af0aa850, C4<>;
L_00000225af0a9020 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e1e48;
L_00000225af0a90c0 .part L_00000225af12b850, 11, 5;
L_00000225af0a9200 .functor MUXZ 5, L_00000225af0a90c0, L_00000225af0e1e90, L_00000225af0a9020, C4<>;
L_00000225af0a7c20 .functor MUXZ 5, L_00000225af0a9200, L_00000225af0e1e00, L_00000225af0a9d60, C4<>;
L_00000225af0a7d60 .part L_00000225af12b850, 21, 5;
L_00000225af0a7e00 .functor MUXZ 5, L_00000225af0a7d60, L_00000225af0e1ed8, L_00000225af0aab60, C4<>;
L_00000225af12a130 .part L_00000225af12b850, 16, 5;
L_00000225af12a270 .functor MUXZ 5, L_00000225af12a130, L_00000225af0e1f20, L_00000225af0a9f90, C4<>;
L_00000225af12a310 .part L_00000225af12b850, 0, 16;
L_00000225af12b0d0 .functor MUXZ 16, L_00000225af12a310, L_00000225af0e1f68, L_00000225af0aa310, C4<>;
L_00000225af12ae50 .part L_00000225af12b850, 6, 5;
L_00000225af12b030 .concat [ 5 32 0 0], L_00000225af12ae50, L_00000225af0e1ff8;
L_00000225af12a3b0 .functor MUXZ 37, L_00000225af12b030, L_00000225af0e1fb0, L_00000225af0aa460, C4<>;
L_00000225af12b8f0 .part L_00000225af12a3b0, 0, 32;
L_00000225af12a450 .part L_00000225af12b850, 0, 6;
L_00000225af12a1d0 .functor MUXZ 6, L_00000225af12a450, L_00000225af0e2040, L_00000225af0a9dd0, C4<>;
L_00000225af12aef0 .part L_00000225af12b850, 0, 26;
L_00000225af12a770 .concat [ 26 32 0 0], L_00000225af12aef0, L_00000225af0e20d0;
L_00000225af12a950 .functor MUXZ 58, L_00000225af12a770, L_00000225af0e2088, L_00000225af0aa2a0, C4<>;
L_00000225af129f50 .part L_00000225af12a950, 0, 32;
L_00000225af12adb0 .arith/sum 32, v00000225af0a2910_0, L_00000225af0e2118;
L_00000225af12b3f0 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e2160;
L_00000225af129eb0 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e21a8;
L_00000225af12b990 .concat [ 32 16 0 0], L_00000225af129f50, L_00000225af0e21f0;
L_00000225af12a9f0 .concat [ 6 26 0 0], L_00000225af0a8ee0, L_00000225af0e2238;
L_00000225af12abd0 .cmp/eq 32, L_00000225af12a9f0, L_00000225af0e2280;
L_00000225af12b7b0 .cmp/eq 6, L_00000225af12a1d0, L_00000225af0e22c8;
L_00000225af12a4f0 .concat [ 32 16 0 0], L_00000225af0aaa80, L_00000225af0e2310;
L_00000225af12aa90 .concat [ 32 16 0 0], v00000225af0a2910_0, L_00000225af0e2358;
L_00000225af129ff0 .part L_00000225af12b0d0, 15, 1;
LS_00000225af129e10_0_0 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_0_4 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_0_8 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_0_12 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_0_16 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_0_20 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_0_24 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_0_28 .concat [ 1 1 1 1], L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0, L_00000225af129ff0;
LS_00000225af129e10_1_0 .concat [ 4 4 4 4], LS_00000225af129e10_0_0, LS_00000225af129e10_0_4, LS_00000225af129e10_0_8, LS_00000225af129e10_0_12;
LS_00000225af129e10_1_4 .concat [ 4 4 4 4], LS_00000225af129e10_0_16, LS_00000225af129e10_0_20, LS_00000225af129e10_0_24, LS_00000225af129e10_0_28;
L_00000225af129e10 .concat [ 16 16 0 0], LS_00000225af129e10_1_0, LS_00000225af129e10_1_4;
L_00000225af12ab30 .concat [ 16 32 0 0], L_00000225af12b0d0, L_00000225af129e10;
L_00000225af12a090 .arith/sum 48, L_00000225af12aa90, L_00000225af12ab30;
L_00000225af12af90 .functor MUXZ 48, L_00000225af12a090, L_00000225af12a4f0, L_00000225af0aaa10, C4<>;
L_00000225af12a590 .functor MUXZ 48, L_00000225af12af90, L_00000225af12b990, L_00000225af0aa3f0, C4<>;
L_00000225af12b5d0 .part L_00000225af12a590, 0, 32;
L_00000225af12b670 .functor MUXZ 32, L_00000225af12adb0, L_00000225af12b5d0, v00000225af0a20f0_0, C4<>;
L_00000225af12b850 .functor MUXZ 32, L_00000225af0aa230, L_00000225af0e23e8, L_00000225af0a9f20, C4<>;
L_00000225af12a6d0 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e24c0;
L_00000225af12b490 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e2508;
L_00000225af12a810 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e2550;
L_00000225af12b530 .concat [ 16 16 0 0], L_00000225af12b0d0, L_00000225af0e2598;
L_00000225af12bad0 .part L_00000225af12b0d0, 15, 1;
LS_00000225af12bb70_0_0 .concat [ 1 1 1 1], L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0;
LS_00000225af12bb70_0_4 .concat [ 1 1 1 1], L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0;
LS_00000225af12bb70_0_8 .concat [ 1 1 1 1], L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0;
LS_00000225af12bb70_0_12 .concat [ 1 1 1 1], L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0, L_00000225af12bad0;
L_00000225af12bb70 .concat [ 4 4 4 4], LS_00000225af12bb70_0_0, LS_00000225af12bb70_0_4, LS_00000225af12bb70_0_8, LS_00000225af12bb70_0_12;
L_00000225af12bcb0 .concat [ 16 16 0 0], L_00000225af12b0d0, L_00000225af12bb70;
L_00000225af12bc10 .functor MUXZ 32, L_00000225af12bcb0, L_00000225af12b530, L_00000225af0aa000, C4<>;
L_00000225af12a630 .concat [ 6 26 0 0], L_00000225af0a8ee0, L_00000225af0e25e0;
L_00000225af12a8b0 .cmp/eq 32, L_00000225af12a630, L_00000225af0e2628;
L_00000225af13c150 .cmp/eq 6, L_00000225af12a1d0, L_00000225af0e2670;
L_00000225af13d2d0 .cmp/eq 6, L_00000225af12a1d0, L_00000225af0e26b8;
L_00000225af13d410 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e2700;
L_00000225af13c970 .functor MUXZ 32, L_00000225af12bc10, L_00000225af0e2748, L_00000225af13d410, C4<>;
L_00000225af13c330 .functor MUXZ 32, L_00000225af13c970, L_00000225af12b8f0, L_00000225af0aac40, C4<>;
L_00000225af13be30 .concat [ 6 26 0 0], L_00000225af0a8ee0, L_00000225af0e2790;
L_00000225af13c5b0 .cmp/eq 32, L_00000225af13be30, L_00000225af0e27d8;
L_00000225af13cb50 .cmp/eq 6, L_00000225af12a1d0, L_00000225af0e2820;
L_00000225af13d730 .cmp/eq 6, L_00000225af12a1d0, L_00000225af0e2868;
L_00000225af13d9b0 .cmp/eq 6, L_00000225af0a8ee0, L_00000225af0e28b0;
L_00000225af13c6f0 .functor MUXZ 32, L_00000225af0aaa80, v00000225af0a2910_0, L_00000225af13d9b0, C4<>;
L_00000225af13d050 .functor MUXZ 32, L_00000225af13c6f0, L_00000225af0aa690, L_00000225af0aa070, C4<>;
S_00000225af069db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000225af067880 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000225af0aa700 .functor NOT 1, v00000225af076930_0, C4<0>, C4<0>, C4<0>;
v00000225af075850_0 .net *"_ivl_0", 0 0, L_00000225af0aa700;  1 drivers
v00000225af075170_0 .net "in1", 31 0, L_00000225af0aa690;  alias, 1 drivers
v00000225af076250_0 .net "in2", 31 0, L_00000225af13c330;  alias, 1 drivers
v00000225af0767f0_0 .net "out", 31 0, L_00000225af13cfb0;  alias, 1 drivers
v00000225af076390_0 .net "s", 0 0, v00000225af076930_0;  alias, 1 drivers
L_00000225af13cfb0 .functor MUXZ 32, L_00000225af13c330, L_00000225af0aa690, L_00000225af0aa700, C4<>;
S_00000225af0134a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000225af0e0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000225af0e00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000225af0e0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000225af0e0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000225af0e0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000225af0e01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000225af0e01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000225af0e0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000225af0e0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000225af0e0288 .param/l "j" 0 4 12, C4<000010>;
P_00000225af0e02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000225af0e02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000225af0e0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000225af0e0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000225af0e03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000225af0e03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000225af0e0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000225af0e0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000225af0e0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000225af0e04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000225af0e04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000225af0e0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000225af0e0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000225af0e0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000225af0e05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000225af0e0608 .param/l "xori" 0 4 8, C4<001110>;
v00000225af076890_0 .var "ALUOp", 3 0;
v00000225af076930_0 .var "ALUSrc", 0 0;
v00000225af0758f0_0 .var "MemReadEn", 0 0;
v00000225af075990_0 .var "MemWriteEn", 0 0;
v00000225af075350_0 .var "MemtoReg", 0 0;
v00000225af075210_0 .var "RegDst", 0 0;
v00000225af075fd0_0 .var "RegWriteEn", 0 0;
v00000225af075490_0 .net "funct", 5 0, L_00000225af12a1d0;  alias, 1 drivers
v00000225af076a70_0 .var "hlt", 0 0;
v00000225af076b10_0 .net "opcode", 5 0, L_00000225af0a8ee0;  alias, 1 drivers
v00000225af076bb0_0 .net "rst", 0 0, v00000225af0a84e0_0;  alias, 1 drivers
E_00000225af067340 .event anyedge, v00000225af076bb0_0, v00000225af076b10_0, v00000225af075490_0;
S_00000225af013630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000225af067a40 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000225af0aa230 .functor BUFZ 32, L_00000225af12ac70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000225af076c50_0 .net "Data_Out", 31 0, L_00000225af0aa230;  alias, 1 drivers
v00000225af0752b0 .array "InstMem", 0 1023, 31 0;
v00000225af075a30_0 .net *"_ivl_0", 31 0, L_00000225af12ac70;  1 drivers
v00000225af0753f0_0 .net *"_ivl_3", 9 0, L_00000225af12ba30;  1 drivers
v00000225af075ad0_0 .net *"_ivl_4", 11 0, L_00000225af12b710;  1 drivers
L_00000225af0e23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000225af075cb0_0 .net *"_ivl_7", 1 0, L_00000225af0e23a0;  1 drivers
v00000225af075b70_0 .net "addr", 31 0, v00000225af0a2910_0;  alias, 1 drivers
v00000225af075d50_0 .var/i "i", 31 0;
L_00000225af12ac70 .array/port v00000225af0752b0, L_00000225af12b710;
L_00000225af12ba30 .part v00000225af0a2910_0, 0, 10;
L_00000225af12b710 .concat [ 10 2 0 0], L_00000225af12ba30, L_00000225af0e23a0;
S_00000225aef369c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000225af0aaa80 .functor BUFZ 32, L_00000225af12b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000225af0aa690 .functor BUFZ 32, L_00000225af12b210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000225af075f30_0 .net *"_ivl_0", 31 0, L_00000225af12b350;  1 drivers
v00000225af053c70_0 .net *"_ivl_10", 6 0, L_00000225af12b2b0;  1 drivers
L_00000225af0e2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000225af0531d0_0 .net *"_ivl_13", 1 0, L_00000225af0e2478;  1 drivers
v00000225af0a2a50_0 .net *"_ivl_2", 6 0, L_00000225af12b170;  1 drivers
L_00000225af0e2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000225af0a3310_0 .net *"_ivl_5", 1 0, L_00000225af0e2430;  1 drivers
v00000225af0a2050_0 .net *"_ivl_8", 31 0, L_00000225af12b210;  1 drivers
v00000225af0a2cd0_0 .net "clk", 0 0, L_00000225af0a9eb0;  alias, 1 drivers
v00000225af0a2370_0 .var/i "i", 31 0;
v00000225af0a1970_0 .net "readData1", 31 0, L_00000225af0aaa80;  alias, 1 drivers
v00000225af0a3130_0 .net "readData2", 31 0, L_00000225af0aa690;  alias, 1 drivers
v00000225af0a31d0_0 .net "readRegister1", 4 0, L_00000225af0a7e00;  alias, 1 drivers
v00000225af0a2ff0_0 .net "readRegister2", 4 0, L_00000225af12a270;  alias, 1 drivers
v00000225af0a1ab0 .array "registers", 31 0, 31 0;
v00000225af0a18d0_0 .net "rst", 0 0, v00000225af0a84e0_0;  alias, 1 drivers
v00000225af0a1dd0_0 .net "we", 0 0, v00000225af075fd0_0;  alias, 1 drivers
v00000225af0a1e70_0 .net "writeData", 31 0, L_00000225af13d370;  alias, 1 drivers
v00000225af0a1d30_0 .net "writeRegister", 4 0, L_00000225af12ad10;  alias, 1 drivers
E_00000225af067bc0/0 .event negedge, v00000225af076bb0_0;
E_00000225af067bc0/1 .event posedge, v00000225af0a2cd0_0;
E_00000225af067bc0 .event/or E_00000225af067bc0/0, E_00000225af067bc0/1;
L_00000225af12b350 .array/port v00000225af0a1ab0, L_00000225af12b170;
L_00000225af12b170 .concat [ 5 2 0 0], L_00000225af0a7e00, L_00000225af0e2430;
L_00000225af12b210 .array/port v00000225af0a1ab0, L_00000225af12b2b0;
L_00000225af12b2b0 .concat [ 5 2 0 0], L_00000225af12a270, L_00000225af0e2478;
S_00000225aef36b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000225aef369c0;
 .timescale 0 0;
v00000225af075e90_0 .var/i "i", 31 0;
S_00000225af011b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000225af068180 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000225af0aabd0 .functor NOT 1, v00000225af075210_0, C4<0>, C4<0>, C4<0>;
v00000225af0a1830_0 .net *"_ivl_0", 0 0, L_00000225af0aabd0;  1 drivers
v00000225af0a2af0_0 .net "in1", 4 0, L_00000225af12a270;  alias, 1 drivers
v00000225af0a2c30_0 .net "in2", 4 0, L_00000225af0a7c20;  alias, 1 drivers
v00000225af0a3270_0 .net "out", 4 0, L_00000225af12ad10;  alias, 1 drivers
v00000225af0a33b0_0 .net "s", 0 0, v00000225af075210_0;  alias, 1 drivers
L_00000225af12ad10 .functor MUXZ 5, L_00000225af0a7c20, L_00000225af12a270, L_00000225af0aabd0, C4<>;
S_00000225af011ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000225af068b00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000225af0aa8c0 .functor NOT 1, v00000225af075350_0, C4<0>, C4<0>, C4<0>;
v00000225af0a2230_0 .net *"_ivl_0", 0 0, L_00000225af0aa8c0;  1 drivers
v00000225af0a27d0_0 .net "in1", 31 0, v00000225af0a1f10_0;  alias, 1 drivers
v00000225af0a1a10_0 .net "in2", 31 0, v00000225af0a25f0_0;  alias, 1 drivers
v00000225af0a1b50_0 .net "out", 31 0, L_00000225af13d370;  alias, 1 drivers
v00000225af0a22d0_0 .net "s", 0 0, v00000225af075350_0;  alias, 1 drivers
L_00000225af13d370 .functor MUXZ 32, v00000225af0a25f0_0, v00000225af0a1f10_0, L_00000225af0aa8c0, C4<>;
S_00000225aeffa8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000225aeffaa60 .param/l "ADD" 0 9 12, C4<0000>;
P_00000225aeffaa98 .param/l "AND" 0 9 12, C4<0010>;
P_00000225aeffaad0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000225aeffab08 .param/l "OR" 0 9 12, C4<0011>;
P_00000225aeffab40 .param/l "SGT" 0 9 12, C4<0111>;
P_00000225aeffab78 .param/l "SLL" 0 9 12, C4<1000>;
P_00000225aeffabb0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000225aeffabe8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000225aeffac20 .param/l "SUB" 0 9 12, C4<0001>;
P_00000225aeffac58 .param/l "XOR" 0 9 12, C4<0100>;
P_00000225aeffac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000225aeffacc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000225af0e28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225af0a2870_0 .net/2u *"_ivl_0", 31 0, L_00000225af0e28f8;  1 drivers
v00000225af0a2690_0 .net "opSel", 3 0, v00000225af076890_0;  alias, 1 drivers
v00000225af0a3090_0 .net "operand1", 31 0, L_00000225af13d050;  alias, 1 drivers
v00000225af0a24b0_0 .net "operand2", 31 0, L_00000225af13cfb0;  alias, 1 drivers
v00000225af0a1f10_0 .var "result", 31 0;
v00000225af0a1fb0_0 .net "zero", 0 0, L_00000225af13c010;  alias, 1 drivers
E_00000225af068ac0 .event anyedge, v00000225af076890_0, v00000225af0a3090_0, v00000225af0767f0_0;
L_00000225af13c010 .cmp/eq 32, v00000225af0a1f10_0, L_00000225af0e28f8;
S_00000225af03f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000225af0e1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000225af0e1698 .param/l "add" 0 4 5, C4<100000>;
P_00000225af0e16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000225af0e1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000225af0e1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000225af0e1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000225af0e17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000225af0e17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000225af0e1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000225af0e1858 .param/l "j" 0 4 12, C4<000010>;
P_00000225af0e1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000225af0e18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000225af0e1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000225af0e1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000225af0e1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000225af0e19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000225af0e19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000225af0e1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000225af0e1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000225af0e1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000225af0e1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000225af0e1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000225af0e1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000225af0e1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000225af0e1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000225af0e1bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000225af0a20f0_0 .var "PCsrc", 0 0;
v00000225af0a1bf0_0 .net "funct", 5 0, L_00000225af12a1d0;  alias, 1 drivers
v00000225af0a1650_0 .net "opcode", 5 0, L_00000225af0a8ee0;  alias, 1 drivers
v00000225af0a2730_0 .net "operand1", 31 0, L_00000225af0aaa80;  alias, 1 drivers
v00000225af0a2410_0 .net "operand2", 31 0, L_00000225af13cfb0;  alias, 1 drivers
v00000225af0a2b90_0 .net "rst", 0 0, v00000225af0a84e0_0;  alias, 1 drivers
E_00000225af068b40/0 .event anyedge, v00000225af076bb0_0, v00000225af076b10_0, v00000225af0a1970_0, v00000225af0767f0_0;
E_00000225af068b40/1 .event anyedge, v00000225af075490_0;
E_00000225af068b40 .event/or E_00000225af068b40/0, E_00000225af068b40/1;
S_00000225af03f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000225af0a2190 .array "DataMem", 0 1023, 31 0;
v00000225af0a15b0_0 .net "address", 31 0, v00000225af0a1f10_0;  alias, 1 drivers
v00000225af0a2d70_0 .net "clock", 0 0, L_00000225af0aa5b0;  1 drivers
v00000225af0a2550_0 .net "data", 31 0, L_00000225af0aa690;  alias, 1 drivers
v00000225af0a2eb0_0 .var/i "i", 31 0;
v00000225af0a25f0_0 .var "q", 31 0;
v00000225af0a29b0_0 .net "rden", 0 0, v00000225af0758f0_0;  alias, 1 drivers
v00000225af0a16f0_0 .net "wren", 0 0, v00000225af075990_0;  alias, 1 drivers
E_00000225af068a80 .event posedge, v00000225af0a2d70_0;
S_00000225af0e1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000225af069c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000225af069080 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000225af0a1c90_0 .net "PCin", 31 0, L_00000225af12b670;  alias, 1 drivers
v00000225af0a2910_0 .var "PCout", 31 0;
v00000225af0a1790_0 .net "clk", 0 0, L_00000225af0a9eb0;  alias, 1 drivers
v00000225af0a1510_0 .net "rst", 0 0, v00000225af0a84e0_0;  alias, 1 drivers
    .scope S_00000225af03f1a0;
T_0 ;
    %wait E_00000225af068b40;
    %load/vec4 v00000225af0a2b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000225af0a20f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000225af0a1650_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000225af0a2730_0;
    %load/vec4 v00000225af0a2410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000225af0a1650_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000225af0a2730_0;
    %load/vec4 v00000225af0a2410_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000225af0a1650_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000225af0a1650_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000225af0a1650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000225af0a1bf0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000225af0a20f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000225af0e1c20;
T_1 ;
    %wait E_00000225af067bc0;
    %load/vec4 v00000225af0a1510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000225af0a2910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000225af0a1c90_0;
    %assign/vec4 v00000225af0a2910_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000225af013630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225af075d50_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000225af075d50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000225af075d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %load/vec4 v00000225af075d50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225af075d50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0752b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000225af0134a0;
T_3 ;
    %wait E_00000225af067340;
    %load/vec4 v00000225af076bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000225af076a70_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000225af076890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000225af076930_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000225af075990_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000225af075350_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000225af0758f0_0, 0;
    %assign/vec4 v00000225af075210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000225af076a70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000225af076890_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000225af076930_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000225af075fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000225af075990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000225af075350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000225af0758f0_0, 0, 1;
    %store/vec4 v00000225af075210_0, 0, 1;
    %load/vec4 v00000225af076b10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076a70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %load/vec4 v00000225af075490_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000225af075210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af0758f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075350_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af075990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000225af076930_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000225af076890_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000225aef369c0;
T_4 ;
    %wait E_00000225af067bc0;
    %fork t_1, S_00000225aef36b50;
    %jmp t_0;
    .scope S_00000225aef36b50;
t_1 ;
    %load/vec4 v00000225af0a18d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225af075e90_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000225af075e90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000225af075e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0a1ab0, 0, 4;
    %load/vec4 v00000225af075e90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225af075e90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000225af0a1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000225af0a1e70_0;
    %load/vec4 v00000225af0a1d30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0a1ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0a1ab0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000225aef369c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000225aef369c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225af0a2370_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000225af0a2370_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000225af0a2370_0;
    %ix/getv/s 4, v00000225af0a2370_0;
    %load/vec4a v00000225af0a1ab0, 4;
    %ix/getv/s 4, v00000225af0a2370_0;
    %load/vec4a v00000225af0a1ab0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000225af0a2370_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225af0a2370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000225aeffa8d0;
T_6 ;
    %wait E_00000225af068ac0;
    %load/vec4 v00000225af0a2690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000225af0a3090_0;
    %load/vec4 v00000225af0a24b0_0;
    %add;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000225af0a3090_0;
    %load/vec4 v00000225af0a24b0_0;
    %sub;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000225af0a3090_0;
    %load/vec4 v00000225af0a24b0_0;
    %and;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000225af0a3090_0;
    %load/vec4 v00000225af0a24b0_0;
    %or;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000225af0a3090_0;
    %load/vec4 v00000225af0a24b0_0;
    %xor;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000225af0a3090_0;
    %load/vec4 v00000225af0a24b0_0;
    %or;
    %inv;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000225af0a3090_0;
    %load/vec4 v00000225af0a24b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000225af0a24b0_0;
    %load/vec4 v00000225af0a3090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000225af0a3090_0;
    %ix/getv 4, v00000225af0a24b0_0;
    %shiftl 4;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000225af0a3090_0;
    %ix/getv 4, v00000225af0a24b0_0;
    %shiftr 4;
    %assign/vec4 v00000225af0a1f10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000225af03f330;
T_7 ;
    %wait E_00000225af068a80;
    %load/vec4 v00000225af0a29b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000225af0a15b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000225af0a2190, 4;
    %assign/vec4 v00000225af0a25f0_0, 0;
T_7.0 ;
    %load/vec4 v00000225af0a16f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000225af0a2550_0;
    %ix/getv 3, v00000225af0a15b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0a2190, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000225af03f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225af0a2eb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000225af0a2eb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000225af0a2eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000225af0a2190, 0, 4;
    %load/vec4 v00000225af0a2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225af0a2eb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000225af03f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225af0a2eb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000225af0a2eb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000225af0a2eb0_0;
    %load/vec4a v00000225af0a2190, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000225af0a2eb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000225af0a2eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225af0a2eb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000225af069c20;
T_10 ;
    %wait E_00000225af067bc0;
    %load/vec4 v00000225af0a7900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000225af0a8bc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000225af0a8bc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000225af0a8bc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000225af069900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225af0a89e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225af0a84e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000225af069900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000225af0a89e0_0;
    %inv;
    %assign/vec4 v00000225af0a89e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000225af069900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225af0a84e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225af0a84e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000225af0a8b20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
