Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Wed Nov 13 16:54:26 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.twr testled_impl_1.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          45.322 ns |         22.064 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.0742%

3.1.2  Timing Errors
---------------------
Timing Errors: 3 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 8.805 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |   -5.522 ns |   18   |   45.323 ns |  22.064 MHz |       271      |        3       
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i3/SR                      |   -5.522 ns 
vga_ctrl/rgb__i3/D                       |   -1.880 ns 
vga_ctrl/rgb__i1/D                       |   -1.403 ns 
col_ctrl/x_ball_dir_c/D                  |   12.912 ns 
col_ctrl/y_ball_i0_i7/SR                 |   14.213 ns 
{col_ctrl/x_ball_i0_i6/SR   col_ctrl/x_ball_i0_i7/SR}              
                                         |   14.294 ns 
{col_ctrl/x_ball_i0_i4/SR   col_ctrl/x_ball_i0_i5/SR}              
                                         |   14.294 ns 
{col_ctrl/x_ball_i0_i2/SR   col_ctrl/x_ball_i0_i3/SR}              
                                         |   14.294 ns 
col_ctrl/x_ball_i0_i1/SR                 |   14.294 ns 
col_ctrl/pad_col_c/D                     |   14.674 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           3 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       271      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
col_ctrl/x_ball_dir_c/D                  |    3.112 ns 
col_ctrl/scrA_519__i1/D                  |    3.112 ns 
col_ctrl/scrA_519__i0/D                  |    3.112 ns 
col_ctrl/scrB_520__i0/D                  |    3.112 ns 
{col_ctrl/x_ball_i0_i8/SP   col_ctrl/x_ball_i0_i9/SP}              
                                         |    3.298 ns 
col_ctrl/y_ball_i0_i0/D                  |    3.417 ns 
enable_gen/countergmv_518__i16/D         |    3.417 ns 
enable_gen/countergmv_518__i17/D         |    3.417 ns 
enable_gen/countergmv_518__i18/D         |    3.417 ns 
enable_gen/countergmv_518__i19/D         |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
col_ctrl/pad_col_c/Q                    |          No required time
col_ctrl/wall_col_c/Q                   |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{enable_gen/countergmv_518__i22/SP   enable_gen/countergmv_518__i23/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i20/SP   enable_gen/countergmv_518__i21/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i18/SP   enable_gen/countergmv_518__i19/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i16/SP   enable_gen/countergmv_518__i17/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i14/SP   enable_gen/countergmv_518__i15/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i12/SP   enable_gen/countergmv_518__i13/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i10/SP   enable_gen/countergmv_518__i11/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i8/SP   enable_gen/countergmv_518__i9/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i6/SP   enable_gen/countergmv_518__i7/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i4/SP   enable_gen/countergmv_518__i5/SP}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        23
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
j05                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
271 endpoints scored, 3 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -5.522 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       44.793
-------------------------------------   ------
End-of-path arrival time( ns )          50.963

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i2/CK->col_ctrl/y_padA_i0_i2/Q
                                          SLICE_R14C11B   CLK_TO_Q0_DELAY      1.391         7.561  6       
y_padA[2]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_221_add_5_1/B1->disp_ctrl/add_221_add_5_1/CO1
                                          SLICE_R16C12A   B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n13474                                          NET DELAY            0.662        11.773  1       
disp_ctrl/add_221_add_5_3/D0->disp_ctrl/add_221_add_5_3/S0
                                          SLICE_R16C12B   D0_TO_F0_DELAY       0.450        12.223  9       
p_padA_N_430[3]                                           NET DELAY            4.119        16.342  1       
disp_ctrl/sub_20_add_2_add_5_3/B0->disp_ctrl/sub_20_add_2_add_5_3/CO0
                                          SLICE_R24C13B   B0_TO_COUT0_DELAY    0.358        16.700  2       
disp_ctrl/n21211                                          NET DELAY            0.000        16.700  1       
disp_ctrl/sub_20_add_2_add_5_3/CI1->disp_ctrl/sub_20_add_2_add_5_3/CO1
                                          SLICE_R24C13B   CIN1_TO_COUT1_DELAY  0.278        16.978  2       
disp_ctrl/n13533                                          NET DELAY            0.662        17.640  1       
disp_ctrl/sub_20_add_2_add_5_5/D0->disp_ctrl/sub_20_add_2_add_5_5/S0
                                          SLICE_R24C13C   D0_TO_F0_DELAY       0.450        18.090  3       
p_padA_N_323[5]                                           NET DELAY            3.152        21.242  1       
i17444_3_lut/B->i17444_3_lut/Z            SLICE_R22C13A   A1_TO_F1_DELAY       0.477        21.719  1       
n19581                                                    NET DELAY            0.305        22.024  1       
i17445_3_lut/C->i17445_3_lut/Z            SLICE_R22C13B   C0_TO_F0_DELAY       0.477        22.501  1       
n19582                                                    NET DELAY            0.305        22.806  1       
i17373_3_lut/C->i17373_3_lut/Z            SLICE_R22C13B   C1_TO_F1_DELAY       0.450        23.256  1       
n14_adj_1867                                              NET DELAY            2.172        25.428  1       
i17446_4_lut/A->i17446_4_lut/Z            SLICE_R23C13B   D0_TO_F0_DELAY       0.477        25.905  1       
n19583                                                    NET DELAY            0.305        26.210  1       
i17447_3_lut/C->i17447_3_lut/Z            SLICE_R23C13B   C1_TO_F1_DELAY       0.477        26.687  1       
n19584                                                    NET DELAY            0.305        26.992  1       
i6664_4_lut/C->i6664_4_lut/Z              SLICE_R23C13C   C0_TO_F0_DELAY       0.450        27.442  3       
p_padA_N_322                                              NET DELAY            3.245        30.687  1       
disp_ctrl/i2_4_lut/B->disp_ctrl/i2_4_lut/Z
                                          SLICE_R19C13C   D0_TO_F0_DELAY       0.450        31.137  1       
disp_ctrl/p_padA_s_N_800                                  NET DELAY            3.285        34.422  1       
disp_ctrl/i10_4_lut_adj_177/A->disp_ctrl/i10_4_lut_adj_177/Z
                                          SLICE_R23C16B   D1_TO_F1_DELAY       0.450        34.872  1       
disp_ctrl/n16101                                          NET DELAY            2.172        37.044  1       
disp_ctrl/i4_4_lut_adj_174/D->disp_ctrl/i4_4_lut_adj_174/Z
                                          SLICE_R23C16C   D1_TO_F1_DELAY       0.450        37.494  1       
disp_ctrl/n17048                                          NET DELAY            3.364        40.858  1       
disp_ctrl/i3_4_lut_adj_169/B->disp_ctrl/i3_4_lut_adj_169/Z
                                          SLICE_R19C19B   D1_TO_F1_DELAY       0.450        41.308  1       
disp_ctrl/n12_adj_1677                                    NET DELAY            2.172        43.480  1       
disp_ctrl/i8_4_lut_adj_164/C->disp_ctrl/i8_4_lut_adj_164/Z
                                          SLICE_R18C20A   D0_TO_F0_DELAY       0.450        43.930  3       
altcol_N_134                                              NET DELAY            3.245        47.175  1       
vga_ctrl/i1078_3_lut/A->vga_ctrl/i1078_3_lut/Z
                                          SLICE_R18C16D   D0_TO_F0_DELAY       0.450        47.625  1       
vga_ctrl/n1975                                            NET DELAY            3.338        50.963  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.880 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       41.482
-------------------------------------   ------
End-of-path arrival time( ns )          47.652

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i2/CK->col_ctrl/y_padA_i0_i2/Q
                                          SLICE_R14C11B   CLK_TO_Q0_DELAY      1.391         7.561  6       
y_padA[2]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_221_add_5_1/B1->disp_ctrl/add_221_add_5_1/CO1
                                          SLICE_R16C12A   B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n13474                                          NET DELAY            0.662        11.773  1       
disp_ctrl/add_221_add_5_3/D0->disp_ctrl/add_221_add_5_3/S0
                                          SLICE_R16C12B   D0_TO_F0_DELAY       0.450        12.223  9       
p_padA_N_430[3]                                           NET DELAY            4.119        16.342  1       
disp_ctrl/sub_20_add_2_add_5_3/B0->disp_ctrl/sub_20_add_2_add_5_3/CO0
                                          SLICE_R24C13B   B0_TO_COUT0_DELAY    0.358        16.700  2       
disp_ctrl/n21211                                          NET DELAY            0.000        16.700  1       
disp_ctrl/sub_20_add_2_add_5_3/CI1->disp_ctrl/sub_20_add_2_add_5_3/CO1
                                          SLICE_R24C13B   CIN1_TO_COUT1_DELAY  0.278        16.978  2       
disp_ctrl/n13533                                          NET DELAY            0.662        17.640  1       
disp_ctrl/sub_20_add_2_add_5_5/D0->disp_ctrl/sub_20_add_2_add_5_5/S0
                                          SLICE_R24C13C   D0_TO_F0_DELAY       0.450        18.090  3       
p_padA_N_323[5]                                           NET DELAY            3.152        21.242  1       
i17444_3_lut/B->i17444_3_lut/Z            SLICE_R22C13A   A1_TO_F1_DELAY       0.477        21.719  1       
n19581                                                    NET DELAY            0.305        22.024  1       
i17445_3_lut/C->i17445_3_lut/Z            SLICE_R22C13B   C0_TO_F0_DELAY       0.477        22.501  1       
n19582                                                    NET DELAY            0.305        22.806  1       
i17373_3_lut/C->i17373_3_lut/Z            SLICE_R22C13B   C1_TO_F1_DELAY       0.450        23.256  1       
n14_adj_1867                                              NET DELAY            2.172        25.428  1       
i17446_4_lut/A->i17446_4_lut/Z            SLICE_R23C13B   D0_TO_F0_DELAY       0.477        25.905  1       
n19583                                                    NET DELAY            0.305        26.210  1       
i17447_3_lut/C->i17447_3_lut/Z            SLICE_R23C13B   C1_TO_F1_DELAY       0.477        26.687  1       
n19584                                                    NET DELAY            0.305        26.992  1       
i6664_4_lut/C->i6664_4_lut/Z              SLICE_R23C13C   C0_TO_F0_DELAY       0.450        27.442  3       
p_padA_N_322                                              NET DELAY            3.245        30.687  1       
disp_ctrl/i2_4_lut/B->disp_ctrl/i2_4_lut/Z
                                          SLICE_R19C13C   D0_TO_F0_DELAY       0.450        31.137  1       
disp_ctrl/p_padA_s_N_800                                  NET DELAY            3.285        34.422  1       
disp_ctrl/i10_4_lut_adj_177/A->disp_ctrl/i10_4_lut_adj_177/Z
                                          SLICE_R23C16B   D1_TO_F1_DELAY       0.450        34.872  1       
disp_ctrl/n16101                                          NET DELAY            2.172        37.044  1       
disp_ctrl/i4_4_lut_adj_174/D->disp_ctrl/i4_4_lut_adj_174/Z
                                          SLICE_R23C16C   D1_TO_F1_DELAY       0.450        37.494  1       
disp_ctrl/n17048                                          NET DELAY            3.364        40.858  1       
disp_ctrl/i3_4_lut_adj_169/B->disp_ctrl/i3_4_lut_adj_169/Z
                                          SLICE_R19C19B   D1_TO_F1_DELAY       0.450        41.308  1       
disp_ctrl/n12_adj_1677                                    NET DELAY            2.172        43.480  1       
disp_ctrl/i8_4_lut_adj_164/C->disp_ctrl/i8_4_lut_adj_164/Z
                                          SLICE_R18C20A   D0_TO_F0_DELAY       0.450        43.930  3       
altcol_N_134                                              NET DELAY            3.245        47.175  1       
disp_ctrl/i1_2_lut/B->disp_ctrl/i1_2_lut/Z
                                          SLICE_R18C15C   D0_TO_F0_DELAY       0.477        47.652  1       
pixval                                                    NET DELAY            0.000        47.652  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -1.403 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       41.005
-------------------------------------   ------
End-of-path arrival time( ns )          47.175

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i2/CK->col_ctrl/y_padA_i0_i2/Q
                                          SLICE_R14C11B   CLK_TO_Q0_DELAY      1.391         7.561  6       
y_padA[2]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_221_add_5_1/B1->disp_ctrl/add_221_add_5_1/CO1
                                          SLICE_R16C12A   B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n13474                                          NET DELAY            0.662        11.773  1       
disp_ctrl/add_221_add_5_3/D0->disp_ctrl/add_221_add_5_3/S0
                                          SLICE_R16C12B   D0_TO_F0_DELAY       0.450        12.223  9       
p_padA_N_430[3]                                           NET DELAY            4.119        16.342  1       
disp_ctrl/sub_20_add_2_add_5_3/B0->disp_ctrl/sub_20_add_2_add_5_3/CO0
                                          SLICE_R24C13B   B0_TO_COUT0_DELAY    0.358        16.700  2       
disp_ctrl/n21211                                          NET DELAY            0.000        16.700  1       
disp_ctrl/sub_20_add_2_add_5_3/CI1->disp_ctrl/sub_20_add_2_add_5_3/CO1
                                          SLICE_R24C13B   CIN1_TO_COUT1_DELAY  0.278        16.978  2       
disp_ctrl/n13533                                          NET DELAY            0.662        17.640  1       
disp_ctrl/sub_20_add_2_add_5_5/D0->disp_ctrl/sub_20_add_2_add_5_5/S0
                                          SLICE_R24C13C   D0_TO_F0_DELAY       0.450        18.090  3       
p_padA_N_323[5]                                           NET DELAY            3.152        21.242  1       
i17444_3_lut/B->i17444_3_lut/Z            SLICE_R22C13A   A1_TO_F1_DELAY       0.477        21.719  1       
n19581                                                    NET DELAY            0.305        22.024  1       
i17445_3_lut/C->i17445_3_lut/Z            SLICE_R22C13B   C0_TO_F0_DELAY       0.477        22.501  1       
n19582                                                    NET DELAY            0.305        22.806  1       
i17373_3_lut/C->i17373_3_lut/Z            SLICE_R22C13B   C1_TO_F1_DELAY       0.450        23.256  1       
n14_adj_1867                                              NET DELAY            2.172        25.428  1       
i17446_4_lut/A->i17446_4_lut/Z            SLICE_R23C13B   D0_TO_F0_DELAY       0.477        25.905  1       
n19583                                                    NET DELAY            0.305        26.210  1       
i17447_3_lut/C->i17447_3_lut/Z            SLICE_R23C13B   C1_TO_F1_DELAY       0.477        26.687  1       
n19584                                                    NET DELAY            0.305        26.992  1       
i6664_4_lut/C->i6664_4_lut/Z              SLICE_R23C13C   C0_TO_F0_DELAY       0.450        27.442  3       
p_padA_N_322                                              NET DELAY            3.245        30.687  1       
disp_ctrl/i2_4_lut/B->disp_ctrl/i2_4_lut/Z
                                          SLICE_R19C13C   D0_TO_F0_DELAY       0.450        31.137  1       
disp_ctrl/p_padA_s_N_800                                  NET DELAY            3.285        34.422  1       
disp_ctrl/i10_4_lut_adj_177/A->disp_ctrl/i10_4_lut_adj_177/Z
                                          SLICE_R23C16B   D1_TO_F1_DELAY       0.450        34.872  1       
disp_ctrl/n16101                                          NET DELAY            2.172        37.044  1       
disp_ctrl/i4_4_lut_adj_174/D->disp_ctrl/i4_4_lut_adj_174/Z
                                          SLICE_R23C16C   D1_TO_F1_DELAY       0.450        37.494  1       
disp_ctrl/n17048                                          NET DELAY            3.364        40.858  1       
disp_ctrl/i3_4_lut_adj_169/B->disp_ctrl/i3_4_lut_adj_169/Z
                                          SLICE_R19C19B   D1_TO_F1_DELAY       0.450        41.308  1       
disp_ctrl/n12_adj_1677                                    NET DELAY            2.172        43.480  1       
disp_ctrl/i8_4_lut_adj_164/C->disp_ctrl/i8_4_lut_adj_164/Z
                                          SLICE_R18C20A   D0_TO_F0_DELAY       0.450        43.930  3       
altcol_N_134                                              NET DELAY            2.768        46.698  1       
vga_ctrl/i6_1_lut_2_lut/B->vga_ctrl/i6_1_lut_2_lut/Z
                                          SLICE_R19C17C   D0_TO_F0_DELAY       0.477        47.175  1       
vga_ctrl/rgb_2__N_100[0]                                  NET DELAY            0.000        47.175  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i2/Q
Path End         : col_ctrl/x_ball_dir_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 73.9% (route), 26.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 12.911 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       26.690
-------------------------------------   ------
End-of-path arrival time( ns )          32.860

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padB_i0_i2/CK->col_ctrl/y_padB_i0_i2/Q
                                          SLICE_R16C7B    CLK_TO_Q0_DELAY      1.391         7.561  6       
y_padB[2]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_225_add_5_1/B1->disp_ctrl/add_225_add_5_1/CO1
                                          SLICE_R18C8A    B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n13494                                          NET DELAY            0.000        11.111  1       
disp_ctrl/add_225_add_5_3/CI0->disp_ctrl/add_225_add_5_3/CO0
                                          SLICE_R18C8B    CIN0_TO_COUT0_DELAY  0.278        11.389  2       
disp_ctrl/n21247                                          NET DELAY            0.000        11.389  1       
disp_ctrl/add_225_add_5_3/CI1->disp_ctrl/add_225_add_5_3/CO1
                                          SLICE_R18C8B    CIN1_TO_COUT1_DELAY  0.278        11.667  2       
disp_ctrl/n13496                                          NET DELAY            0.662        12.329  1       
disp_ctrl/add_225_add_5_5/D0->disp_ctrl/add_225_add_5_5/S0
                                          SLICE_R18C8C    D0_TO_F0_DELAY       0.450        12.779  9       
p_padB_N_641[5]                                           NET DELAY            4.225        17.004  1       
LessThan_357_i11_2_lut/B->LessThan_357_i11_2_lut/Z
                                          SLICE_R17C15C   C1_TO_F1_DELAY       0.450        17.454  1       
n11_adj_1895                                              NET DELAY            3.086        20.540  1       
i17274_4_lut/C->i17274_4_lut/Z            SLICE_R17C14A   B1_TO_F1_DELAY       0.477        21.017  1       
n19411                                                    NET DELAY            0.305        21.322  1       
i17466_4_lut/D->i17466_4_lut/Z            SLICE_R17C14B   C0_TO_F0_DELAY       0.477        21.799  1       
n19603                                                    NET DELAY            0.305        22.104  1       
i17467_3_lut/A->i17467_3_lut/Z            SLICE_R17C14B   C1_TO_F1_DELAY       0.477        22.581  1       
n19604                                                    NET DELAY            0.305        22.886  1       
i17337_3_lut/A->i17337_3_lut/Z            SLICE_R17C14C   C0_TO_F0_DELAY       0.477        23.363  1       
x_ball_dir_N_1439                                         NET DELAY            0.305        23.668  1       
col_ctrl/i2_4_lut_adj_260/B->col_ctrl/i2_4_lut_adj_260/Z
                                          SLICE_R17C14C   C1_TO_F1_DELAY       0.450        24.118  1       
col_ctrl/n7_adj_1853                                      NET DELAY            3.881        27.999  1       
col_ctrl/i4_4_lut_adj_259/A->col_ctrl/i4_4_lut_adj_259/Z
                                          SLICE_R14C19B   D0_TO_F0_DELAY       0.477        28.476  2       
x_ball_dir_N_1401                                         NET DELAY            0.305        28.781  1       
col_ctrl/i1_4_lut/C->col_ctrl/i1_4_lut/Z  SLICE_R14C19B   C1_TO_F1_DELAY       0.450        29.231  1       
n16111                                                    NET DELAY            3.152        32.383  1       
i2281_4_lut/D->i2281_4_lut/Z              SLICE_R14C17C   A1_TO_F1_DELAY       0.477        32.860  1       
n3222                                                     NET DELAY            0.000        32.860  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : col_ctrl/y_ball_i0_i7/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.212 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       25.058
-------------------------------------   ------
End-of-path arrival time( ns )          31.228

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          SLICE_R15C20A   CLK_TO_Q1_DELAY      1.391         7.561  7       
x_ball[1]                                                 NET DELAY            2.079         9.640  1       
disp_ctrl/add_507_add_5_1/B1->disp_ctrl/add_507_add_5_1/CO1
                                          SLICE_R16C20A   B1_TO_COUT1_DELAY    0.358         9.998  2       
disp_ctrl/n13503                                          NET DELAY            0.000         9.998  1       
disp_ctrl/add_507_add_5_3/CI0->disp_ctrl/add_507_add_5_3/CO0
                                          SLICE_R16C20B   CIN0_TO_COUT0_DELAY  0.278        10.276  2       
disp_ctrl/n21304                                          NET DELAY            0.000        10.276  1       
disp_ctrl/add_507_add_5_3/CI1->disp_ctrl/add_507_add_5_3/CO1
                                          SLICE_R16C20B   CIN1_TO_COUT1_DELAY  0.278        10.554  2       
disp_ctrl/n13505                                          NET DELAY            0.000        10.554  1       
disp_ctrl/add_507_add_5_5/CI0->disp_ctrl/add_507_add_5_5/CO0
                                          SLICE_R16C20C   CIN0_TO_COUT0_DELAY  0.278        10.832  2       
disp_ctrl/n21307                                          NET DELAY            0.000        10.832  1       
disp_ctrl/add_507_add_5_5/CI1->disp_ctrl/add_507_add_5_5/CO1
                                          SLICE_R16C20C   CIN1_TO_COUT1_DELAY  0.278        11.110  2       
disp_ctrl/n13507                                          NET DELAY            0.662        11.772  1       
disp_ctrl/add_507_add_5_7/D0->disp_ctrl/add_507_add_5_7/S0
                                          SLICE_R16C20D   D0_TO_F0_DELAY       0.450        12.222  4       
p_ball_N_185[6]                                           NET DELAY            2.556        14.778  1       
col_ctrl/i1_2_lut_adj_264/B->col_ctrl/i1_2_lut_adj_264/Z
                                          SLICE_R16C19A   A0_TO_F0_DELAY       0.477        15.255  1       
col_ctrl/n6_adj_1857                                      NET DELAY            0.305        15.560  1       
col_ctrl/i4_4_lut_adj_262/D->col_ctrl/i4_4_lut_adj_262/Z
                                          SLICE_R16C19A   C1_TO_F1_DELAY       0.450        16.010  1       
col_ctrl/n16952                                           NET DELAY            2.556        18.566  1       
col_ctrl/i637_4_lut/A->col_ctrl/i637_4_lut/Z
                                          SLICE_R16C19B   A1_TO_F1_DELAY       0.450        19.016  5       
col_ctrl/wall_col_N_1590                                  NET DELAY            3.669        22.685  1       
col_ctrl/i2868_3_lut_4_lut/D->col_ctrl/i2868_3_lut_4_lut/Z
                                          SLICE_R14C18B   A0_TO_F0_DELAY       0.450        23.135  9       
wall_col_N_1589                                           NET DELAY            3.086        26.221  1       
rst_gen_inst/i1_3_lut_4_lut_adj_217/A->rst_gen_inst/i1_3_lut_4_lut_adj_217/Z
                                          SLICE_R14C16C   B0_TO_F0_DELAY       0.477        26.698  7       
n3074                                                     NET DELAY            0.305        27.003  1       
SLICE_363/C1->SLICE_363/F1                SLICE_R14C16C   C1_TO_F1_DELAY       0.450        27.453  3       
col_ctrl/n3208                                            NET DELAY            3.775        31.228  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : col_ctrl/x_ball_i0_i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.293 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       24.977
-------------------------------------   ------
End-of-path arrival time( ns )          31.147

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          SLICE_R15C20A   CLK_TO_Q1_DELAY      1.391         7.561  7       
x_ball[1]                                                 NET DELAY            2.079         9.640  1       
disp_ctrl/add_507_add_5_1/B1->disp_ctrl/add_507_add_5_1/CO1
                                          SLICE_R16C20A   B1_TO_COUT1_DELAY    0.358         9.998  2       
disp_ctrl/n13503                                          NET DELAY            0.000         9.998  1       
disp_ctrl/add_507_add_5_3/CI0->disp_ctrl/add_507_add_5_3/CO0
                                          SLICE_R16C20B   CIN0_TO_COUT0_DELAY  0.278        10.276  2       
disp_ctrl/n21304                                          NET DELAY            0.000        10.276  1       
disp_ctrl/add_507_add_5_3/CI1->disp_ctrl/add_507_add_5_3/CO1
                                          SLICE_R16C20B   CIN1_TO_COUT1_DELAY  0.278        10.554  2       
disp_ctrl/n13505                                          NET DELAY            0.000        10.554  1       
disp_ctrl/add_507_add_5_5/CI0->disp_ctrl/add_507_add_5_5/CO0
                                          SLICE_R16C20C   CIN0_TO_COUT0_DELAY  0.278        10.832  2       
disp_ctrl/n21307                                          NET DELAY            0.000        10.832  1       
disp_ctrl/add_507_add_5_5/CI1->disp_ctrl/add_507_add_5_5/CO1
                                          SLICE_R16C20C   CIN1_TO_COUT1_DELAY  0.278        11.110  2       
disp_ctrl/n13507                                          NET DELAY            0.662        11.772  1       
disp_ctrl/add_507_add_5_7/D0->disp_ctrl/add_507_add_5_7/S0
                                          SLICE_R16C20D   D0_TO_F0_DELAY       0.450        12.222  4       
p_ball_N_185[6]                                           NET DELAY            2.556        14.778  1       
col_ctrl/i1_2_lut_adj_264/B->col_ctrl/i1_2_lut_adj_264/Z
                                          SLICE_R16C19A   A0_TO_F0_DELAY       0.477        15.255  1       
col_ctrl/n6_adj_1857                                      NET DELAY            0.305        15.560  1       
col_ctrl/i4_4_lut_adj_262/D->col_ctrl/i4_4_lut_adj_262/Z
                                          SLICE_R16C19A   C1_TO_F1_DELAY       0.450        16.010  1       
col_ctrl/n16952                                           NET DELAY            2.556        18.566  1       
col_ctrl/i637_4_lut/A->col_ctrl/i637_4_lut/Z
                                          SLICE_R16C19B   A1_TO_F1_DELAY       0.450        19.016  5       
col_ctrl/wall_col_N_1590                                  NET DELAY            3.669        22.685  1       
col_ctrl/i2868_3_lut_4_lut/D->col_ctrl/i2868_3_lut_4_lut/Z
                                          SLICE_R14C18B   A0_TO_F0_DELAY       0.450        23.135  9       
wall_col_N_1589                                           NET DELAY            3.152        26.287  1       
rst_gen_inst/i1_2_lut_3_lut_adj_216/A->rst_gen_inst/i1_2_lut_3_lut_adj_216/Z
                                          SLICE_R13C21C   A0_TO_F0_DELAY       0.450        26.737  5       
n3810                                                     NET DELAY            4.410        31.147  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : {col_ctrl/x_ball_i0_i2/SR   col_ctrl/x_ball_i0_i3/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.293 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       24.977
-------------------------------------   ------
End-of-path arrival time( ns )          31.147

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          SLICE_R15C20A   CLK_TO_Q1_DELAY      1.391         7.561  7       
x_ball[1]                                                 NET DELAY            2.079         9.640  1       
disp_ctrl/add_507_add_5_1/B1->disp_ctrl/add_507_add_5_1/CO1
                                          SLICE_R16C20A   B1_TO_COUT1_DELAY    0.358         9.998  2       
disp_ctrl/n13503                                          NET DELAY            0.000         9.998  1       
disp_ctrl/add_507_add_5_3/CI0->disp_ctrl/add_507_add_5_3/CO0
                                          SLICE_R16C20B   CIN0_TO_COUT0_DELAY  0.278        10.276  2       
disp_ctrl/n21304                                          NET DELAY            0.000        10.276  1       
disp_ctrl/add_507_add_5_3/CI1->disp_ctrl/add_507_add_5_3/CO1
                                          SLICE_R16C20B   CIN1_TO_COUT1_DELAY  0.278        10.554  2       
disp_ctrl/n13505                                          NET DELAY            0.000        10.554  1       
disp_ctrl/add_507_add_5_5/CI0->disp_ctrl/add_507_add_5_5/CO0
                                          SLICE_R16C20C   CIN0_TO_COUT0_DELAY  0.278        10.832  2       
disp_ctrl/n21307                                          NET DELAY            0.000        10.832  1       
disp_ctrl/add_507_add_5_5/CI1->disp_ctrl/add_507_add_5_5/CO1
                                          SLICE_R16C20C   CIN1_TO_COUT1_DELAY  0.278        11.110  2       
disp_ctrl/n13507                                          NET DELAY            0.662        11.772  1       
disp_ctrl/add_507_add_5_7/D0->disp_ctrl/add_507_add_5_7/S0
                                          SLICE_R16C20D   D0_TO_F0_DELAY       0.450        12.222  4       
p_ball_N_185[6]                                           NET DELAY            2.556        14.778  1       
col_ctrl/i1_2_lut_adj_264/B->col_ctrl/i1_2_lut_adj_264/Z
                                          SLICE_R16C19A   A0_TO_F0_DELAY       0.477        15.255  1       
col_ctrl/n6_adj_1857                                      NET DELAY            0.305        15.560  1       
col_ctrl/i4_4_lut_adj_262/D->col_ctrl/i4_4_lut_adj_262/Z
                                          SLICE_R16C19A   C1_TO_F1_DELAY       0.450        16.010  1       
col_ctrl/n16952                                           NET DELAY            2.556        18.566  1       
col_ctrl/i637_4_lut/A->col_ctrl/i637_4_lut/Z
                                          SLICE_R16C19B   A1_TO_F1_DELAY       0.450        19.016  5       
col_ctrl/wall_col_N_1590                                  NET DELAY            3.669        22.685  1       
col_ctrl/i2868_3_lut_4_lut/D->col_ctrl/i2868_3_lut_4_lut/Z
                                          SLICE_R14C18B   A0_TO_F0_DELAY       0.450        23.135  9       
wall_col_N_1589                                           NET DELAY            3.152        26.287  1       
rst_gen_inst/i1_2_lut_3_lut_adj_216/A->rst_gen_inst/i1_2_lut_3_lut_adj_216/Z
                                          SLICE_R13C21C   A0_TO_F0_DELAY       0.450        26.737  5       
n3810                                                     NET DELAY            4.410        31.147  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : {col_ctrl/x_ball_i0_i4/SR   col_ctrl/x_ball_i0_i5/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.293 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       24.977
-------------------------------------   ------
End-of-path arrival time( ns )          31.147

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          SLICE_R15C20A   CLK_TO_Q1_DELAY      1.391         7.561  7       
x_ball[1]                                                 NET DELAY            2.079         9.640  1       
disp_ctrl/add_507_add_5_1/B1->disp_ctrl/add_507_add_5_1/CO1
                                          SLICE_R16C20A   B1_TO_COUT1_DELAY    0.358         9.998  2       
disp_ctrl/n13503                                          NET DELAY            0.000         9.998  1       
disp_ctrl/add_507_add_5_3/CI0->disp_ctrl/add_507_add_5_3/CO0
                                          SLICE_R16C20B   CIN0_TO_COUT0_DELAY  0.278        10.276  2       
disp_ctrl/n21304                                          NET DELAY            0.000        10.276  1       
disp_ctrl/add_507_add_5_3/CI1->disp_ctrl/add_507_add_5_3/CO1
                                          SLICE_R16C20B   CIN1_TO_COUT1_DELAY  0.278        10.554  2       
disp_ctrl/n13505                                          NET DELAY            0.000        10.554  1       
disp_ctrl/add_507_add_5_5/CI0->disp_ctrl/add_507_add_5_5/CO0
                                          SLICE_R16C20C   CIN0_TO_COUT0_DELAY  0.278        10.832  2       
disp_ctrl/n21307                                          NET DELAY            0.000        10.832  1       
disp_ctrl/add_507_add_5_5/CI1->disp_ctrl/add_507_add_5_5/CO1
                                          SLICE_R16C20C   CIN1_TO_COUT1_DELAY  0.278        11.110  2       
disp_ctrl/n13507                                          NET DELAY            0.662        11.772  1       
disp_ctrl/add_507_add_5_7/D0->disp_ctrl/add_507_add_5_7/S0
                                          SLICE_R16C20D   D0_TO_F0_DELAY       0.450        12.222  4       
p_ball_N_185[6]                                           NET DELAY            2.556        14.778  1       
col_ctrl/i1_2_lut_adj_264/B->col_ctrl/i1_2_lut_adj_264/Z
                                          SLICE_R16C19A   A0_TO_F0_DELAY       0.477        15.255  1       
col_ctrl/n6_adj_1857                                      NET DELAY            0.305        15.560  1       
col_ctrl/i4_4_lut_adj_262/D->col_ctrl/i4_4_lut_adj_262/Z
                                          SLICE_R16C19A   C1_TO_F1_DELAY       0.450        16.010  1       
col_ctrl/n16952                                           NET DELAY            2.556        18.566  1       
col_ctrl/i637_4_lut/A->col_ctrl/i637_4_lut/Z
                                          SLICE_R16C19B   A1_TO_F1_DELAY       0.450        19.016  5       
col_ctrl/wall_col_N_1590                                  NET DELAY            3.669        22.685  1       
col_ctrl/i2868_3_lut_4_lut/D->col_ctrl/i2868_3_lut_4_lut/Z
                                          SLICE_R14C18B   A0_TO_F0_DELAY       0.450        23.135  9       
wall_col_N_1589                                           NET DELAY            3.152        26.287  1       
rst_gen_inst/i1_2_lut_3_lut_adj_216/A->rst_gen_inst/i1_2_lut_3_lut_adj_216/Z
                                          SLICE_R13C21C   A0_TO_F0_DELAY       0.450        26.737  5       
n3810                                                     NET DELAY            4.410        31.147  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : {col_ctrl/x_ball_i0_i6/SR   col_ctrl/x_ball_i0_i7/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.293 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       24.977
-------------------------------------   ------
End-of-path arrival time( ns )          31.147

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          SLICE_R15C20A   CLK_TO_Q1_DELAY      1.391         7.561  7       
x_ball[1]                                                 NET DELAY            2.079         9.640  1       
disp_ctrl/add_507_add_5_1/B1->disp_ctrl/add_507_add_5_1/CO1
                                          SLICE_R16C20A   B1_TO_COUT1_DELAY    0.358         9.998  2       
disp_ctrl/n13503                                          NET DELAY            0.000         9.998  1       
disp_ctrl/add_507_add_5_3/CI0->disp_ctrl/add_507_add_5_3/CO0
                                          SLICE_R16C20B   CIN0_TO_COUT0_DELAY  0.278        10.276  2       
disp_ctrl/n21304                                          NET DELAY            0.000        10.276  1       
disp_ctrl/add_507_add_5_3/CI1->disp_ctrl/add_507_add_5_3/CO1
                                          SLICE_R16C20B   CIN1_TO_COUT1_DELAY  0.278        10.554  2       
disp_ctrl/n13505                                          NET DELAY            0.000        10.554  1       
disp_ctrl/add_507_add_5_5/CI0->disp_ctrl/add_507_add_5_5/CO0
                                          SLICE_R16C20C   CIN0_TO_COUT0_DELAY  0.278        10.832  2       
disp_ctrl/n21307                                          NET DELAY            0.000        10.832  1       
disp_ctrl/add_507_add_5_5/CI1->disp_ctrl/add_507_add_5_5/CO1
                                          SLICE_R16C20C   CIN1_TO_COUT1_DELAY  0.278        11.110  2       
disp_ctrl/n13507                                          NET DELAY            0.662        11.772  1       
disp_ctrl/add_507_add_5_7/D0->disp_ctrl/add_507_add_5_7/S0
                                          SLICE_R16C20D   D0_TO_F0_DELAY       0.450        12.222  4       
p_ball_N_185[6]                                           NET DELAY            2.556        14.778  1       
col_ctrl/i1_2_lut_adj_264/B->col_ctrl/i1_2_lut_adj_264/Z
                                          SLICE_R16C19A   A0_TO_F0_DELAY       0.477        15.255  1       
col_ctrl/n6_adj_1857                                      NET DELAY            0.305        15.560  1       
col_ctrl/i4_4_lut_adj_262/D->col_ctrl/i4_4_lut_adj_262/Z
                                          SLICE_R16C19A   C1_TO_F1_DELAY       0.450        16.010  1       
col_ctrl/n16952                                           NET DELAY            2.556        18.566  1       
col_ctrl/i637_4_lut/A->col_ctrl/i637_4_lut/Z
                                          SLICE_R16C19B   A1_TO_F1_DELAY       0.450        19.016  5       
col_ctrl/wall_col_N_1590                                  NET DELAY            3.669        22.685  1       
col_ctrl/i2868_3_lut_4_lut/D->col_ctrl/i2868_3_lut_4_lut/Z
                                          SLICE_R14C18B   A0_TO_F0_DELAY       0.450        23.135  9       
wall_col_N_1589                                           NET DELAY            3.152        26.287  1       
rst_gen_inst/i1_2_lut_3_lut_adj_216/A->rst_gen_inst/i1_2_lut_3_lut_adj_216/Z
                                          SLICE_R13C21C   A0_TO_F0_DELAY       0.450        26.737  5       
n3810                                                     NET DELAY            4.410        31.147  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padB_i0_i2/Q
Path End         : col_ctrl/pad_col_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 74.0% (route), 26.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 14.673 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       24.928
-------------------------------------   ------
End-of-path arrival time( ns )          31.098

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padB_i0_i2/CK->col_ctrl/y_padB_i0_i2/Q
                                          SLICE_R16C7B    CLK_TO_Q0_DELAY      1.391         7.561  6       
y_padB[2]                                                 NET DELAY            3.192        10.753  1       
disp_ctrl/add_225_add_5_1/B1->disp_ctrl/add_225_add_5_1/CO1
                                          SLICE_R18C8A    B1_TO_COUT1_DELAY    0.358        11.111  2       
disp_ctrl/n13494                                          NET DELAY            0.000        11.111  1       
disp_ctrl/add_225_add_5_3/CI0->disp_ctrl/add_225_add_5_3/CO0
                                          SLICE_R18C8B    CIN0_TO_COUT0_DELAY  0.278        11.389  2       
disp_ctrl/n21247                                          NET DELAY            0.000        11.389  1       
disp_ctrl/add_225_add_5_3/CI1->disp_ctrl/add_225_add_5_3/CO1
                                          SLICE_R18C8B    CIN1_TO_COUT1_DELAY  0.278        11.667  2       
disp_ctrl/n13496                                          NET DELAY            0.662        12.329  1       
disp_ctrl/add_225_add_5_5/D0->disp_ctrl/add_225_add_5_5/S0
                                          SLICE_R18C8C    D0_TO_F0_DELAY       0.450        12.779  9       
p_padB_N_641[5]                                           NET DELAY            4.225        17.004  1       
LessThan_357_i11_2_lut/B->LessThan_357_i11_2_lut/Z
                                          SLICE_R17C15C   C1_TO_F1_DELAY       0.450        17.454  1       
n11_adj_1895                                              NET DELAY            3.086        20.540  1       
i17274_4_lut/C->i17274_4_lut/Z            SLICE_R17C14A   B1_TO_F1_DELAY       0.477        21.017  1       
n19411                                                    NET DELAY            0.305        21.322  1       
i17466_4_lut/D->i17466_4_lut/Z            SLICE_R17C14B   C0_TO_F0_DELAY       0.477        21.799  1       
n19603                                                    NET DELAY            0.305        22.104  1       
i17467_3_lut/A->i17467_3_lut/Z            SLICE_R17C14B   C1_TO_F1_DELAY       0.477        22.581  1       
n19604                                                    NET DELAY            0.305        22.886  1       
i17337_3_lut/A->i17337_3_lut/Z            SLICE_R17C14C   C0_TO_F0_DELAY       0.477        23.363  1       
x_ball_dir_N_1439                                         NET DELAY            0.305        23.668  1       
col_ctrl/i2_4_lut_adj_260/B->col_ctrl/i2_4_lut_adj_260/Z
                                          SLICE_R17C14C   C1_TO_F1_DELAY       0.450        24.118  1       
col_ctrl/n7_adj_1853                                      NET DELAY            3.881        27.999  1       
col_ctrl/i4_4_lut_adj_259/A->col_ctrl/i4_4_lut_adj_259/Z
                                          SLICE_R14C19B   D0_TO_F0_DELAY       0.450        28.449  2       
x_ball_dir_N_1401                                         NET DELAY            2.172        30.621  1       
rst_gen_inst/i2904_3_lut/B->rst_gen_inst/i2904_3_lut/Z
                                          SLICE_R14C20A   D1_TO_F1_DELAY       0.477        31.098  1       
pad_col_N_1626                                            NET DELAY            0.000        31.098  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
271 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_519__i1/Q
Path End         : col_ctrl/scrA_519__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrA_519__i1/CK   col_ctrl/scrA_519__i0/CK}->col_ctrl/scrA_519__i1/Q
                                          SLICE_R15C19A   CLK_TO_Q0_DELAY  1.391         7.561  5       
scrA[1]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i12360_2_lut_4_lut/A->col_ctrl/i12360_2_lut_4_lut/Z
                                          SLICE_R15C19A   D0_TO_F0_DELAY   0.450         9.282  1       
col_ctrl/n17[1]                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrA_519__i0/Q
Path End         : col_ctrl/scrA_519__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrA_519__i1/CK   col_ctrl/scrA_519__i0/CK}->col_ctrl/scrA_519__i0/Q
                                          SLICE_R15C19A   CLK_TO_Q1_DELAY  1.391         7.561  7       
scrA[0]                                                   NET DELAY        1.271         8.832  1       
col_ctrl/i1_2_lut_3_lut_4_lut/D->col_ctrl/i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R15C19A   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n14628                                           NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/scrB_520__i0/Q
Path End         : col_ctrl/scrB_520__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{col_ctrl/scrB_520__i1/CK   col_ctrl/scrB_520__i0/CK}->col_ctrl/scrB_520__i0/Q
                                          SLICE_R19C19C   CLK_TO_Q1_DELAY  1.391         7.561  9       
col_ctrl/scrB[0]                                          NET DELAY        1.271         8.832  1       
col_ctrl/i12373_2_lut/B->col_ctrl/i12373_2_lut/Z
                                          SLICE_R19C19C   D1_TO_F1_DELAY   0.450         9.282  1       
col_ctrl/n17_adj_1858[0]                                  NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_dir_c/Q
Path End         : col_ctrl/x_ball_dir_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/x_ball_dir_c/CK->col_ctrl/x_ball_dir_c/Q
                                          SLICE_R14C17C   CLK_TO_Q1_DELAY  1.391         7.561  8       
x_ball_dir                                                NET DELAY        1.271         8.832  1       
i2281_4_lut/C->i2281_4_lut/Z              SLICE_R14C17C   D1_TO_F1_DELAY   0.450         9.282  1       
n3222                                                     NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/x_ball_i0_i8/SP   col_ctrl/x_ball_i0_i9/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.298 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.298
-------------------------------------   -----
End-of-path arrival time( ns )          9.468

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE_R13C21C   CLK_TO_Q1_DELAY  1.391         7.561  18      
game_en                                                   NET DELAY        1.907         9.468  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_ctrl/xpix_513__i0/Q
Path End         : vga_ctrl/xpix_513__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_ctrl/xpix_513__i0/CK->vga_ctrl/xpix_513__i0/Q
                                          SLICE_R24C17A   CLK_TO_Q1_DELAY  1.391         7.561  18      
xpix[0]                                                   NET DELAY        1.576         9.137  1       
vga_ctrl/xpix_513_add_4_1/C1->vga_ctrl/xpix_513_add_4_1/S1
                                          SLICE_R24C17A   C1_TO_F1_DELAY   0.450         9.587  1       
vga_ctrl/n45_adj_1809[0]                                  NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_ctrl/ypix_515__i0/Q
Path End         : vga_ctrl/ypix_515__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_ctrl/ypix_515__i0/CK->vga_ctrl/ypix_515__i0/Q
                                          SLICE_R23C10A   CLK_TO_Q1_DELAY  1.391         7.561  17      
ypix[0]                                                   NET DELAY        1.576         9.137  1       
vga_ctrl/ypix_515_add_4_1/C1->vga_ctrl/ypix_515_add_4_1/S1
                                          SLICE_R23C10A   C1_TO_F1_DELAY   0.450         9.587  1       
vga_ctrl/n45[0]                                           NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/counter_516__i1/Q
Path End         : enable_gen/counter_516__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/counter_516__i1/CK->enable_gen/counter_516__i1/Q
                                          SLICE_R12C23A   CLK_TO_Q1_DELAY  1.391         7.561  1       
enable_gen/n19_adj_1866                                   NET DELAY        1.576         9.137  1       
enable_gen/counter_516_add_4_1/C1->enable_gen/counter_516_add_4_1/S1
                                          SLICE_R12C23A   C1_TO_F1_DELAY   0.450         9.587  1       
enable_gen/n81[0]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/countergmv_518__i1/Q
Path End         : enable_gen/countergmv_518__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/countergmv_518__i1/CK->enable_gen/countergmv_518__i1/Q
                                          SLICE_R12C13A   CLK_TO_Q1_DELAY  1.391         7.561  1       
enable_gen/n23                                            NET DELAY        1.576         9.137  1       
enable_gen/countergmv_518_add_4_1/C1->enable_gen/countergmv_518_add_4_1/S1
                                          SLICE_R12C13A   C1_TO_F1_DELAY   0.450         9.587  1       
enable_gen/n97[0]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_ctrl/xpix_513__i2/Q
Path End         : vga_ctrl/xpix_513__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_ctrl/xpix_513__i1/CK   vga_ctrl/xpix_513__i2/CK}->vga_ctrl/xpix_513__i2/Q
                                          SLICE_R24C17B   CLK_TO_Q1_DELAY  1.391         7.561  30      
xpix[2]                                                   NET DELAY        1.576         9.137  1       
vga_ctrl/xpix_513_add_4_3/C1->vga_ctrl/xpix_513_add_4_3/S1
                                          SLICE_R24C17B   C1_TO_F1_DELAY   0.450         9.587  1       
vga_ctrl/n45_adj_1809[2]                                  NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  86      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  86      
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

