$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 1 # clk $end
  $var wire 32 $ address [31:0] $end
  $var wire 32 % write_data [31:0] $end
  $var wire 1 & write_enable $end
  $var wire 1 ' rst_n $end
  $var wire 32 ( read_data [31:0] $end
 $upscope $end
 $scope module memory $end
  $var wire 32 0 WORDS [31:0] $end
  $var wire 8 1 mem_init [7:0] $end
  $var wire 1 ) clk $end
  $var wire 32 * address [31:0] $end
  $var wire 32 + write_data [31:0] $end
  $var wire 1 , write_enable $end
  $var wire 1 - rst_n $end
  $var wire 32 . read_data [31:0] $end
  $scope module unnamedblk1 $end
   $var wire 32 / i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


