// Seed: 3467744140
module module_0 (
    input logic id_0
    , id_3,
    output id_1,
    output id_2
);
  reg id_4;
  always @("" or id_4 == id_4)
    if (1) id_2 <= 1'd0;
    else id_4 <= id_3;
endmodule
