<snippet>
	<content><![CDATA[
//-----------------
reg  [15:0] ${1:reg};

wire        ${1:reg}_wr = reg_wr[${2:offset}];

always @ (posedge mclk or posedge puc_rst)
  if (puc_rst)        ${1:reg} <=  16'h0000;
  else if (${1:reg}_wr) ${1:reg} <=  per_din;
  
]]></content>
	<!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
	<tabTrigger>Decoder</tabTrigger>
	<!-- Optional: Set a scope to limit where the snippet will trigger -->
	<scope>source.verilog</scope>
</snippet>
