{"Source Block": ["oh/elink/dv/elink_e16_model.v@4533:4548@HdlStmProcess", "     if(reset)\n       tran_frame <= 1'b0;\n     else\n       tran_frame <= txo_launch_ack_del2;\n\n   always @ (posedge txo_lclk)\n     begin\n\tbyte_odd_del[LW-1:0]   <= byte_odd[LW-1:0];\n\ttran_byte_odd[LW-1:0]  <= byte_odd_del[LW-1:0];\n\ttran_byte_even[LW-1:0] <= byte_even[LW-1:0];\n     end\n\n   //###################\n   //# ERROR CHECKERS \n   //###################\n   // synthesis translate_off\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[4538, "   always @ (posedge txo_lclk)\n"], [4539, "     begin\n"], [4540, "\tbyte_odd_del[LW-1:0]   <= byte_odd[LW-1:0];\n"], [4541, "\ttran_byte_odd[LW-1:0]  <= byte_odd_del[LW-1:0];\n"], [4542, "\ttran_byte_even[LW-1:0] <= byte_even[LW-1:0];\n"], [4543, "     end\n"]], "Add": [[4543, "   always @ (negedge txo_lclk or posedge reset)\n"], [4543, "     if (reset)\n"], [4543, "       data_even_lsh[LW-1:0] <= {(LW){1'b0}};\n"], [4543, "     else\n"], [4543, "       data_even_lsh[LW-1:0]  <= data_even_lsl[LW-1:0];\n"]]}}