<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_auto_pc_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_s00_data_fifo_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_counter_trig_PORT1_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_counter_trig_PORT1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_signal_combine_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_signal_combine_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_util_ds_buf_1_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_util_ds_buf_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_GPIO_change_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_GPIO_change_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_xbar_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_rst_ps7_0_125M_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_rst_ps7_0_125M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_gpio_1_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_clk_wiz_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_counter_trig_PORT2_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_counter_trig_PORT2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_fifo_generator_PORT1_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_processing_system7_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axis_red_pitaya_adc_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axis_red_pitaya_adc_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_signal_split_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_signal_split_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="system_axi_gpio_1_0_synth_1"/>
	</Run>
	<Run Id="system_fifo_generator_PORT2_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="system_fifo_generator_PORT1_0_synth_1"/>
	</Run>
	<Run Id="system_axis_red_pitaya_dac_0_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axis_red_pitaya_dac_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_util_ds_buf_2_0_synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_util_ds_buf_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_auto_pc_0_synth_1"/>
		<Parent Id="system_s00_data_fifo_0_synth_1"/>
		<Parent Id="system_counter_trig_PORT1_0_synth_1"/>
		<Parent Id="system_signal_combine_0_0_synth_1"/>
		<Parent Id="system_util_ds_buf_1_0_synth_1"/>
		<Parent Id="system_GPIO_change_0_0_synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_rst_ps7_0_125M_0_synth_1"/>
		<Parent Id="system_axi_gpio_1_0_synth_1"/>
		<Parent Id="system_clk_wiz_0_0_synth_1"/>
		<Parent Id="system_counter_trig_PORT2_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT1_0_synth_1"/>
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_adc_0_0_synth_1"/>
		<Parent Id="system_signal_split_0_0_synth_1"/>
		<Parent Id="system_axi_gpio_0_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT2_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_dac_0_0_synth_1"/>
		<Parent Id="system_util_ds_buf_2_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/rinu2/Documents/Kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_auto_pc_0_synth_1"/>
		<Parent Id="system_s00_data_fifo_0_synth_1"/>
		<Parent Id="system_counter_trig_PORT1_0_synth_1"/>
		<Parent Id="system_signal_combine_0_0_synth_1"/>
		<Parent Id="system_util_ds_buf_1_0_synth_1"/>
		<Parent Id="system_GPIO_change_0_0_synth_1"/>
		<Parent Id="system_xbar_0_synth_1"/>
		<Parent Id="system_rst_ps7_0_125M_0_synth_1"/>
		<Parent Id="system_axi_gpio_1_0_synth_1"/>
		<Parent Id="system_clk_wiz_0_0_synth_1"/>
		<Parent Id="system_counter_trig_PORT2_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT1_0_synth_1"/>
		<Parent Id="system_processing_system7_0_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_adc_0_0_synth_1"/>
		<Parent Id="system_signal_split_0_0_synth_1"/>
		<Parent Id="system_axi_gpio_0_0_synth_1"/>
		<Parent Id="system_fifo_generator_PORT2_0_synth_1"/>
		<Parent Id="system_axis_red_pitaya_dac_0_0_synth_1"/>
		<Parent Id="system_util_ds_buf_2_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

