INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/AddPC2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddPC2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/JumpPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JumpPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/DBoutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBoutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/NextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/transTocut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transTocut
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/ChooseInputA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChooseInputA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/SingleCPU/SingleCPU.srcs/sources_1/new/sim_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/64534/Desktop/SingleCPU-master/SingleCPU-master/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
