{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484776955615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484776955619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 22:02:35 2017 " "Processing started: Wed Jan 18 22:02:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484776955619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776955619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epq -c epq " "Command: quartus_map --read_settings_files=on --write_settings_files=off epq -c epq" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776955619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1484776955968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484776955968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vDFF-behavioral " "Found design unit 1: vDFF-behavioral" {  } { { "flops.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/flops.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967899 ""} { "Info" "ISGN_ENTITY_NAME" "1 vDFF " "Found entity 1: vDFF" {  } { { "flops.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/flops.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file epq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epq-impl " "Found design unit 1: epq-impl" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967900 ""} { "Info" "ISGN_ENTITY_NAME" "1 epq " "Found entity 1: epq" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-behavioral " "Found design unit 1: clock_generator-behavioral" {  } { { "clock.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/clock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967901 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/clock.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 6 3 " "Found 6 design units, including 3 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-impl " "Found design unit 1: program_counter-impl" {  } { { "pc.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 incrementer-impl " "Found design unit 2: incrementer-impl" {  } { { "pc.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jadd_jsub-impl " "Found design unit 3: jadd_jsub-impl" {  } { { "pc.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967902 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "pc.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967902 ""} { "Info" "ISGN_ENTITY_NAME" "2 incrementer " "Found entity 2: incrementer" {  } { { "pc.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967902 ""} { "Info" "ISGN_ENTITY_NAME" "3 jadd_jsub " "Found entity 3: jadd_jsub" {  } { { "pc.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1p_altera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1p_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1p_altera-SYN " "Found design unit 1: rom1p_altera-SYN" {  } { { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967903 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom1p_altera " "Found entity 1: rom1p_altera" {  } { { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 6 3 " "Found 6 design units, including 3 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-impl " "Found design unit 1: register_file-impl" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 array_or-impl " "Found design unit 2: array_or-impl" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 clock_combine-impl " "Found design unit 3: clock_combine-impl" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967905 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967905 ""} { "Info" "ISGN_ENTITY_NAME" "2 array_or " "Found entity 2: array_or" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967905 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_combine " "Found entity 3: clock_combine" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967905 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux demuxvhd.vhd " "Entity \"mux\" obtained from \"demuxvhd.vhd\" instead of from Quartus Prime megafunction library" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 85 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1484776967907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demuxvhd.vhd 6 3 " "Found 6 design units, including 3 entities, in source file demuxvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-rtl " "Found design unit 1: decoder-rtl" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 demux-rtl " "Found design unit 2: demux-rtl" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux-rtl " "Found design unit 3: mux-rtl" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967907 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967907 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux " "Found entity 2: demux" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967907 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pkg " "Found design unit 1: my_pkg" {  } { { "mypkg.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/mypkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmeticl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main_ALU-behavioral " "Found design unit 1: main_ALU-behavioral" {  } { { "arithmeticl.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/arithmeticl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967910 ""} { "Info" "ISGN_ENTITY_NAME" "1 main_ALU " "Found entity 1: main_ALU" {  } { { "arithmeticl.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/arithmeticl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776967910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776967910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "epq " "Elaborating entity \"epq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1484776967964 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Iclr epq.vhd(22) " "Verilog HDL or VHDL warning at epq.vhd(22): object \"Iclr\" assigned a value but never read" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484776967968 "|epq"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rclk1 epq.vhd(24) " "VHDL Signal Declaration warning at epq.vhd(24): used implicit default value for signal \"rclk1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rclk2 epq.vhd(24) " "VHDL Signal Declaration warning at epq.vhd(24): used implicit default value for signal \"rclk2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow epq.vhd(24) " "Verilog HDL or VHDL warning at epq.vhd(24): object \"overflow\" assigned a value but never read" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero epq.vhd(24) " "Verilog HDL or VHDL warning at epq.vhd(24): object \"zero\" assigned a value but never read" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rinput1 epq.vhd(27) " "VHDL Signal Declaration warning at epq.vhd(27): used implicit default value for signal \"rinput1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rinput2 epq.vhd(27) " "VHDL Signal Declaration warning at epq.vhd(27): used implicit default value for signal \"rinput2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUoutput epq.vhd(27) " "Verilog HDL or VHDL warning at epq.vhd(27): object \"ALUoutput\" assigned a value but never read" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "raddr1 epq.vhd(28) " "VHDL Signal Declaration warning at epq.vhd(28): used implicit default value for signal \"raddr1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "raddr2 epq.vhd(28) " "VHDL Signal Declaration warning at epq.vhd(28): used implicit default value for signal \"raddr2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484776967969 "|epq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clock_gen\"" {  } { { "epq.vhd" "clock_gen" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776967995 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Iclr clock.vhd(14) " "VHDL Signal Declaration warning at clock.vhd(14): used implicit default value for signal \"Iclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/clock.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484776967995 "|epq|clock_generator:clock_gen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_s clock.vhd(29) " "VHDL Process Statement warning at clock.vhd(29): signal \"current_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/clock.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776967995 "|epq|clock_generator:clock_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF clock_generator:clock_gen\|vDFF:state_register " "Elaborating entity \"vDFF\" for hierarchy \"clock_generator:clock_gen\|vDFF:state_register\"" {  } { { "clock.vhd" "state_register" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/clock.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc_gen " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc_gen\"" {  } { { "epq.vhd" "pc_gen" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF program_counter:pc_gen\|vDFF:program_counter " "Elaborating entity \"vDFF\" for hierarchy \"program_counter:pc_gen\|vDFF:program_counter\"" {  } { { "pc.vhd" "program_counter" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer program_counter:pc_gen\|incrementer:increment_adder " "Elaborating entity \"incrementer\" for hierarchy \"program_counter:pc_gen\|incrementer:increment_adder\"" {  } { { "pc.vhd" "increment_adder" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jadd_jsub program_counter:pc_gen\|jadd_jsub:relative_adder " "Elaborating entity \"jadd_jsub\" for hierarchy \"program_counter:pc_gen\|jadd_jsub:relative_adder\"" {  } { { "pc.vhd" "relative_adder" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/pc.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1p_altera rom1p_altera:program_memory " "Elaborating entity \"rom1p_altera\" for hierarchy \"rom1p_altera:program_memory\"" {  } { { "epq.vhd" "program_memory" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1p_altera:program_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\"" {  } { { "rom1p_altera.vhd" "altsyncram_component" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1p_altera:program_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\"" {  } { { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1p_altera:program_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epq.mif " "Parameter \"init_file\" = \"epq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484776968269 ""}  } { { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484776968269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k414.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k414.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k414 " "Found entity 1: altsyncram_k414" {  } { { "db/altsyncram_k414.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/db/altsyncram_k414.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484776968327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776968327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k414 rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated " "Elaborating entity \"altsyncram_k414\" for hierarchy \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"register_file:registers\"" {  } { { "epq.vhd" "registers" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder register_file:registers\|decoder:port1decoder " "Elaborating entity \"decoder\" for hierarchy \"register_file:registers\|decoder:port1decoder\"" {  } { { "regfile.vhd" "port1decoder" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux register_file:registers\|demux:port1demux " "Elaborating entity \"demux\" for hierarchy \"register_file:registers\|demux:port1demux\"" {  } { { "regfile.vhd" "port1demux" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux register_file:registers\|mux:port1mux " "Elaborating entity \"mux\" for hierarchy \"register_file:registers\|mux:port1mux\"" {  } { { "regfile.vhd" "port1mux" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968429 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(98) " "VHDL Process Statement warning at demuxvhd.vhd(98): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968429 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(99) " "VHDL Process Statement warning at demuxvhd.vhd(99): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(100) " "VHDL Process Statement warning at demuxvhd.vhd(100): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(101) " "VHDL Process Statement warning at demuxvhd.vhd(101): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(102) " "VHDL Process Statement warning at demuxvhd.vhd(102): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(103) " "VHDL Process Statement warning at demuxvhd.vhd(103): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(104) " "VHDL Process Statement warning at demuxvhd.vhd(104): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(105) " "VHDL Process Statement warning at demuxvhd.vhd(105): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(106) " "VHDL Process Statement warning at demuxvhd.vhd(106): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(107) " "VHDL Process Statement warning at demuxvhd.vhd(107): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(108) " "VHDL Process Statement warning at demuxvhd.vhd(108): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(109) " "VHDL Process Statement warning at demuxvhd.vhd(109): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(110) " "VHDL Process Statement warning at demuxvhd.vhd(110): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(111) " "VHDL Process Statement warning at demuxvhd.vhd(111): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(112) " "VHDL Process Statement warning at demuxvhd.vhd(112): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input demuxvhd.vhd(113) " "VHDL Process Statement warning at demuxvhd.vhd(113): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demuxvhd.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1484776968430 "|epq|register_file:registers|mux:port1mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_or register_file:registers\|array_or:or1 " "Elaborating entity \"array_or\" for hierarchy \"register_file:registers\|array_or:or1\"" {  } { { "regfile.vhd" "or1" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_combine register_file:registers\|clock_combine:clo1 " "Elaborating entity \"clock_combine\" for hierarchy \"register_file:registers\|clock_combine:clo1\"" {  } { { "regfile.vhd" "clo1" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_ALU main_ALU:ALU " "Elaborating entity \"main_ALU\" for hierarchy \"main_ALU:ALU\"" {  } { { "epq.vhd" "ALU" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776968468 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[8\] " "Synthesized away node \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k414.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/db/altsyncram_k414.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 60 0 0 } } { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776968688 "|epq|rom1p_altera:program_memory|altsyncram:altsyncram_component|altsyncram_k414:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[9\] " "Synthesized away node \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k414.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/db/altsyncram_k414.tdf" 242 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 60 0 0 } } { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776968688 "|epq|rom1p_altera:program_memory|altsyncram:altsyncram_component|altsyncram_k414:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[10\] " "Synthesized away node \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k414.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/db/altsyncram_k414.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 60 0 0 } } { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776968688 "|epq|rom1p_altera:program_memory|altsyncram:altsyncram_component|altsyncram_k414:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[11\] " "Synthesized away node \"rom1p_altera:program_memory\|altsyncram:altsyncram_component\|altsyncram_k414:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k414.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/db/altsyncram_k414.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom1p_altera.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/rom1p_altera.vhd" 60 0 0 } } { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776968688 "|epq|rom1p_altera:program_memory|altsyncram:altsyncram_component|altsyncram_k414:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1484776968688 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1484776968688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1484776969372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1484776969827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484776969827 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[0\] " "No output dependent on input pin \"data_debug\[0\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[1\] " "No output dependent on input pin \"data_debug\[1\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[2\] " "No output dependent on input pin \"data_debug\[2\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[3\] " "No output dependent on input pin \"data_debug\[3\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[4\] " "No output dependent on input pin \"data_debug\[4\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[5\] " "No output dependent on input pin \"data_debug\[5\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[6\] " "No output dependent on input pin \"data_debug\[6\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_debug\[7\] " "No output dependent on input pin \"data_debug\[7\]\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|data_debug[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AS_D " "No output dependent on input pin \"AS_D\"" {  } { { "epq.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/epq.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484776970024 "|epq|AS_D"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1484776970024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1484776970025 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1484776970025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1484776970025 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1484776970025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1484776970025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484776970064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 22:02:50 2017 " "Processing ended: Wed Jan 18 22:02:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484776970064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484776970064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484776970064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484776970064 ""}
