/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  reg [5:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_10z[8] | celloutsig_0_5z);
  assign celloutsig_0_18z = ~(celloutsig_0_3z | celloutsig_0_13z);
  assign celloutsig_1_2z = ~((in_data[156] | in_data[125]) & in_data[126]);
  assign celloutsig_0_36z = celloutsig_0_8z[14] ^ celloutsig_0_20z[10];
  assign celloutsig_1_0z = in_data[124] ^ in_data[149];
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ celloutsig_1_3z[10]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z[12] ^ celloutsig_0_4z);
  assign celloutsig_0_20z = { celloutsig_0_8z[14:1], celloutsig_0_19z, celloutsig_0_15z } + { celloutsig_0_7z[1:0], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_16z } == { celloutsig_0_10z[4:3], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_9z = in_data[167:157] >= { celloutsig_1_5z[3], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_5z || { celloutsig_1_3z[10], celloutsig_1_3z[8], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[10], celloutsig_1_3z[10], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_11z[4], celloutsig_1_0z, celloutsig_1_4z } || { celloutsig_1_3z[6], celloutsig_1_3z[10], celloutsig_1_3z[10] };
  assign celloutsig_1_4z = { celloutsig_1_3z[10], celloutsig_1_3z[10], celloutsig_1_3z[6], celloutsig_1_0z, celloutsig_1_0z } < in_data[144:140];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } * { in_data[22:11], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_12z = celloutsig_1_11z != { celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_0z[6:4], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } != { in_data[84:80], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_19z = { in_data[147:137], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_12z } !== { celloutsig_1_6z[19:7], celloutsig_1_8z };
  assign celloutsig_0_13z = { celloutsig_0_10z[6:4], celloutsig_0_4z } !== celloutsig_0_10z[17:14];
  assign celloutsig_0_0z = ~ in_data[30:17];
  assign celloutsig_0_1z = | in_data[63:60];
  assign celloutsig_0_2z = | { in_data[73:59], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_0z[12] & celloutsig_0_1z;
  assign celloutsig_0_16z = | celloutsig_0_14z[6:0];
  assign celloutsig_1_5z = { in_data[126:121], celloutsig_1_2z } << { celloutsig_1_3z[10], celloutsig_1_3z[10], celloutsig_1_3z[8], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[10], celloutsig_1_3z[10] };
  assign celloutsig_1_6z = { in_data[124:110], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } <<< { celloutsig_1_3z[8], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[10], celloutsig_1_3z[10], celloutsig_1_3z[6], celloutsig_1_3z[8], celloutsig_1_4z, celloutsig_1_3z[10], celloutsig_1_3z[10], celloutsig_1_3z[8], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[10], celloutsig_1_3z[10], celloutsig_1_3z[6], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[8], celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[111:106], celloutsig_1_8z, celloutsig_1_2z } <<< in_data[117:110];
  assign celloutsig_0_7z = { in_data[38:37], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z } <<< { in_data[67:64], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_0z } <<< { celloutsig_0_0z[8:1], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_14z = { in_data[85], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_2z } <<< in_data[72:63];
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z) | celloutsig_0_0z[2]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_37z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_37z = { celloutsig_0_7z[4:2], celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_1z = ~((in_data[167] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z & in_data[51]) | (celloutsig_0_0z[0] & celloutsig_0_4z));
  assign { celloutsig_1_3z[10], celloutsig_1_3z[8], celloutsig_1_3z[6] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_3z[9], celloutsig_1_3z[7], celloutsig_1_3z[5:0] } = { celloutsig_1_3z[10], celloutsig_1_3z[8], celloutsig_1_3z[10], celloutsig_1_3z[10], celloutsig_1_3z[6], celloutsig_1_3z[8], celloutsig_1_3z[6], celloutsig_1_3z[8] };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
