// Seed: 529397392
module module_0 (
    output tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  wor   id_3
);
  logic id_5;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd25,
    parameter id_7 = 32'd44
) (
    input  tri0  id_0,
    input  tri0  _id_1
    , id_10,
    input  tri1  id_2,
    output tri0  id_3,
    input  wand  id_4,
    input  wor   id_5,
    input  uwire id_6,
    output tri0  _id_7,
    input  wor   id_8
);
  logic [id_7 : id_1] id_11, id_12;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_8
  );
endmodule
