

================================================================
== Vitis HLS Report for 'ImageTransform_Pipeline_VITIS_LOOP_63_7_VITIS_LOOP_64_8'
================================================================
* Date:           Fri Jun 14 11:19:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS_examen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_7_VITIS_LOOP_64_8  |        ?|        ?|        21|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 3, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar28 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar26 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%imageRGBA_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %imageRGBA"   --->   Operation 27 'read' 'imageRGBA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_r_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r_offset"   --->   Operation 28 'read' 'output_r_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_1_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %zext_ln28_1"   --->   Operation 29 'read' 'zext_ln28_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sext_ln27"   --->   Operation 30 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mul_ln31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul_ln31"   --->   Operation 31 'read' 'mul_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln28_1_cast = zext i21 %zext_ln28_1_read"   --->   Operation 32 'zext' 'zext_ln28_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i11 %sext_ln27_read"   --->   Operation 33 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty_1, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten13"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar26"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar28"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond102"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i128 %indvar_flatten13" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 40 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (5.35ns)   --->   "%icmp_ln63 = icmp_eq  i128 %indvar_flatten13_load, i128 %mul_ln31_read" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 43 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 5.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (5.35ns)   --->   "%add_ln63 = add i128 %indvar_flatten13_load, i128 1" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 44 'add' 'add_ln63' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc135, void %for.inc138.loopexit.exitStub" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 45 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%indvar28_load = load i64 %indvar28" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 46 'load' 'indvar28_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar26_load = load i64 %indvar26" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 47 'load' 'indvar26_load' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.52ns)   --->   "%icmp_ln64 = icmp_eq  i64 %indvar28_load, i64 %sext_ln27_cast" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 48 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%add_ln63_1 = add i64 %indvar26_load, i64 1" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 49 'add' 'add_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.00>
ST_3 : Operation 50 [1/1] (1.48ns)   --->   "%select_ln64 = select i1 %icmp_ln64, i64 0, i64 %indvar28_load" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 50 'select' 'select_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.48ns)   --->   "%select_ln63 = select i1 %icmp_ln64, i64 %add_ln63_1, i64 %indvar26_load" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 51 'select' 'select_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln63)   --->   "%shl_ln63 = shl i64 %select_ln63, i64 11" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 52 'shl' 'shl_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln63)   --->   "%shl_ln63_1 = shl i64 %select_ln63, i64 7" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 53 'shl' 'shl_ln63_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln63 = sub i64 %shl_ln63, i64 %shl_ln63_1" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 54 'sub' 'sub_ln63' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sub_ln64)   --->   "%shl_ln64 = shl i64 %select_ln64, i64 2" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 55 'shl' 'shl_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln64 = sub i64 %shl_ln64, i64 %select_ln64" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 56 'sub' 'sub_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln63 = store i128 %add_ln63, i128 %indvar_flatten13" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 57 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln63 = store i64 %select_ln63, i64 %indvar26" [HLS_examen/sources/hls_examen.c:63]   --->   Operation 58 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64_4 = add i64 %zext_ln28_1_cast, i64 %sub_ln64" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 59 'add' 'add_ln64_4' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln64 = add i64 %add_ln64_4, i64 %sub_ln63" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 60 'add' 'add_ln64' <Predicate = (!icmp_ln63)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 61 [1/1] (3.52ns)   --->   "%add_ln64_3 = add i64 %select_ln64, i64 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 61 'add' 'add_ln64_3' <Predicate = (!icmp_ln63)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln64 = store i64 %add_ln64_3, i64 %indvar28" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 62 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 63 [1/1] (3.52ns)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %output_r_offset_read" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 63 'add' 'add_ln64_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (3.52ns)   --->   "%add_ln64_2 = add i64 %add_ln64, i64 %imageRGBA_read" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 64 'add' 'add_ln64_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln64_2" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 65 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %add_ln64_1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 66 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 67 [8/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 68 [7/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 69 [6/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 70 [5/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 71 [4/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 72 [3/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 73 [2/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 74 [1/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 75 [1/1] (5.84ns)   --->   "%input_r_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %input_r_addr" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 75 'read' 'input_r_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 76 [1/1] (5.84ns)   --->   "%empty_256 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %output_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 76 'writereq' 'empty_256' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 77 [1/1] (5.84ns)   --->   "%input_r_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %input_r_addr" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 77 'read' 'input_r_addr_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 78 [1/1] (5.84ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %output_r_addr, i8 %input_r_addr_read, i1 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 78 'write' 'write_ln64' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 79 [1/1] (5.84ns)   --->   "%input_r_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %input_r_addr" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 79 'read' 'input_r_addr_read_2' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 80 [1/1] (5.84ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %output_r_addr, i8 %input_r_addr_read_1, i1 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 80 'write' 'write_ln64' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 81 [1/1] (5.84ns)   --->   "%write_ln64 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %output_r_addr, i8 %input_r_addr_read_2, i1 1" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 81 'write' 'write_ln64' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 82 [5/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 82 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 83 [4/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 83 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 5.84>
ST_20 : Operation 84 [3/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 84 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 5.84>
ST_21 : Operation 85 [2/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 85 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 5.84>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_63_7_VITIS_LOOP_64_8_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [HLS_examen/sources/hls_examen.c:66]   --->   Operation 87 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/5] (5.84ns)   --->   "%empty_257 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %output_r_addr" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 88 'writeresp' 'empty_257' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.cond102" [HLS_examen/sources/hls_examen.c:64]   --->   Operation 89 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 128 bit ('indvar_flatten13') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [20]  (1.588 ns)

 <State 2>: 5.352ns
The critical path consists of the following:
	'load' operation 128 bit ('indvar_flatten13_load', HLS_examen/sources/hls_examen.c:63) on local variable 'indvar_flatten13' [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln63', HLS_examen/sources/hls_examen.c:63) [28]  (5.352 ns)

 <State 3>: 5.001ns
The critical path consists of the following:
	'select' operation 64 bit ('select_ln63', HLS_examen/sources/hls_examen.c:63) [38]  (1.481 ns)
	'shl' operation 64 bit ('shl_ln63', HLS_examen/sources/hls_examen.c:63) [39]  (0.000 ns)
	'sub' operation 64 bit ('sub_ln63', HLS_examen/sources/hls_examen.c:63) [41]  (3.520 ns)

 <State 4>: 5.307ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln64_4', HLS_examen/sources/hls_examen.c:64) [44]  (0.000 ns)
	'add' operation 64 bit ('add_ln64', HLS_examen/sources/hls_examen.c:64) [45]  (5.307 ns)

 <State 5>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln64_1', HLS_examen/sources/hls_examen.c:64) [46]  (3.520 ns)

 <State 6>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 7>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 8>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 9>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 10>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 11>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 12>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 13>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [50]  (5.840 ns)

 <State 14>: 5.840ns
The critical path consists of the following:
	bus read operation ('input_r_addr_read', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [51]  (5.840 ns)

 <State 15>: 5.840ns
The critical path consists of the following:
	bus read operation ('input_r_addr_read_1', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [52]  (5.840 ns)

 <State 16>: 5.840ns
The critical path consists of the following:
	bus read operation ('input_r_addr_read_2', HLS_examen/sources/hls_examen.c:66) on port 'input_r' (HLS_examen/sources/hls_examen.c:66) [53]  (5.840 ns)

 <State 17>: 5.840ns
The critical path consists of the following:
	bus write operation ('write_ln64', HLS_examen/sources/hls_examen.c:64) on port 'output_r' (HLS_examen/sources/hls_examen.c:64) [58]  (5.840 ns)

 <State 18>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_257', HLS_examen/sources/hls_examen.c:64) on port 'output_r' (HLS_examen/sources/hls_examen.c:64) [59]  (5.840 ns)

 <State 19>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_257', HLS_examen/sources/hls_examen.c:64) on port 'output_r' (HLS_examen/sources/hls_examen.c:64) [59]  (5.840 ns)

 <State 20>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_257', HLS_examen/sources/hls_examen.c:64) on port 'output_r' (HLS_examen/sources/hls_examen.c:64) [59]  (5.840 ns)

 <State 21>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_257', HLS_examen/sources/hls_examen.c:64) on port 'output_r' (HLS_examen/sources/hls_examen.c:64) [59]  (5.840 ns)

 <State 22>: 5.840ns
The critical path consists of the following:
	bus response operation ('empty_257', HLS_examen/sources/hls_examen.c:64) on port 'output_r' (HLS_examen/sources/hls_examen.c:64) [59]  (5.840 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
