{"vcs1":{"timestamp_begin":1699259939.165838121, "rt":0.77, "ut":0.40, "st":0.29}}
{"vcselab":{"timestamp_begin":1699259940.028044426, "rt":0.87, "ut":0.59, "st":0.25}}
{"link":{"timestamp_begin":1699259940.961677379, "rt":0.54, "ut":0.19, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699259938.337294877}
{"VCS_COMP_START_TIME": 1699259938.337294877}
{"VCS_COMP_END_TIME": 1699259941.602119705}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337996}}
{"stitch_vcselab": {"peak_mem": 222604}}
