<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>dynamic_routing</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>674066</Best-caseLatency>
            <Average-caseLatency>725921</Average-caseLatency>
            <Worst-caseLatency>777776</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.741 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.259 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.778 ms</Worst-caseRealTimeLatency>
            <Interval-min>674067</Interval-min>
            <Interval-max>777777</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_79_1>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>
                    <range>
                        <min>572301</min>
                        <max>676011</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>5723010</min>
                        <max>6760110</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>190767</min>
                        <max>225337</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_79_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>DigitCaps.cpp:79</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_79_1>
                    <Name>VITIS_LOOP_79_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:79</SourceLocation>
                </VITIS_LOOP_79_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>439</BRAM_18K>
            <DSP>227</DSP>
            <FF>73421</FF>
            <LUT>107958</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dynamic_routing</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>dynamic_routing</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>dynamic_routing</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dynamic_routing</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dynamic_routing_Pipeline_1_fu_293</InstName>
                    <ModuleName>dynamic_routing_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>293</ID>
                    <BindInstances>exitcond312_fu_126_p2 empty_fu_132_p2 empty_61_fu_142_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_apply_weights_fu_301</InstName>
                    <ModuleName>apply_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>301</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2_fu_79</InstName>
                            <ModuleName>apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>79</ID>
                            <BindInstances>icmp_ln111_fu_1045_p2 add_ln111_fu_1051_p2 icmp_ln113_fu_1060_p2 select_ln111_fu_1066_p3 add_ln111_1_fu_1387_p2 select_ln111_1_fu_1393_p3 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 grp_fu_704_p2 add_ln143_1_fu_1293_p2 grp_fu_710_p2 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_756_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 grp_fu_756_p2 grp_fu_762_p2 add_ln143_18_fu_1336_p2 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 add_ln143_21_fu_1372_p2 add_ln143_22_fu_1378_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 add_ln113_fu_1100_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_softmax_fu_317</InstName>
                    <ModuleName>softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>317</ID>
                    <BindInstances>icmp_ln195_fu_2438_p2 add_ln195_fu_2898_p2 add_ln195_1_fu_7232_p2 grp_fu_2108_p2 grp_fu_2122_p2 grp_fu_2128_p3 grp_fu_2146_p3 grp_fu_2154_p2 grp_fu_2160_p2 grp_fu_2176_p2 sub_ln204_70_fu_2533_p2 lshr_ln204_19_fu_2543_p2 and_ln204_30_fu_2549_p2 icmp_ln204_2_fu_2555_p2 phi_ln204_fu_2561_p2 xor_ln204_20_fu_2575_p2 and_ln204_fu_2581_p2 or_ln204_10_fu_2587_p2 grp_fu_2190_p2 grp_fu_2196_p2 lshr_ln204_fu_2609_p2 grp_fu_2202_p2 shl_ln204_fu_2619_p2 cond46_i_i_fu_2906_p3 add_ln204_2_fu_2914_p2 select_ln204_1_fu_2942_p3 retval_0_i_i_fu_2984_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_3_fu_4656_p2 select_ln204_2_fu_4662_p3 icmp_ln204_4_fu_4670_p2 sub_ln204_4_fu_4676_p2 icmp_ln204_5_fu_4686_p2 add_ln204_4_fu_4692_p2 sub_ln204_5_fu_4698_p2 select_ln204_3_fu_4704_p3 icmp_ln204_6_fu_4716_p2 icmp_ln204_7_fu_4726_p2 ashr_ln204_fu_4736_p2 select_ln204_4_fu_4746_p3 entry_7_fu_4832_p6 icmp_ln204_8_fu_4772_p2 entry_5_fu_4778_p2 entry_7_fu_4832_p8 xor_ln204_fu_4792_p2 and_ln204_1_fu_4798_p2 or_ln204_19_fu_4804_p2 xor_ln204_1_fu_4810_p2 and_ln204_2_fu_4816_p2 sparsemux_9_3_32_1_1_U54 add_ln204_5_fu_2453_p2 mul_12ns_14ns_25_1_1_U46 grp_fu_2208_p2 grp_fu_2222_p2 grp_fu_2228_p3 grp_fu_2246_p3 grp_fu_2254_p2 grp_fu_2260_p2 grp_fu_2276_p2 sub_ln204_71_fu_2633_p2 lshr_ln204_20_fu_2643_p2 and_ln204_31_fu_2649_p2 icmp_ln204_11_fu_2655_p2 phi_ln204_1_fu_2661_p2 xor_ln204_21_fu_2675_p2 and_ln204_3_fu_2681_p2 or_ln204_fu_2687_p2 grp_fu_2290_p2 grp_fu_2296_p2 lshr_ln204_2_fu_2709_p2 grp_fu_2302_p2 shl_ln204_2_fu_2719_p2 cond46_i_i_1_fu_2991_p3 add_ln204_8_fu_2999_p2 select_ln204_10_fu_3027_p3 retval_0_i_i_1_fu_3069_p3 dexp_64ns_64ns_64_13_full_dsp_1_U44 sub_ln204_9_fu_4902_p2 select_ln204_8_fu_4908_p3 icmp_ln204_13_fu_4916_p2 sub_ln204_10_fu_4922_p2 icmp_ln204_14_fu_4932_p2 add_ln204_10_fu_4938_p2 sub_ln204_11_fu_4944_p2 select_ln204_9_fu_4950_p3 icmp_ln204_15_fu_4962_p2 icmp_ln204_16_fu_4972_p2 ashr_ln204_1_fu_4982_p2 select_ln204_11_fu_4992_p3 entry_14_fu_5078_p6 icmp_ln204_17_fu_5018_p2 entry_12_fu_5024_p2 entry_14_fu_5078_p8 xor_ln204_2_fu_5038_p2 and_ln204_4_fu_5044_p2 or_ln204_20_fu_5050_p2 xor_ln204_3_fu_5056_p2 and_ln204_5_fu_5062_p2 sparsemux_9_3_32_1_1_U55 add_ln204_11_fu_2484_p2 mul_12ns_14ns_25_1_1_U47 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_72_fu_2733_p2 lshr_ln204_21_fu_2743_p2 and_ln204_32_fu_2749_p2 icmp_ln204_20_fu_2755_p2 phi_ln204_2_fu_2761_p2 xor_ln204_22_fu_2775_p2 and_ln204_6_fu_2781_p2 or_ln204_11_fu_2787_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_4_fu_2809_p2 grp_fu_2402_p2 shl_ln204_4_fu_2819_p2 cond46_i_i_2_fu_3076_p3 add_ln204_14_fu_3084_p2 select_ln204_17_fu_3112_p3 retval_0_i_i_2_fu_3154_p3 dexp_64ns_64ns_64_13_full_dsp_1_U45 sub_ln204_15_fu_5148_p2 select_ln204_14_fu_5154_p3 icmp_ln204_22_fu_5162_p2 sub_ln204_16_fu_5168_p2 icmp_ln204_23_fu_5178_p2 add_ln204_16_fu_5184_p2 sub_ln204_17_fu_5190_p2 select_ln204_15_fu_5196_p3 icmp_ln204_24_fu_5208_p2 icmp_ln204_25_fu_5218_p2 ashr_ln204_2_fu_5228_p2 select_ln204_19_fu_5238_p3 entry_21_fu_5324_p6 icmp_ln204_26_fu_5264_p2 entry_19_fu_5270_p2 entry_21_fu_5324_p8 xor_ln204_4_fu_5284_p2 and_ln204_7_fu_5290_p2 or_ln204_21_fu_5296_p2 xor_ln204_5_fu_5302_p2 and_ln204_8_fu_5308_p2 sparsemux_9_3_32_1_1_U56 add_ln204_17_fu_2825_p2 mul_13ns_15ns_27_1_1_U48 grp_fu_2108_p2 grp_fu_2122_p2 grp_fu_2128_p3 grp_fu_2146_p3 grp_fu_2154_p2 grp_fu_2160_p2 grp_fu_2176_p2 sub_ln204_73_fu_3169_p2 lshr_ln204_22_fu_3179_p2 and_ln204_33_fu_3185_p2 icmp_ln204_29_fu_3191_p2 phi_ln204_3_fu_3197_p2 xor_ln204_23_fu_3211_p2 and_ln204_9_fu_3217_p2 or_ln204_12_fu_3223_p2 grp_fu_2190_p2 grp_fu_2196_p2 lshr_ln204_6_fu_3245_p2 grp_fu_2202_p2 shl_ln204_6_fu_3255_p2 cond46_i_i_3_fu_3566_p3 add_ln204_20_fu_3574_p2 select_ln204_25_fu_3602_p3 retval_0_i_i_3_fu_3644_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_21_fu_5394_p2 select_ln204_20_fu_5400_p3 icmp_ln204_31_fu_5408_p2 sub_ln204_22_fu_5414_p2 icmp_ln204_32_fu_5424_p2 add_ln204_22_fu_5430_p2 sub_ln204_23_fu_5436_p2 select_ln204_21_fu_5442_p3 icmp_ln204_33_fu_5454_p2 icmp_ln204_34_fu_5464_p2 ashr_ln204_3_fu_5474_p2 select_ln204_28_fu_5484_p3 entry_28_fu_5570_p6 icmp_ln204_35_fu_5510_p2 entry_26_fu_5516_p2 entry_28_fu_5570_p8 xor_ln204_6_fu_5530_p2 and_ln204_10_fu_5536_p2 or_ln204_22_fu_5542_p2 xor_ln204_7_fu_5548_p2 and_ln204_11_fu_5554_p2 sparsemux_9_3_32_1_1_U57 add_ln204_23_fu_2856_p2 mul_13ns_15ns_27_1_1_U49 grp_fu_2208_p2 grp_fu_2222_p2 grp_fu_2228_p3 grp_fu_2246_p3 grp_fu_2254_p2 grp_fu_2260_p2 grp_fu_2276_p2 sub_ln204_74_fu_3269_p2 lshr_ln204_23_fu_3279_p2 and_ln204_34_fu_3285_p2 icmp_ln204_38_fu_3291_p2 phi_ln204_4_fu_3297_p2 xor_ln204_24_fu_3311_p2 and_ln204_12_fu_3317_p2 or_ln204_13_fu_3323_p2 grp_fu_2290_p2 grp_fu_2296_p2 lshr_ln204_8_fu_3345_p2 grp_fu_2302_p2 shl_ln204_8_fu_3355_p2 cond46_i_i_4_fu_3651_p3 add_ln204_26_fu_3659_p2 select_ln204_34_fu_3687_p3 retval_0_i_i_4_fu_3729_p3 dexp_64ns_64ns_64_13_full_dsp_1_U44 sub_ln204_27_fu_5640_p2 select_ln204_26_fu_5646_p3 icmp_ln204_40_fu_5654_p2 sub_ln204_28_fu_5660_p2 icmp_ln204_41_fu_5670_p2 add_ln204_28_fu_5676_p2 sub_ln204_29_fu_5682_p2 select_ln204_27_fu_5688_p3 icmp_ln204_42_fu_5700_p2 icmp_ln204_43_fu_5710_p2 ashr_ln204_4_fu_5720_p2 select_ln204_35_fu_5730_p3 entry_35_fu_5816_p6 icmp_ln204_44_fu_5756_p2 entry_33_fu_5762_p2 entry_35_fu_5816_p8 xor_ln204_8_fu_5776_p2 and_ln204_13_fu_5782_p2 or_ln204_23_fu_5788_p2 xor_ln204_9_fu_5794_p2 and_ln204_14_fu_5800_p2 sparsemux_9_3_32_1_1_U58 add_ln204_29_fu_2887_p2 add_ln204_30_fu_7422_p2 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_75_fu_3369_p2 lshr_ln204_24_fu_3379_p2 and_ln204_35_fu_3385_p2 icmp_ln204_47_fu_3391_p2 phi_ln204_5_fu_3397_p2 xor_ln204_25_fu_3411_p2 and_ln204_15_fu_3417_p2 or_ln204_14_fu_3423_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_10_fu_3445_p2 grp_fu_2402_p2 shl_ln204_10_fu_3455_p2 cond46_i_i_5_fu_3736_p3 add_ln204_33_fu_3744_p2 select_ln204_41_fu_3772_p3 retval_0_i_i_5_fu_3814_p3 dexp_64ns_64ns_64_13_full_dsp_1_U45 sub_ln204_33_fu_5886_p2 select_ln204_32_fu_5892_p3 icmp_ln204_49_fu_5900_p2 sub_ln204_34_fu_5906_p2 icmp_ln204_50_fu_5916_p2 add_ln204_35_fu_5922_p2 sub_ln204_35_fu_5928_p2 select_ln204_33_fu_5934_p3 icmp_ln204_51_fu_5946_p2 icmp_ln204_52_fu_5956_p2 ashr_ln204_5_fu_5966_p2 select_ln204_43_fu_5976_p3 entry_42_fu_6062_p6 icmp_ln204_53_fu_6002_p2 entry_40_fu_6008_p2 entry_42_fu_6062_p8 xor_ln204_10_fu_6022_p2 and_ln204_16_fu_6028_p2 or_ln204_24_fu_6034_p2 xor_ln204_11_fu_6040_p2 and_ln204_17_fu_6046_p2 sparsemux_9_3_32_1_1_U59 add_ln204_36_fu_3461_p2 mul_13ns_15ns_27_1_1_U50 grp_fu_2108_p2 grp_fu_2122_p2 grp_fu_2128_p3 grp_fu_2146_p3 grp_fu_2154_p2 grp_fu_2160_p2 grp_fu_2176_p2 sub_ln204_76_fu_3829_p2 lshr_ln204_25_fu_3839_p2 and_ln204_36_fu_3845_p2 icmp_ln204_56_fu_3851_p2 phi_ln204_6_fu_3857_p2 xor_ln204_26_fu_3871_p2 and_ln204_18_fu_3877_p2 or_ln204_15_fu_3883_p2 grp_fu_2190_p2 grp_fu_2196_p2 lshr_ln204_11_fu_3905_p2 grp_fu_2202_p2 shl_ln204_12_fu_3915_p2 cond46_i_i_6_fu_4170_p3 add_ln204_39_fu_4178_p2 select_ln204_49_fu_4206_p3 retval_0_i_i_6_fu_4248_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_39_fu_6132_p2 select_ln204_38_fu_6138_p3 icmp_ln204_58_fu_6146_p2 sub_ln204_40_fu_6152_p2 icmp_ln204_59_fu_6162_p2 add_ln204_41_fu_6168_p2 sub_ln204_41_fu_6174_p2 select_ln204_39_fu_6180_p3 icmp_ln204_60_fu_6192_p2 icmp_ln204_61_fu_6202_p2 ashr_ln204_6_fu_6212_p2 select_ln204_52_fu_6222_p3 entry_49_fu_6308_p6 icmp_ln204_62_fu_6248_p2 entry_47_fu_6254_p2 entry_49_fu_6308_p8 xor_ln204_12_fu_6268_p2 and_ln204_19_fu_6274_p2 or_ln204_25_fu_6280_p2 xor_ln204_13_fu_6286_p2 and_ln204_20_fu_6292_p2 sparsemux_9_3_32_1_1_U60 add_ln204_42_fu_3495_p2 mul_14ns_16ns_29_1_1_U51 grp_fu_2208_p2 grp_fu_2222_p2 grp_fu_2228_p3 grp_fu_2246_p3 grp_fu_2254_p2 grp_fu_2260_p2 grp_fu_2276_p2 sub_ln204_77_fu_3929_p2 lshr_ln204_26_fu_3939_p2 and_ln204_37_fu_3945_p2 icmp_ln204_65_fu_3951_p2 phi_ln204_7_fu_3957_p2 xor_ln204_27_fu_3971_p2 and_ln204_21_fu_3977_p2 or_ln204_16_fu_3983_p2 grp_fu_2290_p2 grp_fu_2296_p2 lshr_ln204_13_fu_4005_p2 grp_fu_2302_p2 shl_ln204_14_fu_4015_p2 cond46_i_i_7_fu_4255_p3 add_ln204_45_fu_4263_p2 select_ln204_58_fu_4291_p3 retval_0_i_i_7_fu_4333_p3 dexp_64ns_64ns_64_13_full_dsp_1_U44 sub_ln204_45_fu_6378_p2 select_ln204_44_fu_6384_p3 icmp_ln204_67_fu_6392_p2 sub_ln204_46_fu_6398_p2 icmp_ln204_68_fu_6408_p2 add_ln204_47_fu_6414_p2 sub_ln204_47_fu_6420_p2 select_ln204_45_fu_6426_p3 icmp_ln204_69_fu_6438_p2 icmp_ln204_70_fu_6448_p2 ashr_ln204_7_fu_6458_p2 select_ln204_59_fu_6468_p3 entry_56_fu_6554_p6 icmp_ln204_71_fu_6494_p2 entry_54_fu_6500_p2 entry_56_fu_6554_p8 xor_ln204_14_fu_6514_p2 and_ln204_22_fu_6520_p2 or_ln204_26_fu_6526_p2 xor_ln204_15_fu_6532_p2 and_ln204_23_fu_6538_p2 sparsemux_9_3_32_1_1_U61 add_ln204_48_fu_3526_p2 mul_14ns_16ns_29_1_1_U52 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_78_fu_4048_p2 lshr_ln204_27_fu_4058_p2 and_ln204_38_fu_4064_p2 icmp_ln204_74_fu_4070_p2 phi_ln204_8_fu_4076_p2 xor_ln204_28_fu_4090_p2 and_ln204_24_fu_4096_p2 or_ln204_17_fu_4102_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_15_fu_4124_p2 grp_fu_2402_p2 shl_ln204_16_fu_4134_p2 cond46_i_i_8_fu_4340_p3 add_ln204_51_fu_4348_p2 select_ln204_62_fu_4376_p3 retval_0_i_i_8_fu_4418_p3 dexp_64ns_64ns_64_13_full_dsp_1_U45 sub_ln204_51_fu_6623_p2 select_ln204_50_fu_6629_p3 icmp_ln204_76_fu_6637_p2 sub_ln204_52_fu_6643_p2 icmp_ln204_77_fu_6653_p2 add_ln204_53_fu_6659_p2 sub_ln204_53_fu_6665_p2 select_ln204_51_fu_6671_p3 icmp_ln204_78_fu_6683_p2 icmp_ln204_79_fu_6693_p2 ashr_ln204_8_fu_6703_p2 select_ln204_63_fu_6713_p3 entry_63_fu_6799_p6 icmp_ln204_80_fu_6739_p2 entry_61_fu_6745_p2 entry_63_fu_6799_p8 xor_ln204_16_fu_6759_p2 and_ln204_25_fu_6765_p2 or_ln204_27_fu_6771_p2 xor_ln204_17_fu_6777_p2 and_ln204_26_fu_6783_p2 sparsemux_9_3_32_1_1_U62 add_ln204_54_fu_4140_p2 mul_14ns_16ns_29_1_1_U53 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_79_fu_4433_p2 lshr_ln204_28_fu_4443_p2 and_ln204_39_fu_4449_p2 icmp_ln204_83_fu_4455_p2 phi_ln204_9_fu_4461_p2 xor_ln204_29_fu_4475_p2 and_ln204_27_fu_4481_p2 or_ln204_18_fu_4487_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_17_fu_4509_p2 grp_fu_2402_p2 shl_ln204_18_fu_4519_p2 cond46_i_i_9_fu_4525_p3 add_ln204_57_fu_4533_p2 select_ln204_66_fu_4561_p3 retval_0_i_i_9_fu_4603_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_57_fu_6869_p2 select_ln204_56_fu_6875_p3 icmp_ln204_85_fu_6883_p2 sub_ln204_58_fu_6889_p2 icmp_ln204_86_fu_6899_p2 add_ln204_59_fu_6905_p2 sub_ln204_59_fu_6911_p2 select_ln204_57_fu_6917_p3 icmp_ln204_87_fu_6925_p2 icmp_ln204_88_fu_6954_p2 ashr_ln204_9_fu_6962_p2 select_ln204_67_fu_6971_p3 entry_70_fu_7032_p6 icmp_ln204_89_fu_6945_p2 entry_68_fu_6986_p2 entry_70_fu_7032_p8 xor_ln204_18_fu_6998_p2 and_ln204_28_fu_7003_p2 or_ln204_28_fu_7008_p2 xor_ln204_19_fu_7012_p2 and_ln204_29_fu_7018_p2 sparsemux_9_3_32_1_1_U63 add_ln209_fu_7055_p2 sdiv_48ns_32s_48_52_1_U64 icmp_ln215_fu_7364_p2 sdiv_48ns_32s_48_52_1_U65 icmp_ln215_2_fu_7374_p2 sdiv_48ns_32s_48_52_1_U66 icmp_ln215_3_fu_7384_p2 sdiv_48ns_32s_48_52_1_U67 icmp_ln215_4_fu_7394_p2 sdiv_48ns_32s_48_52_1_U68 icmp_ln215_5_fu_7404_p2 sdiv_48ns_32s_48_52_1_U69 icmp_ln215_6_fu_7452_p2 sdiv_48ns_32s_48_52_1_U70 icmp_ln215_7_fu_7462_p2 sdiv_48ns_32s_48_52_1_U71 icmp_ln215_8_fu_7472_p2 sdiv_48ns_32s_48_52_1_U72 icmp_ln215_9_fu_7482_p2 sdiv_48ns_32s_48_52_1_U73 icmp_ln215_10_fu_7492_p2 add_ln195_2_fu_3537_p2 icmp_ln195_1_fu_3542_p2 select_ln195_fu_3548_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3_fu_342</InstName>
                    <ModuleName>dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>342</ID>
                    <BindInstances>icmp_ln224_fu_659_p2 add_ln224_fu_665_p2 icmp_ln227_fu_677_p2 select_ln224_fu_840_p3 xor_ln224_fu_683_p2 icmp_ln232_fu_689_p2 and_ln224_fu_695_p2 add_ln224_1_fu_701_p2 select_ln224_1_fu_707_p3 add_ln227_fu_847_p2 empty_52_fu_715_p2 sum_k_mid2_fu_721_p3 select_ln227_fu_853_p3 mul_14ns_16ns_29_1_1_U102 urem_14ns_6ns_5_18_1_U103 sparsemux_17_3_32_1_1_U104 sparsemux_41_5_32_1_1_U105 mul_32s_32s_48_1_1_U101 empty_54_fu_1131_p3 add_ln237_2_fu_1146_p2 add_ln232_fu_791_p2 icmp_ln232_1_fu_797_p2 add_ln241_fu_977_p2 add_ln227_1_fu_803_p2 select_ln227_1_fu_809_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_squash_fu_375</InstName>
                    <ModuleName>squash</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>375</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_squash_Pipeline_VITIS_LOOP_272_2_fu_156</InstName>
                            <ModuleName>squash_Pipeline_VITIS_LOOP_272_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>156</ID>
                            <BindInstances>icmp_ln272_fu_105_p2 add_ln272_fu_111_p2 add_ln275_fu_121_p2 mul_32s_32s_48_1_1_U138 add_ln275_1_fu_154_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_squash_Pipeline_VITIS_LOOP_280_3_fu_164</InstName>
                            <ModuleName>squash_Pipeline_VITIS_LOOP_280_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <BindInstances>icmp_ln280_fu_110_p2 add_ln280_fu_116_p2 add_ln282_fu_126_p2 mul_32s_32s_48_1_1_U142</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln268_fu_187_p2 add_ln268_fu_193_p2 add_ln278_fu_220_p2 sdiv_48ns_33s_48_52_seq_1_U148 icmp_ln278_fu_244_p2 sub_ln278_fu_258_p2 select_ln278_fu_264_p3 tmp_3_fu_297_p3 sub_ln278_1_fu_313_p2 add_ln278_1_fu_319_p2 icmp_ln278_1_fu_335_p2 sub_ln278_7_fu_345_p2 lshr_ln278_2_fu_355_p2 and_ln278_3_fu_365_p2 icmp_ln278_2_fu_370_p2 phi_ln278_fu_376_p2 xor_ln278_2_fu_390_p2 and_ln278_fu_404_p2 or_ln278_fu_410_p2 icmp_ln278_3_fu_427_p2 add_ln278_2_fu_433_p2 lshr_ln278_fu_443_p2 sub_ln278_2_fu_449_p2 shl_ln278_fu_459_p2 cond47_i_i_fu_465_p3 add_ln278_3_fu_477_p2 select_ln278_1_fu_505_p3 retval_0_i_i_fu_548_p3 dsqrt_64ns_64ns_64_21_no_dsp_1_U147 sub_ln278_3_fu_600_p2 select_ln278_2_fu_606_p3 icmp_ln278_4_fu_614_p2 sub_ln278_4_fu_620_p2 icmp_ln278_5_fu_630_p2 add_ln278_5_fu_636_p2 sub_ln278_5_fu_642_p2 select_ln278_3_fu_648_p3 icmp_ln278_6_fu_660_p2 icmp_ln278_7_fu_670_p2 ashr_ln278_fu_680_p2 select_ln278_6_fu_690_p3 ref_tmp14_4_fu_776_p6 icmp_ln278_8_fu_716_p2 shl_ln278_1_fu_722_p2 ref_tmp14_4_fu_776_p8 xor_ln278_fu_736_p2 and_ln278_1_fu_742_p2 or_ln278_1_fu_748_p2 xor_ln278_1_fu_754_p2 and_ln278_2_fu_760_p2 sparsemux_9_3_32_1_1_U149 sdiv_64ns_32s_32_68_seq_1_U150</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2_fu_381</InstName>
                    <ModuleName>dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>381</ID>
                    <BindInstances>icmp_ln290_fu_630_p2 add_ln290_fu_636_p2 icmp_ln293_fu_648_p2 select_ln290_fu_654_p3 add_ln290_1_fu_662_p2 select_ln290_1_fu_668_p3 mul_32s_32s_48_1_1_U156 mul_32s_32s_48_1_1_U157 add_ln298_fu_893_p2 mul_32s_32s_48_1_1_U158 add_ln298_1_fu_1023_p2 mul_32s_32s_48_1_1_U159 add_ln298_2_fu_1052_p2 mul_32s_32s_48_1_1_U160 add_ln298_3_fu_1194_p2 mul_32s_32s_48_1_1_U161 add_ln298_4_fu_1217_p2 mul_32s_32s_48_1_1_U162 add_ln298_5_fu_1240_p2 mul_32s_32s_48_1_1_U163 add_ln298_6_fu_1263_p2 mul_32s_32s_48_1_1_U164 add_ln298_7_fu_1291_p2 mul_32s_32s_48_1_1_U165 add_ln298_8_fu_1320_p2 mul_32s_32s_48_1_1_U166 add_ln298_9_fu_1379_p2 mul_32s_32s_48_1_1_U167 add_ln298_10_fu_1402_p2 mul_32s_32s_48_1_1_U168 add_ln298_11_fu_1425_p2 mul_32s_32s_48_1_1_U169 add_ln298_12_fu_1448_p2 mul_32s_32s_48_1_1_U170 add_ln298_13_fu_1475_p2 mul_32s_32s_48_1_1_U171 add_ln298_14_fu_1504_p2 add_ln293_fu_762_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dynamic_routing_Pipeline_VITIS_LOOP_307_1_fu_395</InstName>
                    <ModuleName>dynamic_routing_Pipeline_VITIS_LOOP_307_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>395</ID>
                    <BindInstances>icmp_ln307_fu_76_p2 add_ln307_fu_82_p2 add_ln311_fu_99_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dynamic_routing_Pipeline_5_fu_401</InstName>
                    <ModuleName>dynamic_routing_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>401</ID>
                    <BindInstances>exitcond4_fu_122_p2 empty_fu_128_p2 empty_57_fu_143_p2 empty_55_fu_191_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>primary_caps_U squashed_v_U weighted_input_u_U weighted_input_u_1_U weighted_input_u_2_U weighted_input_u_3_U weighted_input_u_4_U weighted_input_u_5_U weighted_input_u_6_U weighted_input_u_7_U coupling_b_U coupling_c_U coupling_c_1_U coupling_c_2_U coupling_c_3_U coupling_c_4_U coupling_c_5_U coupling_c_6_U coupling_c_7_U coupling_c_8_U coupling_c_9_U coupling_c_10_U coupling_c_11_U coupling_c_12_U coupling_c_13_U coupling_c_14_U coupling_c_15_U coupling_c_16_U coupling_c_17_U coupling_c_18_U coupling_c_19_U sum_of_products_s_U output_agreement_U icmp_ln79_fu_437_p2 i_4_fu_443_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dynamic_routing_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9219</Best-caseLatency>
                    <Average-caseLatency>9219</Average-caseLatency>
                    <Worst-caseLatency>9219</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9217</Latency>
                        <AbsoluteTimeLatency>92.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:50</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:50</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1043</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>130</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond312_fu_126_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond312" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_132_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_61_fu_142_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_61" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2</Name>
            <Loops>
                <VITIS_LOOP_111_1_VITIS_LOOP_113_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92164</Best-caseLatency>
                    <Average-caseLatency>92164</Average-caseLatency>
                    <Worst-caseLatency>92164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.922 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.922 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.922 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92163</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_1_VITIS_LOOP_113_2>
                        <Name>VITIS_LOOP_111_1_VITIS_LOOP_113_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11520</TripCount>
                        <Latency>92162</Latency>
                        <AbsoluteTimeLatency>0.922 ms</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_111_1_VITIS_LOOP_113_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_111_1_VITIS_LOOP_113_2>
                            <Name>VITIS_LOOP_111_1_VITIS_LOOP_113_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:111</SourceLocation>
                        </VITIS_LOOP_111_1_VITIS_LOOP_113_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>2175</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3108</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_1045_p2" SOURCE="DigitCaps.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_1051_p2" SOURCE="DigitCaps.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_1060_p2" SOURCE="DigitCaps.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_fu_1066_p3" SOURCE="DigitCaps.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_1387_p2" SOURCE="DigitCaps.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_1_fu_1393_p3" SOURCE="DigitCaps.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_704_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_1293_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_710_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_756_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_710_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_762_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_756_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_762_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_18_fu_1336_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_21_fu_1372_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_22_fu_1378_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_860_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_866_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_704_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_710_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_762_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_860_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_866_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_704_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_710_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_762_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_860_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_866_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_704_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_710_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_762_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_860_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_866_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_704_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_710_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_762_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_860_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_866_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U4" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U5" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U6" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U7" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U8" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U9" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U10" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U11" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_704_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_710_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_762_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_860_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_866_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U12" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U13" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U14" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U15" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_123" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U16" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U17" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_125" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U18" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U19" SOURCE="DigitCaps.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln141_127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_860_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_866_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_848_p2" SOURCE="DigitCaps.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_1_VITIS_LOOP_113_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_1100_p2" SOURCE="DigitCaps.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>apply_weights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>92236</Best-caseLatency>
                    <Average-caseLatency>92236</Average-caseLatency>
                    <Worst-caseLatency>92236</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.922 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.922 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.922 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>92236</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:103</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>2307</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3638</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>softmax</Name>
            <Loops>
                <VITIS_LOOP_195_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.910</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4680</Best-caseLatency>
                    <Average-caseLatency>4680</Average-caseLatency>
                    <Worst-caseLatency>4680</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4612</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_195_1>
                        <Name>VITIS_LOOP_195_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1152</TripCount>
                        <Latency>4678</Latency>
                        <AbsoluteTimeLatency>46.780 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_195_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:195</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_195_1>
                            <Name>VITIS_LOOP_195_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:195</SourceLocation>
                        </VITIS_LOOP_195_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>86</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>59038</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>67094</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln195_fu_2438_p2" SOURCE="DigitCaps.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_2898_p2" SOURCE="DigitCaps.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_1_fu_7232_p2" SOURCE="DigitCaps.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2108_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2122_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2128_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2146_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2154_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2160_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2176_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_70_fu_2533_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_19_fu_2543_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_30_fu_2549_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_2_fu_2555_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_fu_2561_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_20_fu_2575_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_fu_2581_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_10_fu_2587_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2190_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2196_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_fu_2609_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2202_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_fu_2619_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_fu_2906_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_2_fu_2914_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_1_fu_2942_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_fu_2984_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U43" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_3_fu_4656_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_2_fu_4662_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_4_fu_4670_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_4_fu_4676_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_5_fu_4686_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_4_fu_4692_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_5_fu_4698_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_3_fu_4704_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_6_fu_4716_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_7_fu_4726_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_fu_4736_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_4_fu_4746_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_7_fu_4832_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_8_fu_4772_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_5_fu_4778_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_7_fu_4832_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_fu_4792_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_1_fu_4798_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_19_fu_4804_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_1_fu_4810_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_2_fu_4816_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U54" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_5_fu_2453_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_14ns_25_1_1_U46" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2208_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2222_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2228_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2246_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2254_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2260_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2276_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_71_fu_2633_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_20_fu_2643_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_31_fu_2649_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_11_fu_2655_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_1_fu_2661_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_21_fu_2675_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_3_fu_2681_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_fu_2687_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2290_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2296_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_2_fu_2709_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2302_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_2_fu_2719_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_1_fu_2991_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_8_fu_2999_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_10_fu_3027_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_1_fu_3069_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U44" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_9_fu_4902_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_8_fu_4908_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_13_fu_4916_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_10_fu_4922_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_14_fu_4932_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_10_fu_4938_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_11_fu_4944_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_9_fu_4950_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_15_fu_4962_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_16_fu_4972_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_1_fu_4982_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_11_fu_4992_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_14_fu_5078_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_17_fu_5018_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_12_fu_5024_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_14_fu_5078_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_2_fu_5038_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_4_fu_5044_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_20_fu_5050_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_3_fu_5056_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_5_fu_5062_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U55" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_11_fu_2484_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_14ns_25_1_1_U47" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2308_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2322_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2328_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2346_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2354_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2360_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2376_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_72_fu_2733_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_21_fu_2743_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_32_fu_2749_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_20_fu_2755_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_2_fu_2761_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_22_fu_2775_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_6_fu_2781_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_11_fu_2787_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2390_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2396_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_4_fu_2809_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2402_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_4_fu_2819_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_2_fu_3076_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_14_fu_3084_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_17_fu_3112_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_2_fu_3154_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U45" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_15_fu_5148_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_14_fu_5154_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_22_fu_5162_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_16_fu_5168_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_23_fu_5178_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_16_fu_5184_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_17_fu_5190_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_15_fu_5196_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_24_fu_5208_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_25_fu_5218_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_2_fu_5228_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_19_fu_5238_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_21_fu_5324_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_26_fu_5264_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_19_fu_5270_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_21_fu_5324_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_4_fu_5284_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_7_fu_5290_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_21_fu_5296_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_5_fu_5302_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_8_fu_5308_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U56" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_17_fu_2825_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13ns_15ns_27_1_1_U48" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2108_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2122_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2128_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2146_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2154_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2160_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2176_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_73_fu_3169_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_22_fu_3179_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_33_fu_3185_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_29_fu_3191_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_3_fu_3197_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_23_fu_3211_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_9_fu_3217_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_12_fu_3223_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2190_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2196_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_6_fu_3245_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2202_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_6_fu_3255_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_3_fu_3566_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_20_fu_3574_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_25_fu_3602_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_3_fu_3644_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U43" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_21_fu_5394_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_20_fu_5400_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_31_fu_5408_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_22_fu_5414_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_32_fu_5424_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_22_fu_5430_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_23_fu_5436_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_21_fu_5442_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_33_fu_5454_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_34_fu_5464_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_3_fu_5474_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_28_fu_5484_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_28_fu_5570_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_35_fu_5510_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_26_fu_5516_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_28_fu_5570_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_6_fu_5530_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_10_fu_5536_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_22_fu_5542_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_7_fu_5548_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_11_fu_5554_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U57" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_23_fu_2856_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13ns_15ns_27_1_1_U49" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2208_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2222_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2228_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2246_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2254_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2260_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2276_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_74_fu_3269_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_23_fu_3279_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_34_fu_3285_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_38_fu_3291_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_4_fu_3297_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_24_fu_3311_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_12_fu_3317_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_13_fu_3323_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2290_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2296_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_8_fu_3345_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2302_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_8_fu_3355_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_4_fu_3651_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_26_fu_3659_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_34_fu_3687_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_4_fu_3729_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U44" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_27_fu_5640_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_26_fu_5646_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_40_fu_5654_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_28_fu_5660_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_41_fu_5670_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_28_fu_5676_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_29_fu_5682_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_27_fu_5688_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_42_fu_5700_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_43_fu_5710_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_4_fu_5720_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_35_fu_5730_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_35_fu_5816_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_44_fu_5756_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_33_fu_5762_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_35_fu_5816_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_8_fu_5776_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_13_fu_5782_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_23_fu_5788_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_9_fu_5794_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_14_fu_5800_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U58" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_29_fu_2887_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_30_fu_7422_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2308_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2322_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2328_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2346_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2354_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2360_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2376_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_75_fu_3369_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_24_fu_3379_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_35_fu_3385_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_47_fu_3391_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_5_fu_3397_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_25_fu_3411_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_15_fu_3417_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_14_fu_3423_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2390_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2396_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_10_fu_3445_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2402_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_10_fu_3455_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_5_fu_3736_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_33_fu_3744_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_41_fu_3772_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_5_fu_3814_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U45" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_33_fu_5886_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_32_fu_5892_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_49_fu_5900_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_34_fu_5906_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_50_fu_5916_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_35_fu_5922_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_35_fu_5928_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_33_fu_5934_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_51_fu_5946_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_52_fu_5956_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_5_fu_5966_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_43_fu_5976_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_42_fu_6062_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_53_fu_6002_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_40_fu_6008_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_42_fu_6062_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_10_fu_6022_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_16_fu_6028_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_24_fu_6034_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_11_fu_6040_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_17_fu_6046_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U59" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_36_fu_3461_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13ns_15ns_27_1_1_U50" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2108_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2122_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2128_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2146_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2154_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2160_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2176_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_76_fu_3829_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_25_fu_3839_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_36_fu_3845_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_56_fu_3851_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_6_fu_3857_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_26_fu_3871_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_18_fu_3877_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_15_fu_3883_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2190_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2196_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_11_fu_3905_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2202_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_12_fu_3915_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_6_fu_4170_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_39_fu_4178_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_49_fu_4206_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_6_fu_4248_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U43" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_39_fu_6132_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_38_fu_6138_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_58_fu_6146_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_40_fu_6152_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_59_fu_6162_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_41_fu_6168_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_41_fu_6174_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_39_fu_6180_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_60_fu_6192_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_61_fu_6202_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_6_fu_6212_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_52_fu_6222_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_49_fu_6308_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_62_fu_6248_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_47_fu_6254_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_49_fu_6308_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_12_fu_6268_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_19_fu_6274_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_25_fu_6280_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_13_fu_6286_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_20_fu_6292_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U60" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_42_fu_3495_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16ns_29_1_1_U51" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2208_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2222_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2228_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2246_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2254_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2260_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2276_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_77_fu_3929_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_26_fu_3939_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_37_fu_3945_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_65_fu_3951_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_7_fu_3957_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_27_fu_3971_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_21_fu_3977_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_16_fu_3983_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2290_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2296_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_13_fu_4005_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2302_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_14_fu_4015_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_7_fu_4255_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_45_fu_4263_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_58_fu_4291_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_7_fu_4333_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U44" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_45_fu_6378_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_44_fu_6384_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_67_fu_6392_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_46_fu_6398_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_68_fu_6408_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_47_fu_6414_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_47_fu_6420_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_45_fu_6426_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_69_fu_6438_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_70_fu_6448_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_7_fu_6458_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_59_fu_6468_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_56_fu_6554_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_71_fu_6494_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_54_fu_6500_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_56_fu_6554_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_14_fu_6514_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_22_fu_6520_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_26_fu_6526_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_15_fu_6532_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_23_fu_6538_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U61" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_48_fu_3526_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16ns_29_1_1_U52" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2308_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2322_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2328_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2346_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2354_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2360_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2376_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_78_fu_4048_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_27_fu_4058_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_38_fu_4064_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_74_fu_4070_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_8_fu_4076_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_28_fu_4090_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_24_fu_4096_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_17_fu_4102_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2390_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2396_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_15_fu_4124_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2402_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_16_fu_4134_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_8_fu_4340_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_51_fu_4348_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_62_fu_4376_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_8_fu_4418_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U45" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_51_fu_6623_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_50_fu_6629_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_76_fu_6637_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_52_fu_6643_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_77_fu_6653_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_53_fu_6659_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_53_fu_6665_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_51_fu_6671_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_78_fu_6683_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_79_fu_6693_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_8_fu_6703_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_63_fu_6713_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_63_fu_6799_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_80_fu_6739_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_61_fu_6745_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_63_fu_6799_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_16_fu_6759_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_25_fu_6765_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_27_fu_6771_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_17_fu_6777_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_26_fu_6783_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U62" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_54_fu_4140_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16ns_29_1_1_U53" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln204_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_2308_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2322_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="grp_fu_2328_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="cttz" PRAGMA="" RTLNAME="grp_fu_2346_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2354_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2360_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2376_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_79_fu_4433_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_28_fu_4443_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_39_fu_4449_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln204_83_fu_4455_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln204_9_fu_4461_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln204_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_29_fu_4475_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_27_fu_4481_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_18_fu_4487_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="grp_fu_2390_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_2396_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln204_17_fu_4509_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln204_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_2402_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln204_18_fu_4519_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln204_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="cond46_i_i_9_fu_4525_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="cond46_i_i_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_57_fu_4533_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_66_fu_4561_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_9_fu_4603_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="12" LOOP="VITIS_LOOP_195_1" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_13_full_dsp_1_U43" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="pf_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_57_fu_6869_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_56_fu_6875_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_85_fu_6883_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_58_fu_6889_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln204_86_fu_6899_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln204_59_fu_6905_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln204_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln204_59_fu_6911_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln204_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_57_fu_6917_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_87_fu_6925_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln204_88_fu_6954_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln204_9_fu_6962_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln204_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln204_67_fu_6971_p3" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln204_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_70_fu_7032_p6" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln204_89_fu_6945_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln204_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="shl" PRAGMA="" RTLNAME="entry_68_fu_6986_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="entry_70_fu_7032_p8" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_18_fu_6998_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_28_fu_7003_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln204_28_fu_7008_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln204_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_19_fu_7012_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_29_fu_7018_p2" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U63" SOURCE="DigitCaps.cpp:204" STORAGESUBTYPE="" URAM="0" VARIABLE="entry_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_7055_p2" SOURCE="DigitCaps.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln209" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U64" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_fu_7364_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U65" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_2_fu_7374_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U66" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_3_fu_7384_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U67" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_4_fu_7394_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U68" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_5_fu_7404_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U69" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_6_fu_7452_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U70" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_7_fu_7462_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U71" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_8_fu_7472_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U72" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_9_fu_7482_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="51" LOOP="VITIS_LOOP_195_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_32s_48_52_1_U73" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln215_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln215_10_fu_7492_p2" SOURCE="DigitCaps.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln215_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_2_fu_3537_p2" SOURCE="DigitCaps.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln195_1_fu_3542_p2" SOURCE="DigitCaps.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln195_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_195_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln195_fu_3548_p3" SOURCE="DigitCaps.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln195" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3</Name>
            <Loops>
                <VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.145</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>184339</Best-caseLatency>
                    <Average-caseLatency>184339</Average-caseLatency>
                    <Worst-caseLatency>184339</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.843 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.843 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.843 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>184321</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3>
                        <Name>VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>184320</TripCount>
                        <Latency>184337</Latency>
                        <AbsoluteTimeLatency>1.843 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:232~DigitCaps.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3>
                            <Name>VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:227~DigitCaps.cpp:88</SourceLocation>
                        </VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1134</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1231</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln224_fu_659_p2" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_665_p2" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln227_fu_677_p2" SOURCE="DigitCaps.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_fu_840_p3" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln224_fu_683_p2" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln232_fu_689_p2" SOURCE="DigitCaps.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln224_fu_695_p2" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_701_p2" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln224_1_fu_707_p3" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln224_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_847_p2" SOURCE="DigitCaps.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_52_fu_715_p2" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="select" PRAGMA="" RTLNAME="sum_k_mid2_fu_721_p3" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_k_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln227_fu_853_p3" SOURCE="DigitCaps.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_14ns_16ns_29_1_1_U102" SOURCE="DigitCaps.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln237_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="17" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="urem" PRAGMA="" RTLNAME="urem_14ns_6ns_5_18_1_U103" SOURCE="DigitCaps.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U104" SOURCE="DigitCaps.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_41_5_32_1_1_U105" SOURCE="DigitCaps.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U101" SOURCE="DigitCaps.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln237" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="select" PRAGMA="" RTLNAME="empty_54_fu_1131_p3" SOURCE="DigitCaps.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_2_fu_1146_p2" SOURCE="DigitCaps.cpp:237" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln237_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_791_p2" SOURCE="DigitCaps.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln232_1_fu_797_p2" SOURCE="DigitCaps.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln232_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln241_fu_977_p2" SOURCE="DigitCaps.cpp:241" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_1_fu_803_p2" SOURCE="DigitCaps.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln227_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln227_1_fu_809_p3" SOURCE="DigitCaps.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln227_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_VITIS_LOOP_272_2</Name>
            <Loops>
                <VITIS_LOOP_272_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.614</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_272_2>
                        <Name>VITIS_LOOP_272_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_272_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:272</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_272_2>
                            <Name>VITIS_LOOP_272_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:272</SourceLocation>
                        </VITIS_LOOP_272_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>40</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln272_fu_105_p2" SOURCE="DigitCaps.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln272" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln272_fu_111_p2" SOURCE="DigitCaps.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_121_p2" SOURCE="DigitCaps.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_272_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U138" SOURCE="DigitCaps.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_272_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_1_fu_154_p2" SOURCE="DigitCaps.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln275_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash_Pipeline_VITIS_LOOP_280_3</Name>
            <Loops>
                <VITIS_LOOP_280_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.774</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_280_3>
                        <Name>VITIS_LOOP_280_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_280_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:280</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_280_3>
                            <Name>VITIS_LOOP_280_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:280</SourceLocation>
                        </VITIS_LOOP_280_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>64</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>98</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_280_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln280_fu_110_p2" SOURCE="DigitCaps.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln280" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_280_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_116_p2" SOURCE="DigitCaps.cpp:280" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln280" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_280_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln282_fu_126_p2" SOURCE="DigitCaps.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln282" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_280_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U142" SOURCE="DigitCaps.cpp:282" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln282" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>squash</Name>
            <Loops>
                <VITIS_LOOP_268_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.227</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1741</Best-caseLatency>
                    <Average-caseLatency>1741</Average-caseLatency>
                    <Worst-caseLatency>1741</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1741</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_268_1>
                        <Name>VITIS_LOOP_268_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>1740</Latency>
                        <AbsoluteTimeLatency>17.400 us</AbsoluteTimeLatency>
                        <IterationLatency>174</IterationLatency>
                        <PipelineDepth>174</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_squash_Pipeline_VITIS_LOOP_272_2_fu_156</Instance>
                            <Instance>grp_squash_Pipeline_VITIS_LOOP_280_3_fu_164</Instance>
                        </InstanceList>
                    </VITIS_LOOP_268_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:268</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_268_1>
                            <Name>VITIS_LOOP_268_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:268</SourceLocation>
                        </VITIS_LOOP_268_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1828</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3729</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln268_fu_187_p2" SOURCE="DigitCaps.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_193_p2" SOURCE="DigitCaps.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_220_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="51" LOOP="VITIS_LOOP_268_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_48ns_33s_48_52_seq_1_U148" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln278_fu_244_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln278_fu_258_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln278" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln278_fu_264_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op cttz" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="cttz" PRAGMA="" RTLNAME="tmp_3_fu_297_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln278_1_fu_313_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln278_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_1_fu_319_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln278_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln278_1_fu_335_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln278_7_fu_345_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln278_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln278_2_fu_355_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln278_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln278_3_fu_365_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln278_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln278_2_fu_370_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="and" PRAGMA="" RTLNAME="phi_ln278_fu_376_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="phi_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln278_2_fu_390_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln278_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln278_fu_404_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln278_fu_410_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln278_3_fu_427_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_2_fu_433_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln278_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln278_fu_443_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln278_2_fu_449_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln278_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln278_fu_459_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="cond47_i_i_fu_465_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="cond47_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_3_fu_477_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln278_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln278_1_fu_505_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln278_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_i_fu_548_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="VITIS_LOOP_268_1" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U147" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="pf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln278_3_fu_600_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln278_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln278_2_fu_606_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln278_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln278_4_fu_614_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln278_4_fu_620_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln278_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln278_5_fu_630_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_5_fu_636_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln278_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln278_5_fu_642_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln278_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln278_3_fu_648_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln278_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln278_6_fu_660_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln278_7_fu_670_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln278_fu_680_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln278_6_fu_690_p3" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln278_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp14_4_fu_776_p6" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln278_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln278_8_fu_716_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln278_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln278_1_fu_722_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln278_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="select" PRAGMA="" RTLNAME="ref_tmp14_4_fu_776_p8" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln278_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln278_fu_736_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln278" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln278_1_fu_742_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln278_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln278_1_fu_748_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln278_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln278_1_fu_754_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln278_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln278_2_fu_760_p2" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln278_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_268_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_3_32_1_1_U149" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="ref_tmp14_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="67" LOOP="VITIS_LOOP_268_1" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_64ns_32s_32_68_seq_1_U150" SOURCE="DigitCaps.cpp:278" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln278_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2</Name>
            <Loops>
                <VITIS_LOOP_290_1_VITIS_LOOP_293_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11525</Best-caseLatency>
                    <Average-caseLatency>11525</Average-caseLatency>
                    <Worst-caseLatency>11525</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.115 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.115 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.115 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11521</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_290_1_VITIS_LOOP_293_2>
                        <Name>VITIS_LOOP_290_1_VITIS_LOOP_293_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11520</TripCount>
                        <Latency>11523</Latency>
                        <AbsoluteTimeLatency>0.115 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_290_1_VITIS_LOOP_293_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:293~DigitCaps.cpp:94</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_290_1_VITIS_LOOP_293_2>
                            <Name>VITIS_LOOP_290_1_VITIS_LOOP_293_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:290~DigitCaps.cpp:94</SourceLocation>
                        </VITIS_LOOP_290_1_VITIS_LOOP_293_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>763</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1451</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln290_fu_630_p2" SOURCE="DigitCaps.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_636_p2" SOURCE="DigitCaps.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln293_fu_648_p2" SOURCE="DigitCaps.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln293" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln290_fu_654_p3" SOURCE="DigitCaps.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln290" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_1_fu_662_p2" SOURCE="DigitCaps.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln290_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln290_1_fu_668_p3" SOURCE="DigitCaps.cpp:290" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln290_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U156" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U157" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_fu_893_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U158" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_1_fu_1023_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U159" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_2_fu_1052_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U160" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_3_fu_1194_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U161" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_4_fu_1217_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U162" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_5_fu_1240_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U163" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_6_fu_1263_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U164" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_7_fu_1291_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U165" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_8_fu_1320_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U166" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_9_fu_1379_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U167" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_10_fu_1402_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U168" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_11_fu_1425_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U169" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_12_fu_1448_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U170" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_13_fu_1475_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_48_1_1_U171" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln298_14_fu_1504_p2" SOURCE="DigitCaps.cpp:298" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln298_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1_VITIS_LOOP_293_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_762_p2" SOURCE="DigitCaps.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln293" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_routing_Pipeline_VITIS_LOOP_307_1</Name>
            <Loops>
                <VITIS_LOOP_307_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.370</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23042</Best-caseLatency>
                    <Average-caseLatency>23042</Average-caseLatency>
                    <Worst-caseLatency>23042</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23041</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_307_1>
                        <Name>VITIS_LOOP_307_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11520</TripCount>
                        <Latency>23040</Latency>
                        <AbsoluteTimeLatency>0.230 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_307_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:307~DigitCaps.cpp:97</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_307_1>
                            <Name>VITIS_LOOP_307_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:307~DigitCaps.cpp:97</SourceLocation>
                        </VITIS_LOOP_307_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_307_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln307_fu_76_p2" SOURCE="DigitCaps.cpp:307" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln307" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_307_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln307_fu_82_p2" SOURCE="DigitCaps.cpp:307" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln307" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_307_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_99_p2" SOURCE="DigitCaps.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln311" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_routing_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>163</Best-caseLatency>
                    <Average-caseLatency>163</Average-caseLatency>
                    <Worst-caseLatency>163</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>161</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>160</TripCount>
                        <Latency>161</Latency>
                        <AbsoluteTimeLatency>1.610 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:100</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:100</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>527</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>575</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond4_fu_122_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_128_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_57_fu_143_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Loop 1" OPTYPE="select" PRAGMA="" RTLNAME="empty_55_fu_191_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_55" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dynamic_routing</Name>
            <Loops>
                <VITIS_LOOP_79_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>674066</Best-caseLatency>
                    <Average-caseLatency>725921</Average-caseLatency>
                    <Worst-caseLatency>777776</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.741 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.259 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.778 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>674067 ~ 777777</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_1>
                        <Name>VITIS_LOOP_79_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>572301 ~ 676011</Latency>
                        <AbsoluteTimeLatency>5.723 ms ~ 6.760 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>190767</min>
                                <max>225337</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>190767 ~ 225337</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_softmax_fu_317</Instance>
                            <Instance>grp_dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3_fu_342</Instance>
                            <Instance>grp_squash_fu_375</Instance>
                            <Instance>grp_dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2_fu_381</Instance>
                            <Instance>grp_dynamic_routing_Pipeline_VITIS_LOOP_307_1_fu_395</Instance>
                        </InstanceList>
                    </VITIS_LOOP_79_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>DigitCaps.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_79_1>
                            <Name>VITIS_LOOP_79_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>DigitCaps.cpp:79</SourceLocation>
                        </VITIS_LOOP_79_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>439</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>24</UTIL_BRAM>
                    <DSP>227</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>73421</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>107958</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="primary_caps_U" SOURCE="DigitCaps.cpp:42" STORAGESIZE="32 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="primary_caps" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="squashed_v_U" SOURCE="DigitCaps.cpp:45" STORAGESIZE="32 160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="squashed_v" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_1_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_2_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_3_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_4_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_5_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_6_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="44" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="weighted_input_u_7_U" SOURCE="DigitCaps.cpp:52" STORAGESIZE="32 23040 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="weighted_input_u_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_b_U" SOURCE="DigitCaps.cpp:55" STORAGESIZE="32 11520 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_b" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_1_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_2_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_3_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_4_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_5_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_6_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_7_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_8_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_9_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_10_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_11_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_12_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_13_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_14_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_15_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_16_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_17_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_18_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="coupling_c_19_U" SOURCE="DigitCaps.cpp:57" STORAGESIZE="32 576 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="coupling_c_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="sum_of_products_s_U" SOURCE="DigitCaps.cpp:62" STORAGESIZE="32 160 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="sum_of_products_s" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1wnr" DSP="0" ID="" IMPL="lutram" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="yes" RTLNAME="output_agreement_U" SOURCE="DigitCaps.cpp:66" STORAGESIZE="32 11520 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1wnr array" URAM="0" VARIABLE="output_agreement" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_437_p2" SOURCE="DigitCaps.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_443_p2" SOURCE="DigitCaps.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="1" direction="in" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prediction" index="2" direction="out" srcType="ap_fixed&lt;32, 16, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="prediction_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="prediction_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="weights_1" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 31 to 0 of weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="weights_2" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 63 to 32 of weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="prediction_1" access="W" description="Data signal of prediction" range="32">
                    <fields>
                        <field offset="0" width="32" name="prediction" access="W" description="Bit 31 to 0 of prediction"/>
                    </fields>
                </register>
                <register offset="0x2c" name="prediction_2" access="W" description="Data signal of prediction" range="32">
                    <fields>
                        <field offset="0" width="32" name="prediction" access="W" description="Bit 63 to 32 of prediction"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="prediction"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">8</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">8</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="8" max_write_burst_length="8" max_widen_bitwidth="512" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">8</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">8</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="8" max_write_burst_length="8" max_widen_bitwidth="512" channel_id="0" argName="weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">8</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">8</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="8" max_write_burst_length="8" max_widen_bitwidth="512" channel_id="0" argName="prediction"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="prediction"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 32 -&gt; 512, 64, 64, slave, 0, 512, 8, 8, 16, 16, BRAM=29</column>
                    <column name="m_axi_gmem1">READ_ONLY, 32 -&gt; 512, 64, 64, slave, 0, 512, 8, 8, 16, 16, BRAM=29</column>
                    <column name="m_axi_gmem2">WRITE_ONLY, 32 -&gt; 512, 64, 64, slave, 0, 512, 8, 8, 16, 16, BRAM=29</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_r_1, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">input_r_2, 0x14, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">weights_1, 0x1c, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">weights_2, 0x20, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">prediction_1, 0x28, 32, W, Data signal of prediction, </column>
                    <column name="s_axi_control">prediction_2, 0x2c, 32, W, Data signal of prediction, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="weights">in, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="prediction">out, ap_fixed&lt;32 16 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem0, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_1 offset=0x10 range=32</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_2 offset=0x14 range=32</column>
                    <column name="weights">m_axi_gmem1, interface, , channel=0</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_1 offset=0x1c range=32</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_2 offset=0x20 range=32</column>
                    <column name="prediction">m_axi_gmem2, interface, , channel=0</column>
                    <column name="prediction">s_axi_control, register, offset, name=prediction_1 offset=0x28 range=32</column>
                    <column name="prediction">s_axi_control, register, offset, name=prediction_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 576, 512, , </column>
                    <column name="m_axi_gmem1">read, 92160, 512, VITIS_LOOP_111_1, DigitCaps.cpp:111:20</column>
                    <column name="m_axi_gmem2">write, 10, 512, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">input, DigitCaps.cpp:50:2, read, Widened, 576, anonymous, DigitCaps.cpp:50:2, , </column>
                    <column name="m_axi_gmem0">input, DigitCaps.cpp:50:2, read, Inferred, 9216, anonymous, DigitCaps.cpp:50:2, , </column>
                    <column name="m_axi_gmem1">weights, DigitCaps.cpp:100:2, read, Widen Fail, , VITIS_LOOP_113_2, DigitCaps.cpp:113:21, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem1">weights, DigitCaps.cpp:111:20, read, Widened, 92160, VITIS_LOOP_113_2, DigitCaps.cpp:113:21, , </column>
                    <column name="m_axi_gmem1">weights, DigitCaps.cpp:111:20, islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read, Inferred, 1474560, VITIS_LOOP_111_1, DigitCaps.cpp:111:20, , </column>
                    <column name="m_axi_gmem2">prediction, DigitCaps.cpp:100:2, write, Widened, 10, anonymous, DigitCaps.cpp:100:2, , </column>
                    <column name="m_axi_gmem2">prediction, DigitCaps.cpp:100:2, write, Inferred, 160, anonymous, DigitCaps.cpp:100:2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="DigitCaps.cpp:38" status="valid" parentFunction="dynamic_routing" variable="input" isDirective="0" options="mode=m_axi port=input offset=slave bundle=gmem0 max_read_burst_length=8 max_write_burst_length=8 depth=9216"/>
        <Pragma type="interface" location="DigitCaps.cpp:39" status="valid" parentFunction="dynamic_routing" variable="weights" isDirective="0" options="mode=m_axi port=weights offset=slave bundle=gmem1 max_read_burst_length=8 max_write_burst_length=8 depth=1474560"/>
        <Pragma type="interface" location="DigitCaps.cpp:40" status="valid" parentFunction="dynamic_routing" variable="prediction" isDirective="0" options="mode=m_axi port=prediction offset=slave bundle=gmem2 max_read_burst_length=8 max_write_burst_length=8"/>
        <Pragma type="bind_storage" location="DigitCaps.cpp:43" status="valid" parentFunction="dynamic_routing" variable="primary_caps" isDirective="0" options="variable=primary_caps type=ram_1wnr impl=lutram"/>
        <Pragma type="bind_storage" location="DigitCaps.cpp:46" status="valid" parentFunction="dynamic_routing" variable="squashed_v" isDirective="0" options="variable=squashed_v type=ram_1wnr impl=lutram"/>
        <Pragma type="array_partition" location="DigitCaps.cpp:53" status="valid" parentFunction="dynamic_routing" variable="weighted_input_u" isDirective="0" options="variable=weighted_input_u dim=1 type=cyclic factor=8"/>
        <Pragma type="bind_storage" location="DigitCaps.cpp:56" status="valid" parentFunction="dynamic_routing" variable="coupling_b" isDirective="0" options="variable=coupling_b type=ram_1wnr impl=lutram"/>
        <Pragma type="bind_storage" location="DigitCaps.cpp:58" status="valid" parentFunction="dynamic_routing" variable="coupling_c" isDirective="0" options="variable=coupling_c type=ram_1wnr impl=lutram"/>
        <Pragma type="array_partition" location="DigitCaps.cpp:60" status="valid" parentFunction="dynamic_routing" variable="coupling_c" isDirective="0" options="variable=coupling_c dim=1 type=cyclic factor=20"/>
        <Pragma type="bind_storage" location="DigitCaps.cpp:63" status="valid" parentFunction="dynamic_routing" variable="sum_of_products_s" isDirective="0" options="variable=sum_of_products_s type=ram_1wnr impl=lutram"/>
        <Pragma type="bind_storage" location="DigitCaps.cpp:67" status="valid" parentFunction="dynamic_routing" variable="output_agreement" isDirective="0" options="variable=output_agreement type=ram_1wnr impl=lutram"/>
        <Pragma type="pipeline" location="DigitCaps.cpp:115" status="valid" parentFunction="apply_weights" variable="" isDirective="0" options="II=8"/>
        <Pragma type="array_partition" location="DigitCaps.cpp:118" status="valid" parentFunction="apply_weights" variable="weight_buffer" isDirective="0" options="variable=weight_buffer dim=1 type=complete"/>
        <Pragma type="bind_op" location="DigitCaps.cpp:133" status="valid" parentFunction="apply_weights" variable="sum" isDirective="0" options="variable=sum op=fadd"/>
        <Pragma type="bind_op" location="DigitCaps.cpp:134" status="valid" parentFunction="apply_weights" variable="product" isDirective="0" options="variable=product op=fmul"/>
        <Pragma type="unroll" location="DigitCaps.cpp:140" status="valid" parentFunction="apply_weights" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="DigitCaps.cpp:197" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=4"/>
        <Pragma type="bind_op" location="DigitCaps.cpp:216" status="valid" parentFunction="softmax" variable="mat_c" isDirective="0" options="variable=mat_c op=ddiv impl=dsp latency=-1"/>
        <Pragma type="pipeline" location="DigitCaps.cpp:234" status="valid" parentFunction="sum_of_products" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="DigitCaps.cpp:251" status="valid" parentFunction="coalesce_partial_sums" variable="result" isDirective="0" options="variable=result type=intra direction=RAW true"/>
        <Pragma type="pipeline" location="DigitCaps.cpp:252" status="valid" parentFunction="coalesce_partial_sums" variable="" isDirective="0" options="II=3"/>
        <Pragma type="bind_op" location="DigitCaps.cpp:255" status="valid" parentFunction="coalesce_partial_sums" variable="result" isDirective="0" options="variable=result op=add impl=dsp latency=2"/>
        <Pragma type="pipeline" location="DigitCaps.cpp:274" status="valid" parentFunction="squash" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="DigitCaps.cpp:309" status="valid" parentFunction="add" variable="" isDirective="0" options="II=2"/>
        <Pragma type="bind_op" location="DigitCaps.cpp:312" status="valid" parentFunction="add" variable="coupling_terms" isDirective="0" options="variable=coupling_terms op=fadd impl=dsp"/>
    </PragmaReport>
</profile>

