[2025-09-17 05:49:32] START suite=qualcomm_srv trace=srv454_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv454_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2577796 heartbeat IPC: 3.879 cumulative IPC: 3.879 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4997995 heartbeat IPC: 4.132 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4997995 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4997995 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 13110108 heartbeat IPC: 1.233 cumulative IPC: 1.233 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21301198 heartbeat IPC: 1.221 cumulative IPC: 1.227 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29463531 heartbeat IPC: 1.225 cumulative IPC: 1.226 (Simulation time: 00 hr 04 min 32 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv454_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000011 cycles: 37625083 heartbeat IPC: 1.225 cumulative IPC: 1.226 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45787792 heartbeat IPC: 1.225 cumulative IPC: 1.226 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 53988182 heartbeat IPC: 1.219 cumulative IPC: 1.225 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 62227628 heartbeat IPC: 1.214 cumulative IPC: 1.223 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 70480030 heartbeat IPC: 1.212 cumulative IPC: 1.222 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 78711383 heartbeat IPC: 1.215 cumulative IPC: 1.221 (Simulation time: 00 hr 11 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv454_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 81895325 cumulative IPC: 1.221 (Simulation time: 00 hr 12 min 24 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 81895325 cumulative IPC: 1.221 (Simulation time: 00 hr 12 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv454_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.221 instructions: 100000001 cycles: 81895325
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.43 Average ROB Occupancy at Mispredict: 29.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08527
BRANCH_INDIRECT: 0.3706
BRANCH_CONDITIONAL: 11.61
BRANCH_DIRECT_CALL: 0.4201
BRANCH_INDIRECT_CALL: 0.5446
BRANCH_RETURN: 0.4052


====Backend Stall Breakdown====
ROB_STALL: 2470
LQ_STALL: 0
SQ_STALL: 31288


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 66
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 1.8541176

== Total ==
ADDR_TRANS: 66
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 2364

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 1275

cpu0->cpu0_STLB TOTAL        ACCESS:    2117171 HIT:    2116512 MISS:        659 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117171 HIT:    2116512 MISS:        659 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 134.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9458347 HIT:    8881027 MISS:     577320 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7730099 HIT:    7229547 MISS:     500552 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579809 HIT:     522643 MISS:      57166 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1147239 HIT:    1128380 MISS:      18859 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1200 HIT:        457 MISS:        743 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.37 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15839918 HIT:    7733387 MISS:    8106531 MSHR_MERGE:    2004984
cpu0->cpu0_L1I LOAD         ACCESS:   15839918 HIT:    7733387 MISS:    8106531 MSHR_MERGE:    2004984
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.96 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30544340 HIT:   26658710 MISS:    3885630 MSHR_MERGE:    1676065
cpu0->cpu0_L1D LOAD         ACCESS:   16677875 HIT:   14573609 MISS:    2104266 MSHR_MERGE:     475715
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13865132 HIT:   12085002 MISS:    1780130 MSHR_MERGE:    1200316
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1333 HIT:         99 MISS:       1234 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12970354 HIT:   10681624 MISS:    2288730 MSHR_MERGE:    1158115
cpu0->cpu0_ITLB LOAD         ACCESS:   12970354 HIT:   10681624 MISS:    2288730 MSHR_MERGE:    1158115
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29007266 HIT:   27689402 MISS:    1317864 MSHR_MERGE:     331308
cpu0->cpu0_DTLB LOAD         ACCESS:   29007266 HIT:   27689402 MISS:    1317864 MSHR_MERGE:     331308
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->LLC TOTAL        ACCESS:     666028 HIT:     658992 MISS:       7036 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     500552 HIT:     493762 MISS:       6790 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      57166 HIT:      57164 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     107567 HIT:     107567 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        743 HIT:        499 MISS:        244 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       7020
  AVG DBUS CONGESTED CYCLE: 2.994
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       6825

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542998       540528        53180          503
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           45           48           10
  STLB miss resolved @ L2C                0           38          269          216           33
  STLB miss resolved @ LLC                0           35          199          307           36
  STLB miss resolved @ MEM                0            1           51          123          120

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203442        48298      1563746       108467           27
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            5            1            6
  STLB miss resolved @ L2C                0            0            3            3            0
  STLB miss resolved @ LLC                0            6           18           17            2
  STLB miss resolved @ MEM                0            0            7           19           31
[2025-09-17 06:01:57] END   suite=qualcomm_srv trace=srv454_ap (rc=0)
