Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 19:07:28 2024
| Host         : DELLINS15 running 64-bit major release  (build 9200)
| Command      : report_methodology -file IMain_methodology_drc_routed.rpt -pb IMain_methodology_drc_routed.pb -rpx IMain_methodology_drc_routed.rpx
| Design       : IMain
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 107
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 45         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 20         |
| TIMING-18 | Warning          | Missing input or output delay  | 23         |
| TIMING-20 | Warning          | Non-clocked latch              | 18         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/flop_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDPowerSelMI_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDSetMD_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin instDecodeCmd/poDCMDSetMI_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMD/instPwmGen/powerCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMD/instPwmGen/powerCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMD/instPwmGen/powerCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMD/instPwmGen/powerCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMD/instPwmGen/powerCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMD/instPwmGen/powerCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMD/instPwmGen/powerCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMI/instPwmGen/powerCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMI/instPwmGen/powerCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMI/instPwmGen/powerCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMI/instPwmGen/powerCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMI/instPwmGen/powerCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMI/instPwmGen/powerCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin instHBridgeCtrlMI/instPwmGen/powerCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[0]_P/PRE
instDecodeCmd/poDCMDPowerSelMI_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[0]_C/CLR,
instDecodeCmd/poDCMDPowerSelMD_reg[0]_LDC/CLR
instDecodeCmd/poDCMDPowerSelMI_reg[0]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[2]_P/PRE
instDecodeCmd/poDCMDPowerSelMI_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[2]_C/CLR,
instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC/CLR
instDecodeCmd/poDCMDPowerSelMI_reg[2]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[3]_P/PRE
instDecodeCmd/poDCMDPowerSelMI_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[3]_C/CLR,
instDecodeCmd/poDCMDPowerSelMD_reg[3]_LDC/CLR
instDecodeCmd/poDCMDPowerSelMI_reg[3]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[4]_P/PRE
instDecodeCmd/poDCMDPowerSelMI_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[4]_C/CLR,
instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC/CLR
instDecodeCmd/poDCMDPowerSelMI_reg[4]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[5]_P/PRE
instDecodeCmd/poDCMDPowerSelMI_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell instCommProtRx/poDCMDPowerSelMD_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[6]_P/PRE
instDecodeCmd/poDCMDPowerSelMI_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[1]_P/PRE
instDecodeCmd/poDCMDPowerSelMI_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[1]_C/CLR,
instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC/CLR
instDecodeCmd/poDCMDPowerSelMI_reg[1]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[5]_C/CLR,
instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/CLR
instDecodeCmd/poDCMDPowerSelMI_reg[5]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDPowerSelMD_reg[6]_C/CLR,
instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC/CLR
instDecodeCmd/poDCMDPowerSelMI_reg[6]_C/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDSetMD_reg__0_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDSetMD_reg__0_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDSetMD_reg__0_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDSetMD_reg__0_C/CLR
instDecodeCmd/poDCMDSetMD_reg__0_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDSetMI_reg__0_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDSetMI_reg__0_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell instDecodeCmd/poDCMDSetMI_reg__0_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) instDecodeCmd/poDCMDSetMI_reg__0_C/CLR
instDecodeCmd/poDCMDSetMI_reg__0_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell instUaRx/auxCount[0]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) instComStatus/auxCount_reg[19]/CLR, instComStatus/auxCount_reg[1]/CLR,
instComStatus/auxCount_reg[20]/CLR, instComStatus/auxCount_reg[21]/CLR,
instComStatus/auxCount_reg[22]/CLR, instComStatus/auxCount_reg[23]/CLR,
instComStatus/auxCount_reg[2]/CLR, instComStatus/auxCount_reg[3]/CLR,
instComStatus/auxCount_reg[4]/CLR, instComStatus/auxCount_reg[5]/CLR,
instComStatus/auxCount_reg[6]/CLR, instComStatus/auxCount_reg[7]/CLR,
instComStatus/auxCount_reg[8]/CLR, instComStatus/auxCount_reg[9]/CLR,
instComStatus/trigger_reg/CLR (the first 15 of 25 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell instUaRx/instUaRxBRG/rxrdy_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) instCommProtRx/instTTrigger/auxCount_reg[15]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[16]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[17]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[18]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[19]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[1]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[2]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[3]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[4]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[5]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[6]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[7]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[8]/CLR,
instCommProtRx/instTTrigger/auxCount_reg[9]/CLR,
instCommProtRx/instTTrigger/trigger_reg/CLR (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on piIMEna relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on piIMRst relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on piIMRx relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on piIMSensors[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on piIMSensors[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on piIMSensors[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on piIMSensors[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on poIMDirMD[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on poIMDirMD[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on poIMDirMI[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on poIMDirMI[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on poIMDot relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on poIMPowerMD relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on poIMPowerMI relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on poIMSevSeg[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on poIMSevSeg[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on poIMSevSeg[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on poIMSevSeg[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on poIMSevSeg[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on poIMSevSeg[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on poIMSevSeg[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on poIMStat relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on poIMTx relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDPowerSelMD_reg[0]_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDPowerSelMD_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDPowerSelMD_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDPowerSelMD_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDPowerSelMD_reg[3]_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDPowerSelMD_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDPowerSelMD_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDPowerSelMD_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDPowerSelMD_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDSetMD_reg__0_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDSetMD_reg__0_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch instDecodeCmd/poDCMDSetMI_reg__0_LDC cannot be properly analyzed as its control pin instDecodeCmd/poDCMDSetMI_reg__0_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[0] cannot be properly analyzed as its control pin instUaTx/latch_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[1] cannot be properly analyzed as its control pin instUaTx/latch_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[2] cannot be properly analyzed as its control pin instUaTx/latch_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[3] cannot be properly analyzed as its control pin instUaTx/latch_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[4] cannot be properly analyzed as its control pin instUaTx/latch_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[5] cannot be properly analyzed as its control pin instUaTx/latch_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[6] cannot be properly analyzed as its control pin instUaTx/latch_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch instUaTx/latch_reg[7] cannot be properly analyzed as its control pin instUaTx/latch_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch instUaTx/txrdy_reg cannot be properly analyzed as its control pin instUaTx/txrdy_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 18 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


