// Seed: 2019487902
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  tri id_6 = id_3;
  assign id_6 = 1 ^ 1;
  assign id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input wire id_5,
    output uwire id_6,
    output tri0 id_7,
    output logic id_8,
    output supply0 id_9
);
  initial id_8 <= 1;
  id_11(
      id_5, id_2
  ); module_0(
      id_2, id_3, id_7, id_2, id_4
  );
endmodule
