<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <meta name="author" content="Yizhou Shan">
  <link rel="shortcut icon" href="../../img/favicon.ico">
  <title>Vivado Practice - Yizhou Shan's Home Page</title>
  <link href='https://fonts.googleapis.com/css?family=Lato:400,700|Roboto+Slab:400,700|Inconsolata:400,700' rel='stylesheet' type='text/css'>
  <link href='https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css' rel='stylesheet' type='text/css'>

  <link rel="stylesheet" href="../../css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../css/theme_extra.css" type="text/css" />
  <link rel="stylesheet" href="../../css/highlight.css">
  
  <script>
    // Current page data
    var mkdocs_page_name = "Vivado Practice";
    var mkdocs_page_input_path = "fpga/vivado.md";
    var mkdocs_page_url = "/fpga/vivado/";
  </script>
  
  <script src="../../js/jquery-2.1.1.min.js"></script>
  <script src="../../js/modernizr-2.8.3.min.js"></script>
  <script type="text/javascript" src="../../js/highlight.pack.js"></script> 
  
  <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-143772066-1', 'auto');
      ga('send', 'pageview');
  </script>
  
</head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side stickynav">
      <div class="wy-side-nav-search">
        <a href="../.." class="icon icon-home"> Yizhou Shan's Home Page</a>
        <div role="search">
  <form id ="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
  </form>
</div>
      </div>

      <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
	  
          
		  
  <ul class="" href="../..">
    <li class="toctree-l1">
  <a class="" href="../..">Home</a>
  </li></ul>
          
		  
  <p class="caption">Notes</p>
  <ul class="">
          <li class="toctree-l1">
            
  <a class="" href="../../notes/cache_coherence/">Cache Coherence</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/benchmark/">Benchmarks</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/paper_perf_shadows/">Perf Shadows</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../misc/cheatsheet/">Cheatsheet</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/linux-articles/">Linux Articles</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/proc/">Linux Special Files</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/rmap/">Linux Reverse Mmap (rmap)</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/trace/">Linux Trace/Profile</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/cgroup-swap/">Linux Cgroup and Swap</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/userfaultfd/">Linux Userfaultfd</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/xperf/">Linux User/kern Cross Perf</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../notes/kvm-basic/">Linux KVM</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../../misc/essential/">Essential</a>
        </li>
  </ul>

          
		  
  <p class="caption">FPGA</p>
  <ul class="current">
          <li class="toctree-l1">
            
  <a class="" href="../../notes/paper_fpga/">Reading List</a>
        </li>
          <li class="toctree-l1 current">
            
  <a class="current" href="./">Vivado Practice</a>
  <ul class="subnav">
      
  <li class="toctree-l2 current">
  
  
    <ul class="">
    
        <li class="toctree-l3 toc-item" >
          <a class="toctree-l3" href="#cheatsheet">Cheatsheet</a>
        </li>
    
        <li class="toctree-l3 toc-item" >
          <a class="toctree-l3" href="#read-the-docs">Read-the-docs</a>
        </li>
    
        <li class="toctree-l3 toc-item" >
          <a class="toctree-l3" href="#some-ips">Some IPs</a>
        </li>
    
    </ul>
  
  </li>

  </ul>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../bitstream/">Bitstream Explained</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../pr/">Partial Reconfiguration Explained</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../hls_axi/">HLS: Usage of AXI-Stream</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="../hls_axi/">HLS: High-performance AXI-MM</a>
        </li>
  </ul>

          
		  
  <p class="caption">LegoOS</p>
  <ul class="">
          <li class="toctree-l1">
            
  <a class="" href="/lego/kernel/kconfig">Kernel</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="/lego/syscall/facts">Syscall</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="/lego/pcache/config">Pcache</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="/lego/driver/pci">Driver</a>
        </li>
          <li class="toctree-l1">
            
  <a class="" href="/lego/paper/nmp">Paper</a>
        </li>
  </ul>

          
      </div>
      &nbsp;
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../..">Yizhou Shan's Home Page</a>
      </nav>

      
      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../..">Docs</a> &raquo;</li>
    
      
        
          <li>FPGA &raquo;</li>
        
      
    
    <li>Vivado Practice</li>
    <li class="wy-breadcrumbs-aside">
      
    </li>
  </ul>
  <hr/>
</div>
          <div role="main">
            <div class="section">
              
                <h1 id="vivado-practice">Vivado Practice<a class="headerlink" href="#vivado-practice" title="Permanent link">&para;</a></h1>
<p><img alt="🐲" class="emojione" src="https://cdn.jsdelivr.net/emojione/assets/svg/1f432.svg" title=":dragon_face:" /></p>
<details class="note"><summary>Version History</summary><table><thead><tr><th align="left">Date</th><th>Description</th></tr></thead><tbody><tr><td align="left">Nov 5, 2019</td><td>More stuff</td></tr><tr><td align="left">Nov 4, 2019</td><td>Add UG903</td></tr><tr><td align="left">Oct 31, 2019</td><td>Happy Halloween</td></tr><tr><td align="left">Sep 20, 2019</td><td>Created</td></tr></tbody></table></details><hr />
<h2 id="cheatsheet">Cheatsheet<a class="headerlink" href="#cheatsheet" title="Permanent link">&para;</a></h2>
<h3 id="partition-pins">Partition Pins<a class="headerlink" href="#partition-pins" title="Permanent link">&para;</a></h3>
<p>The partition pins are inserted by Vivado at the boundary of a PR region.
<code class="codehilite">PartPin</code> is short for Partition Pins.
<code class="codehilite">PPLOC</code> is short for Partpin LOC.</p>
<p>Get the list of partition pins:
<table class="codehilitetable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="codehilite"><pre><span></span><span class="nv">get_pplocs</span> <span class="o">-</span>pins <span class="k">[</span><span class="nv">get_pins</span> <span class="o">-</span>hier <span class="o">*</span><span class="k">]</span>
</pre></div>
</td></tr></table></p>
<p>Partition pin (seems) map to a NODE:
<table class="codehilitetable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6
7</pre></div></td><td class="code"><div class="codehilite"><pre><span></span><span class="o">%</span> <span class="nv">report_property</span> <span class="k">[</span><span class="nv">get_pplocs</span> <span class="o">-</span>pins <span class="k">[</span><span class="nv">get_pins</span> XXX<span class="k">]]</span>
<span class="o">%</span> <span class="nv">report_property</span> <span class="k">[</span><span class="nv">get_pplocs</span> <span class="o">-</span>pins <span class="k">[</span><span class="nv">get_pins</span> inst_count<span class="o">/</span>count_out<span class="k">[</span><span class="nv">0</span><span class="k">]]]</span>

<span class="nv">INFO</span><span class="o">:</span> <span class="k">[</span><span class="nv">Vivado</span> <span class="mi">12</span><span class="o">-</span><span class="mi">4841</span><span class="k">]</span> Found PartPin: INT_X17Y790<span class="o">/</span>NN1_E_BEG3
<span class="nv">Property</span>           Type    Read-only  Value
<span class="nv">BASE_CLOCK_REGION</span>  string  true       X0Y13
<span class="nv">CLASS</span>              string  true       node
</pre></div>
</td></tr></table></p>
<hr />
<h3 id="pblocks">Pblocks<a class="headerlink" href="#pblocks" title="Permanent link">&para;</a></h3>
<h4 id="semantic-of-exclude_placement">Semantic of <code class="codehilite">EXCLUDE_PLACEMENT</code><a class="headerlink" href="#semantic-of-exclude_placement" title="Permanent link">&para;</a></h4>
<p>The document describe this as: Pblock property that prevents the <em>placement</em> of any logic not
belonging to the Pblock inside the defined Pblock range.</p>
<p>During my own simple experiment, I found that even Vivado will not place other logics
into the Pblock, <em>the routes of static region</em> can still go across pblock.</p>
<h4 id="semantic-of-contain_routing">Semantic of <code class="codehilite">CONTAIN_ROUTING</code><a class="headerlink" href="#semantic-of-contain_routing" title="Permanent link">&para;</a></h4>
<p>References: UG909 and UG905.</p>
<p>The contained routing requirement of RP Pblocks for UltraScale and UltraScale+ devices has
been relaxed to allow for improved routing and timing results. Instead of routing being
confined strictly to the resources owned by the Pblock, the routing footprint is expanded.</p>
<p>Note that this option is enabled by default. When this option is enabled,
1) not all interface ports receive a partition pin,
2) the RP will use routing resources outside its confined area. This is annonying in some way.</p>
<p>If this option is disabled, the implications are:
1) each interface port (per bit) receivces a partition pin,
2) RP will only resources confined to its pblocks,
3) the generated PR bitstream will be smaller,
4) <code class="codehilite">hd_visual/</code> will not be generated.</p>
<p>However, this option does not prevent routings from the static region from crossing RPs.</p>
<p>This command is useful when you want to do some hacking about Partition Pins.
Actually, you can also do this via GUI.</p>
<table class="codehilitetable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="codehilite"><pre><span></span><span class="nv">set_param</span> hd.routingContainmentAreaExpansion false
</pre></div>
</td></tr></table>

<p>But you wouldn&rsquo;t believe that: <strong>Static routing is still allowed to use resources inside of the Pblock.</strong>
The implication is also obvious: all PR bitstreams and even blank bitstream will also have the static
routing, if their targeted Pblocks happen to have static routing in the first place. This is also why
we will need the static bitstream as the base to do PR bitstream generation.</p>
<hr />
<h3 id="clear-rm-and-lock-down-static">Clear RM and Lock Down Static<a class="headerlink" href="#clear-rm-and-lock-down-static" title="Permanent link">&para;</a></h3>
<p>These commands clear out the Reconfigurable Module logics from the whole design
and then lock down the static region and static routing. (Reference: UG947)</p>
<table class="codehilitetable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3</pre></div></td><td class="code"><div class="codehilite"><pre><span></span><span class="nv">update_design</span> <span class="o">-</span>cell XXX <span class="o">-</span>black_box

<span class="nv">lock_design</span> <span class="o">-</span>level routing
</pre></div>
</td></tr></table>

<hr />
<h3 id="routing">Routing<a class="headerlink" href="#routing" title="Permanent link">&para;</a></h3>
<h4 id="get-the-routing-of-a-net">Get the routing of a net<a class="headerlink" href="#get-the-routing-of-a-net" title="Permanent link">&para;</a></h4>
<table class="codehilitetable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2</pre></div></td><td class="code"><div class="codehilite"><pre><span></span><span class="k">set</span> net <span class="k">[</span><span class="nv">get_nets</span> XXX<span class="k">]</span>
<span class="nv">get_property</span> ROUTE <span class="nv">$net</span>
</pre></div>
</td></tr></table>

<h4 id="lock-the-routing-of-a-net">Lock the routing of a net<a class="headerlink" href="#lock-the-routing-of-a-net" title="Permanent link">&para;</a></h4>
<p>We need to lock both the net and the connected cells. Reference is UG903.</p>
<p>Following commands lock a route of a net. This net is already routed.
You could run one by one.
After execution, the route will become dashed (means locked).
Replace the net name with your interested one.
<table class="codehilitetable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6</pre></div></td><td class="code"><div class="codehilite"><pre><span></span><span class="nb">set</span> net <span class="o">[</span>get_nets inst_count/count_out<span class="o">[</span><span class="m">0</span><span class="o">]]</span>
get_property ROUTE <span class="nv">$net</span>
set_property FIXED_ROUTE <span class="o">[</span>get_property ROUTE <span class="nv">$net</span><span class="o">]</span> <span class="nv">$net</span>

set_property is_bel_fixed <span class="m">1</span> <span class="o">[</span>get_cells XXX<span class="o">]</span>
set_property is_loc_fixed <span class="m">1</span> <span class="o">[</span>get_cells XXX<span class="o">]</span>
</pre></div>
</td></tr></table></p>
<h4 id="manual-routing">Manual routing<a class="headerlink" href="#manual-routing" title="Permanent link">&para;</a></h4>
<p>A great GUI-based manual routing tutorial can be found at <a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug986-vivado-tutorial-implementation.pdf">UG986 Lab 3</a>. The last step of manual routing, of course is to lock down the LOC and set <code class="codehilite">FIXED_ROUTE</code>.</p>
<p>But how can we manually route an unrouted net?
The difficulty is that we need to manually find out all the connection nodes/tiles etc..
This applies to LOC placement as well.</p>
<hr />
<h2 id="read-the-docs">Read-the-docs<a class="headerlink" href="#read-the-docs" title="Permanent link">&para;</a></h2>
<p>Basic</p>
<ul>
<li><a href="https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2019_1/ug912-vivado-properties.pdf&lt;Paste&gt;">UG912 Vivado Properties Reference Guide</a><ul>
<li>Excellent resource on explaining cell, net, pin, port, and so on.</li>
<li>Differentiate <code class="codehilite">Netlist Objects</code> and <code class="codehilite">Device Resource Objects</code>.<ul>
<li><code class="codehilite">Netlist Objects</code><ul>
<li><code class="codehilite">pin</code>: A pin is a point of logical connectivity on a primitive or
    hierarchical cell. A pin allows the contents of a cell to be abstracted away,
    and the logic simplified for ease-of-use. A pin is attached to a cell and can be connected to pins on other cells by a net.
    <code class="codehilite"><span class="n">get_pins</span> <span class="o">-</span><span class="n">of</span> <span class="p">[</span><span class="n">get_cells</span> <span class="n">XXX</span><span class="p">]</span></code>. <code class="codehilite">get_pins XXX</code></li>
<li><code class="codehilite">port</code>: A port is a special type of hierarchical pin, providing an external connection point at the
    top-level of a hierarchical design, or an internal connection point in a hierarchical cell or
    block module to connect the internal logic to the pins on the hierarchical cell. </li>
<li><code class="codehilite">cell</code>: A cell is an instance of a netlist logic object, which can either be a leaf-cell or a hierarchical
    cell. A leaf-cell is a primitive, or a primitive macro, with no further logic detail in the netlist.
    A hierarchical cell is a module or block that contains one or more additional levels of logic,
    and eventually concludes at leaf-cells. .. cells have PINs which are connected to NETs to define the external
    netlist&hellip; The CELL can be placed onto a BEL object in the case of basic logic such as flops, LUTs, and
    MUXes; or can be placed onto a SITE object in the case of larger logic cells such as BRAMs and DSPs.</li>
<li><code class="codehilite">net</code>: A net is a set of interconnected pins, ports, and wires. Every wire has a net name, which
    identifies it. Two or more wires can have the same net name. All wires sharing a common net
    name are part of a single NET, and all pins or ports connected to these wires are electrically connected. ..
    In the design netlist, a NET can be connected to the PIN of a CELL, or to a PORT. ..
    As the design is mapped onto the target Xilinx FPGA, the NET is mapped to routing
    resources such as WIREs, NODEs, and PIPs on the device, and is connected to BELs through
    BEL_PINs, and to SITEs through SITE_PINs. </li>
<li><code class="codehilite">pblock</code>: A Pblock is a collection of cells, and one or more rectangular areas or regions that specify
    the device resources contained by the Pblock. Pblocks are used during floorplanning
    placement to group related logic and assign it to a region of the target device.<ul>
<li><details class="example"><summary>Example</summary>
create_pblock Pblock_usbEngine<br />
add_cells_to_pblock [get_pblocks Pblock_usbEngine] [get_cells -quiet [listusbEngine1]]<br />
resize_pblock [get_pblocks Pblock_usbEngine] -add {SLICE_X8Y105:SLICE_X23Y149}<br />
resize_pblock [get_pblocks Pblock_usbEngine] -add {DSP48_X0Y42:DSP48_X1Y59}<br />
resize_pblock [get_pblocks Pblock_usbEngine] -add {RAMB18_X0Y42:RAMB18_X1Y59}<br />
resize_pblock [get_pblocks Pblock_usbEngine] -add {RAMB36_X0Y21:RAMB36_X1Y29}</details></li>
</ul>
</li>
</ul>
</li>
<li><code class="codehilite">Device Resource Objects</code><ul>
<li><code class="codehilite">BEL</code>: 1) leaf-level cells from the netlist design can be mapped onto bels on the target part
    2) Bels are grouped in sites. 3) Each bel has bel_pins that map to pins on the cells.
    4) <code class="codehilite"><span class="n">get_bels</span> <span class="o">-</span><span class="n">of</span> <span class="p">[</span><span class="n">get_cells</span> <span class="n">XX</span><span class="p">]</span></code>, <code class="codehilite"><span class="n">get_bels</span> <span class="o">-</span><span class="n">of</span> <span class="p">[</span><span class="n">get_nets</span> <span class="n">XX</span><span class="p">]</span></code>, and so on.</li>
<li><code class="codehilite">BEL_PIN</code>: 1) a pin or connection point on a BEL object. 2) BEL_PIN is a device object,
    associated with netlist objects such as the PIN on a CELL, which is the connection point for the NET.
    3) <code class="codehilite"><span class="n">get_bel_pins</span> <span class="o">-</span><span class="n">of_objects</span> <span class="p">[</span><span class="n">get_pins</span> <span class="o">-</span><span class="n">of</span> <span class="p">[</span><span class="n">get_cells</span> <span class="n">XXX</span><span class="p">]]</span></code></li>
<li><code class="codehilite">TILE</code></li>
<li><code class="codehilite">SITE</code></li>
<li><code class="codehilite">NODE</code></li>
<li><code class="codehilite">WIRE</code></li>
<li><code class="codehilite">PIP</code></li>
</ul>
</li>
</ul>
</li>
<li><code class="codehilite">CONTAIN_ROUTING</code>: The <code class="codehilite">CONTAIN_ROUTING</code> property restricts the routing of signals contained within a Pblock
to use routing resources within the area defined by the Pblock. This prevents signals inside
the Pblock from being routed outside the Pblock, and increases the reusability of the design.<ul>
<li>This is useful when you are trying to do advanced PR hacks.</li>
</ul>
</li>
</ul>
</li>
<li><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug894-vivado-tcl-scripting.pdf">UG835 Vivado TCL Reference Guide</a><ul>
<li>aka. Vivado TCL Man Page. Read this with the above UG912.</li>
</ul>
</li>
<li><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug894-vivado-tcl-scripting.pdf">UG894 Vivado Using TCL scripting</a><ul>
<li>Get you started with Vivado TCL</li>
</ul>
</li>
<li>
<p><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug903-vivado-using-constraints.pdf">UG903 Using Constraints</a></p>
<ul>
<li>About Xilinx XDC files. You will need to understand UG912 first.</li>
<li>Physical Constraints<ul>
<li><code class="codehilite">DONT_TOUCH</code>. Prevent netlist optimizations. 1) prevent a net from being optimized away. 2) Prevent merging of manually replicated logic.</li>
<li>Placement constraints</li>
<li>Routing constraints</li>
</ul>
</li>
</ul>
</li>
<li>
<p><a href="http://www.beedub.com/book/tkbook.pdf">Book: Practical Programming in Tcl and Tk</a></p>
</li>
</ul>
<p>Partial Reconfiguration Related</p>
<ul>
<li><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug909-vivado-partial-reconfiguration.pdf">UG909 Partial Reconfiguration</a><ul>
<li><code class="codehilite">Partition Pins</code><ul>
<li>Interface points called partition pins are automatically created within the Pblock ranges
defined for the Reconfigurable Partition. These virtual I/O are established within
interconnect tiles as the anchor points that remain consistent from one module to the next.</li>
<li>In UltraScale or UltraScale+ designs, <strong>not all interface ports receive a partition pin</strong>. With the
<strong>routing expansion</strong> feature, as explained in Expansion of <code class="codehilite">CONTAIN_ROUTING</code> Area, some
interface nets are completely contained within the expanded region. When this happens, no
partition pin is inserted; the entire net, including the source and all loads, is contained
within the area captured by the partial bit file. Rather than pick an unnecessary
intermediate point for the route, the entire net is rerouted, giving the Vivado tools the
flexibility to pick an optimal solution.</li>
<li><details class="exmaple"><summary>Exmaple</summary>
set_property HD.PARTPIN_LOCS INT_R_X4Y153 [get_ports <port_name>]<br />
set_property HD.PARTPIN_RANGE SLICE_X4Y153:SLICE_X5Y157 [get_ports <port_name>]<br />
set_property HD.PARTPIN_RANGE {SLICE_Xx0Yx0:SLICE_Xx1Yy1 SLICE_XxNYyN:SLICE_XxMYyM} [get_pins <rp_cell_name>/*]<Paste></details></li>
<li>These pins can be manually relocated and locked.</li>
</ul>
</li>
</ul>
</li>
<li><a href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug905-vivado-hierarchical-design.pdf">UG905 Hierarchical Design</a><ul>
<li>Add the <code class="codehilite">CONTAIN_ROUTING</code> property to all OOC Pblocks. Without this property,
<code class="codehilite">lock_design</code> cannot lock the routing of an imported module because it cannot be
guaranteed that there are no routing conflicts</li>
</ul>
</li>
</ul>
<hr />
<h2 id="some-ips">Some IPs<a class="headerlink" href="#some-ips" title="Permanent link">&para;</a></h2>
<ul>
<li>UG947 has the sample code for the PR Controller IP<ul>
<li>It does not support simulation. Thus we can not probe any ICAP related signals.</li>
</ul>
</li>
<li>Ultrascale+ SEM does not have any useful ICAP usage signals in Simulation.</li>
<li>xapp1230 has some TCL scripts to perform JTAG readback.</li>
</ul>
              
            </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../bitstream/" class="btn btn-neutral float-right" title="Bitstream Explained">Next <span class="icon icon-circle-arrow-right"></span></a>
      
      
        <a href="../../notes/paper_fpga/" class="btn btn-neutral" title="Reading List"><span class="icon icon-circle-arrow-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <!-- Copyright etc -->
    
  </div>

  Built with <a href="http://www.mkdocs.org">MkDocs</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>.
</footer>
      
        </div>
      </div>

    </section>

  </div>

  <div class="rst-versions" role="note" style="cursor: pointer">
    <span class="rst-current-version" data-toggle="rst-current-version">
      
      
        <span><a href="../../notes/paper_fpga/" style="color: #fcfcfc;">&laquo; Previous</a></span>
      
      
        <span style="margin-left: 15px"><a href="../bitstream/" style="color: #fcfcfc">Next &raquo;</a></span>
      
    </span>
</div>
    <script>var base_url = '../..';</script>
    <script src="../../js/theme.js"></script>
      <script src="../../search/require.js"></script>
      <script src="../../search/search.js"></script>

</body>
</html>
