<profile>

<section name = "Vitis HLS Report for 'write_attn_matmul_v'" level="0">
<item name = "Date">Wed Jul 31 17:05:45 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3107, 3107, 31.070 us, 31.070 us, 3107, 3107, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66">write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim, 3099, 3099, 30.990 us, 30.990 us, 3099, 3099, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 274, 93, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 245, -</column>
<column name="Register">-, -, 70, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66">write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim, 0, 0, 274, 93, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="attn_matmul_v_blk_n">9, 2, 1, 2</column>
<column name="attn_matmul_v_stream_read">9, 2, 1, 2</column>
<column name="inout1_blk_n_AW">9, 2, 1, 2</column>
<column name="inout1_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_inout1_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_inout1_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_inout1_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_inout1_AWID">9, 2, 1, 2</column>
<column name="m_axi_inout1_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_inout1_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_inout1_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_inout1_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_inout1_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_inout1_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_inout1_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_inout1_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_inout1_BREADY">14, 3, 1, 3</column>
<column name="m_axi_inout1_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_95">59, 0, 59, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_attn_matmul_v, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_attn_matmul_v, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_attn_matmul_v, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_attn_matmul_v, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write_attn_matmul_v, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_attn_matmul_v, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_attn_matmul_v, return value</column>
<column name="m_axi_inout1_AWVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_AWUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WDATA">out, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WSTRB">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WLAST">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_WUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARVALID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREADY">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARADDR">out, 64, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARID">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLEN">out, 32, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARSIZE">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARBURST">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARLOCK">out, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARCACHE">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARPROT">out, 3, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARQOS">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARREGION">out, 4, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_ARUSER">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RDATA">in, 256, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RLAST">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RFIFONUM">in, 9, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RUSER">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_RRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BVALID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BREADY">out, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BRESP">in, 2, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BID">in, 1, m_axi, inout1, pointer</column>
<column name="m_axi_inout1_BUSER">in, 1, m_axi, inout1, pointer</column>
<column name="attn_matmul_v_dout">in, 64, ap_fifo, attn_matmul_v, pointer</column>
<column name="attn_matmul_v_num_data_valid">in, 4, ap_fifo, attn_matmul_v, pointer</column>
<column name="attn_matmul_v_fifo_cap">in, 4, ap_fifo, attn_matmul_v, pointer</column>
<column name="attn_matmul_v_empty_n">in, 1, ap_fifo, attn_matmul_v, pointer</column>
<column name="attn_matmul_v_read">out, 1, ap_fifo, attn_matmul_v, pointer</column>
<column name="attn_matmul_v_stream_dout">in, 256, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_num_data_valid">in, 2, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_fifo_cap">in, 2, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_empty_n">in, 1, ap_fifo, attn_matmul_v_stream, pointer</column>
<column name="attn_matmul_v_stream_read">out, 1, ap_fifo, attn_matmul_v_stream, pointer</column>
</table>
</item>
</section>
</profile>
