// Seed: 2582143411
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10,
    input wor id_11
    , id_15,
    input wor id_12,
    input wire id_13
);
  assign id_6 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1
);
  wire id_3;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_0, id_1, id_1, id_1, id_1, id_1
  );
endmodule
