#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr  2 20:00:54 2019
# Process ID: 39688
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8312 C:\Users\David\Desktop\BIKE KeyGen\KeyGen-2\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 853.789 ; gain = 114.922
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: BIKE_2_top
ERROR: [Runs 36-287] File does not exist or is not accessible:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v'
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
ERROR: [Synth 8-1769] cannot open verilog file C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v'
0 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
export_ip_user_files -of_objects  [get_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v}}
add_files -norecurse {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v} {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v}}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: BIKE_2_top
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.215 ; gain = 17.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:95]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:96]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.379 ; gain = 65.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.379 ; gain = 65.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.379 ; gain = 65.414
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'f'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1361.957 ; gain = 372.992
30 Infos, 80 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1361.957 ; gain = 375.094
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:07:35 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:07:35 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:07:35 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Compiling module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Compiling module h0_ctrl
# -- Compiling module h1_ctrl
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 20:07:35 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:07:35 on Apr 02,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:07:35 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=37204)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1388.449 ; gain = 17.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:95]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:96]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.715 ; gain = 61.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.715 ; gain = 61.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1432.715 ; gain = 61.938
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'f'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1448.781 ; gain = 78.004
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:22:28 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 20:22:28 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:22:28 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Compiling module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 20:22:29 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 20:22:29 on Apr 02,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 20:22:29 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=28288)
close [ open {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v} w ]
add_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v}}
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
ERROR: [Synth 8-1031] GADDR_W is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:95]
INFO: [Synth 8-2350] module BIKE_2_top ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1448.781 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
ERROR: [Synth 8-2715] syntax error near = [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:162]
ERROR: [Synth 8-2715] syntax error near else [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
ERROR: [Synth 8-1031] WAIT is not declared [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:77]
INFO: [Synth 8-2350] module sparse2dense ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v'
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.363 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1462.957 ; gain = 1.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sparse2dense' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter RD_H bound to: 2'b01 
	Parameter CHG bound to: 2'b10 
	Parameter WR_H bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:74]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sparse2dense' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-4471] merging register 'f_wea_reg' into 'h0_bk_web_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:274]
INFO: [Synth 8-4471] merging register 'f_addra_reg[7:0]' into 'h0_bk_addrb_reg[7:0]' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:275]
WARNING: [Synth 8-6014] Unused sequential element f_wea_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:274]
WARNING: [Synth 8-6014] Unused sequential element f_addra_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:275]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:112]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:113]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net spa2dsn_start in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:72]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1501.855 ; gain = 40.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin spa2dsn:start to constant 0 [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:180]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1501.855 ; gain = 40.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1501.855 ; gain = 40.016
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'h0_bk'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1538.359 ; gain = 78.402
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:26:21 on Apr 03,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 18:26:22 on Apr 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:26:22 on Apr 03,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v ../../../../src/sparse2dense.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Compiling module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# -- Compiling module sparse2dense
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 18:26:22 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:26:22 on Apr 03,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:26:22 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '5' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=27664)
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.359 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1538.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sparse2dense' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter RD_H bound to: 2'b01 
	Parameter CHG bound to: 2'b10 
	Parameter WR_H bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:74]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sparse2dense' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-4471] merging register 'f_wea_reg' into 'h0_bk_web_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
INFO: [Synth 8-4471] merging register 'f_addra_reg[7:0]' into 'h0_bk_addrb_reg[7:0]' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-6014] Unused sequential element f_wea_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
WARNING: [Synth 8-6014] Unused sequential element f_addra_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:112]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:113]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design core_ctrl has unconnected port spa2dsn_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.359 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'h0_bk'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1557.273 ; gain = 18.914
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:39:13 on Apr 03,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 18:39:13 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:39:13 on Apr 03,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v ../../../../src/sparse2dense.v 
# -- Skipping module fifo_rng
# -- Compiling module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Compiling module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# -- Skipping module sparse2dense
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 18:39:13 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:39:13 on Apr 03,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:39:13 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=27968)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sparse2dense' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter RD_H bound to: 2'b01 
	Parameter CHG bound to: 2'b10 
	Parameter WR_H bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:74]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sparse2dense' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-4471] merging register 'f_wea_reg' into 'h0_bk_web_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
INFO: [Synth 8-4471] merging register 'f_addra_reg[7:0]' into 'h0_bk_addrb_reg[7:0]' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-6014] Unused sequential element f_wea_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
WARNING: [Synth 8-6014] Unused sequential element f_addra_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:112]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:113]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design core_ctrl has unconnected port spa2dsn_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.660 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'h0_bk'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1610.793 ; gain = 40.133
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:56:16 on Apr 03,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 18:56:16 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:56:16 on Apr 03,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v ../../../../src/sparse2dense.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# -- Compiling module sparse2dense
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 18:56:16 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:56:16 on Apr 03,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:56:16 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=35508)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:23 on Apr 03,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 18:58:23 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:23 on Apr 03,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v ../../../../src/sparse2dense.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# -- Compiling module sparse2dense
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 18:58:23 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 18:58:23 on Apr 03,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:58:24 on Apr 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=39072)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:42 on Apr 03,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 19:00:42 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:42 on Apr 03,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v ../../../../src/sparse2dense.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# -- Compiling module sparse2dense
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 19:00:42 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:00:43 on Apr 03,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:00:43 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=21448)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sparse2dense' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter RD_H bound to: 2'b01 
	Parameter CHG bound to: 2'b10 
	Parameter WR_H bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:74]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sparse2dense' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-4471] merging register 'f_wea_reg' into 'h0_bk_web_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
INFO: [Synth 8-4471] merging register 'f_addra_reg[7:0]' into 'h0_bk_addrb_reg[7:0]' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-6014] Unused sequential element f_wea_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
WARNING: [Synth 8-6014] Unused sequential element f_addra_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:112]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:113]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design core_ctrl has unconnected port spa2dsn_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.793 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'h0_bk'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1616.332 ; gain = 5.539
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:10:10 on Apr 03,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 19:10:10 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:10:10 on Apr 03,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v ../../../../src/sparse2dense.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# -- Compiling module sparse2dense
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 19:10:10 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:10:10 on Apr 03,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:10:10 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=37112)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1616.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sparse2dense' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter RD_H bound to: 2'b01 
	Parameter CHG bound to: 2'b10 
	Parameter WR_H bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:74]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sparse2dense' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-4471] merging register 'f_wea_reg' into 'h0_bk_web_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
INFO: [Synth 8-4471] merging register 'f_addra_reg[7:0]' into 'h0_bk_addrb_reg[7:0]' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-6014] Unused sequential element f_wea_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
WARNING: [Synth 8-6014] Unused sequential element f_addra_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:112]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:113]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design core_ctrl has unconnected port spa2dsn_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.332 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'h0_bk'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1621.320 ; gain = 4.988
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:25:45 on Apr 03,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 19:25:45 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:25:45 on Apr 03,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/h0_ctrl.v ../../../../src/h1_ctrl.v ../../../../src/sparse2dense.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# -- Skipping module h0_ctrl
# -- Skipping module h1_ctrl
# -- Skipping module sparse2dense
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 19:25:45 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 19:25:45 on Apr 03,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 19:25:45 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=38536)
close [ open {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/blk_mul.v} w ]
add_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/blk_mul.v}}
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1621.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sparse2dense' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter RD_H bound to: 2'b01 
	Parameter CHG bound to: 2'b10 
	Parameter WR_H bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:74]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sparse2dense' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-4471] merging register 'f_wea_reg' into 'h0_bk_web_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
INFO: [Synth 8-4471] merging register 'f_addra_reg[7:0]' into 'h0_bk_addrb_reg[7:0]' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-6014] Unused sequential element f_wea_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
WARNING: [Synth 8-6014] Unused sequential element f_addra_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:112]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:113]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design core_ctrl has unconnected port spa2dsn_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.320 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1621.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'h0_bk'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1628.477 ; gain = 7.156
check_syntax
WARNING: [HDL 9-693] Parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:111]
WARNING: [HDL 9-693] Parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:76]
WARNING: [HDL 9-693] Parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:61]
WARNING: [HDL 9-693] Parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:61]
WARNING: [HDL 9-693] Parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:55]
check_syntax
WARNING: [HDL 9-693] Parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:111]
WARNING: [HDL 9-693] Parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:76]
WARNING: [HDL 9-693] Parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:61]
WARNING: [HDL 9-693] Parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:61]
WARNING: [HDL 9-693] Parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:55]
check_syntax
WARNING: [HDL 9-693] Parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:111]
WARNING: [HDL 9-693] Parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:76]
WARNING: [HDL 9-693] Parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:61]
WARNING: [HDL 9-693] Parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:61]
WARNING: [HDL 9-693] Parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:55]
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in h0_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in h1_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in sparse2dense with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:58]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1628.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h0_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h0_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h0_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h1_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h1_ctrl' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h1_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'sparse2dense' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter RD_H bound to: 2'b01 
	Parameter CHG bound to: 2'b10 
	Parameter WR_H bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:74]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:109]
INFO: [Synth 8-6155] done synthesizing module 'sparse2dense' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/sparse2dense.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (7#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-39688-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-4471] merging register 'f_wea_reg' into 'h0_bk_web_reg' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
INFO: [Synth 8-4471] merging register 'f_addra_reg[7:0]' into 'h0_bk_addrb_reg[7:0]' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-6014] Unused sequential element f_wea_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:276]
WARNING: [Synth 8-6014] Unused sequential element f_addra_reg was removed.  [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:277]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:112]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:113]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:114]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (8#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h1_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h0_ctrl has unconnected port fifo_rng_din[14]
WARNING: [Synth 8-3331] design core_ctrl has unconnected port spa2dsn_done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.477 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1628.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'h0_bk'
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1657.406 ; gain = 28.930
set_property top mul_ctrl [current_fileset]
reset_run synth_6
launch_runs synth_6 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Fri Apr  5 10:33:06 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1657.406 ; gain = 0.000
open_run synth_6 -name synth_6
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mul_ctrl' is not ideal for floorplanning, since the cellview 'mul_ctrl' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_rng'. The XDC file c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Apr  5 10:35:50 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2169.121 ; gain = 20.000
reset_run synth_6
launch_runs synth_6 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Fri Apr  5 10:48:24 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2169.121 ; gain = 0.000
launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Fri Apr  5 10:49:45 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2169.121 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mul_ctrl' is not ideal for floorplanning, since the cellview 'mul_ctrl' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_rng'. The XDC file c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property top blk_mul [current_fileset]
reset_run synth_6
launch_runs synth_6 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Fri Apr  5 10:51:50 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.344 ; gain = 0.000
launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Fri Apr  5 10:53:09 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.344 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'blk_mul' is not ideal for floorplanning, since the cellview 'blk_mul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'fifo_rng'. The XDC file c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run impl_2
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'blk_mul' is not ideal for floorplanning, since the cellview 'blk_mul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2347.902 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 2347.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name blk_mul_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name blk_mul_utilization
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2413.668 ; gain = 0.000
reset_run synth_6
launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Fri Apr  5 11:26:49 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/synth_6/runme.log
[Fri Apr  5 11:26:49 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2413.668 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'blk_mul' is not ideal for floorplanning, since the cellview 'blk_mul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 2413.668 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 2413.668 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2413.668 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2428.387 ; gain = 0.000
reset_run synth_6
launch_runs impl_2 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_6' is stale and will not be used when launching 'impl_2'
[Fri Apr  5 11:38:50 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/synth_6/runme.log
[Fri Apr  5 11:38:50 2019] Launched impl_2...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 2428.387 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'blk_mul' is not ideal for floorplanning, since the cellview 'blk_mul' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 2435.871 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 2435.871 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2440.359 ; gain = 0.000
close [ open {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/blk_mul_tb.v} w ]
add_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/blk_mul_tb.v}}
