VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml AL4S3B_FPGA_Top.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc --fix_clusters AL4S3B_FPGA_Top_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/kshitij/qorc/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: AL4S3B_FPGA_Top

# Loading Architecture Description
# Loading Architecture Description took 0.44 seconds (max_rss 30.8 MiB, delta_rss +24.8 MiB)
# Building complex block graph
# Building complex block graph took 0.10 seconds (max_rss 39.4 MiB, delta_rss +8.6 MiB)
# Load circuit
# Load circuit took 0.10 seconds (max_rss 55.6 MiB, delta_rss +16.1 MiB)
# Clean circuit
Absorbed 6139 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   86 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 117
Swept block(s)      : 1
Constant Pins Marked: 192
# Clean circuit took 0.21 seconds (max_rss 122.6 MiB, delta_rss +67.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 122.8 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 122.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1021
    .input    :      32
    .output   :      32
    ASSP      :       1
    BIDIR_CELL:      32
    C_FRAG    :      64
    F_FRAG    :     129
    GMUX_IC   :       2
    GND       :       1
    Q_FRAG    :     228
    T_FRAG    :     499
    VCC       :       1
  Nets  : 1045
    Avg Fanout:     6.3
    Max Fanout:  2092.0
    Min Fanout:     1.0
Warning 1: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 2: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
  Netlist Clocks: 1
# Build Timing Graph
Warning 3: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 4: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Adding edge from 'u_gclkbuff_clock.IC[0]' (tnode: 7455) -> 'u_gclkbuff_clock.IZ[0]' (tnode: 7456) to allow clocks to propagate
Adding edge from 'u_gclkbuff_reset.IC[0]' (tnode: 7458) -> 'u_gclkbuff_reset.IZ[0]' (tnode: 7459) to allow clocks to propagate
  Timing Graph Nodes: 7678
  Timing Graph Edges: 12553
  Timing Graph Levels: 22
# Build Timing Graph took 0.01 seconds (max_rss 122.8 MiB, delta_rss +0.0 MiB)
Warning 5: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 6: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Netlist contains 1 clocks
  Netlist Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Fanout: 127 pins (1.7%), 127 blocks (12.4%)
# Load Timing Constraints
Warning 7: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 8: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.

SDC file '/home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc' contained no SDC commands
Warning 9: Assuming clocks may propagate through u_gclkbuff_clock (GMUX_IC) from pin u_gclkbuff_clock.IC[0] to u_gclkbuff_clock.IZ[0] (assuming a non-inverting buffer).
Warning 10: Assumed 1 netlist logic connections may be clock buffers. To override this behaviour explicitly create clocks at the appropriate netlist pins.
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'u_AL4S3B_FPGA_IP.CLK_IP_i'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'u_AL4S3B_FPGA_IP.CLK_IP_i' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 122.8 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: AL4S3B_FPGA_Top.net
Circuit placement file: AL4S3B_FPGA_Top.place
Circuit routing file: AL4S3B_FPGA_Top.route
Circuit SDC file: /home/kshitij/qorc/qorc-sdk/qorc-onion-apps/esp32-eoss3-pwm/fpga/rtl/build/AL4S3B_FPGA_Top_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'AL4S3B_FPGA_Top_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'AL4S3B_FPGA_Top.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.158983 seconds).
# Load Packing took 0.16 seconds (max_rss 122.8 MiB, delta_rss +0.0 MiB)
Warning 11: Netlist contains 0 global net to non-global architecture pin connections
Warning 12: Logic block #349 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 13: Logic block #350 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 758
Netlist num_blocks: 351
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 32.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 314.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 2.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 0
Netlist output pins: 96


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 32
   BIDIR            : 32
    INOUT           : 32
     bidir          : 32
     inpad          : 32
     outpad         : 32
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 314
   LOGIC            : 314
    FRAGS           : 314
     c_frag_modes   : 314
      SINGLE        : 64
       c_frag       : 64
      SPLIT         : 250
       b_frag       : 250
       t_frag       : 249
     f_frag         : 129
     q_frag_modes   : 228
      INT           : 223
       q_frag       : 223
      EXT           : 5
       q_frag       : 5
  PB-GMUX           : 2
   GMUX             : 2
    IC              : 2
     gmux           : 2
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		32	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		314	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		2	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.26 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.35 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 1.00 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.40 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 122.8 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.61 seconds (max_rss 388.7 MiB, delta_rss +265.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.33 seconds (max_rss 388.7 MiB, delta_rss +265.9 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 14: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 15: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 16: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 17: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 21.24 seconds (max_rss 388.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 388.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 21.24 seconds (max_rss 388.7 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.75 seconds (max_rss 388.7 MiB, delta_rss +0.0 MiB)
Warning 18: CHANX place cost fac is 0 at 2 2
Warning 19: CHANX place cost fac is 0 at 34 34
Warning 20: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading AL4S3B_FPGA_Top_constraints.place.

Successfully read AL4S3B_FPGA_Top_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 388.7 MiB, delta_rss +0.0 MiB)

There are 6097 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 29448

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 44.2594 td_cost: 6.46824e-06
Initial placement estimated Critical Path Delay (CPD): 98.9054 ns
Initial placement estimated setup Total Negative Slack (sTNS): -15483 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -98.9054 ns

Initial placement estimated setup slack histogram:
[ -9.9e-08:   -9e-08)  3 (  0.8%) |**
[   -9e-08: -8.1e-08)  9 (  2.5%) |*****
[ -8.1e-08: -7.2e-08) 28 (  7.8%) |***************
[ -7.2e-08: -6.2e-08) 53 ( 14.8%) |****************************
[ -6.2e-08: -5.3e-08) 20 (  5.6%) |***********
[ -5.3e-08: -4.4e-08) 65 ( 18.2%) |**********************************
[ -4.4e-08: -3.5e-08) 23 (  6.4%) |************
[ -3.5e-08: -2.6e-08) 40 ( 11.2%) |*********************
[ -2.6e-08: -1.7e-08) 91 ( 25.5%) |************************************************
[ -1.7e-08: -7.6e-09) 25 (  7.0%) |*************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 2475
Warning 21: Starting t: 339 of 351 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.0e-01   0.987      44.52 6.4797e-06  99.167  -1.69e+04  -99.167   0.973  0.0106   38.0     1.00      2475  0.200
   2    0.0 5.0e-02   0.989      44.22 6.5656e-06  95.501  -1.53e+04  -95.501   0.967  0.0127   38.0     1.00      4950  0.500
   3    0.0 2.5e-02   0.998      44.14 6.3095e-06  98.820  -1.54e+04  -98.820   0.958  0.0123   38.0     1.00      7425  0.500
   4    0.0 2.2e-02   0.982      43.94 6.8835e-06  90.810  -1.64e+04  -90.810   0.958  0.0131   38.0     1.00      9900  0.900
   5    0.0 2.0e-02   1.009      44.26 6.2908e-06  94.722  -1.44e+04  -94.722   0.957  0.0114   38.0     1.00     12375  0.900
   6    0.0 1.8e-02   1.001      44.59 6.3378e-06  97.835  -1.46e+04  -97.835   0.955  0.0097   38.0     1.00     14850  0.900
   7    0.0 1.6e-02   0.971      43.84 6.0048e-06 104.537  -1.54e+04 -104.537   0.945  0.0107   38.0     1.00     17325  0.900
   8    0.0 1.5e-02   1.023      43.62 5.9897e-06  99.712  -1.44e+04  -99.712   0.949  0.0170   38.0     1.00     19800  0.900
   9    0.0 1.3e-02   1.018      44.14 6.4042e-06  92.688  -1.48e+04  -92.688   0.945  0.0095   38.0     1.00     22275  0.900
  10    0.0 1.2e-02   0.984      43.79 6.1801e-06 101.893  -1.56e+04 -101.893   0.940  0.0097   38.0     1.00     24750  0.900
  11    0.0 1.1e-02   0.985      43.92 5.9868e-06 104.974  -1.54e+04 -104.974   0.939  0.0097   38.0     1.00     27225  0.900
  12    0.0 9.6e-03   0.998      43.73 5.9454e-06 105.881  -1.55e+04 -105.881   0.935  0.0110   38.0     1.00     29700  0.900
  13    0.0 8.7e-03   0.989      43.82 6.9269e-06  87.675  -1.57e+04  -87.675   0.919  0.0081   38.0     1.00     32175  0.900
  14    0.0 7.8e-03   0.987      43.49 6.5169e-06  93.810  -1.57e+04  -93.810   0.915  0.0094   38.0     1.00     34650  0.900
  15    0.0 7.0e-03   0.997      43.63 6.1173e-06 100.882  -1.51e+04 -100.882   0.902  0.0106   38.0     1.00     37125  0.900
  16    0.0 6.3e-03   0.996      43.64 6.2199e-06  94.268  -1.42e+04  -94.268   0.909  0.0094   38.0     1.00     39600  0.900
  17    0.0 5.7e-03   0.996      43.54 6.3462e-06  90.849  -1.44e+04  -90.849   0.894  0.0134   38.0     1.00     42075  0.900
  18    0.0 5.1e-03   1.015      43.34 6.1958e-06  94.122  -1.46e+04  -94.122   0.895  0.0132   38.0     1.00     44550  0.900
  19    0.0 4.6e-03   0.996      43.18 6.1294e-06  95.457  -1.42e+04  -95.457   0.887  0.0101   38.0     1.00     47025  0.900
  20    0.0 4.2e-03   0.983      43.10 6.2149e-06  92.733  -1.46e+04  -92.733   0.867  0.0109   38.0     1.00     49500  0.900
  21    0.0 3.7e-03   1.002      42.29 6.1062e-06  91.521  -1.44e+04  -91.521   0.848  0.0110   38.0     1.00     51975  0.900
  22    0.0 3.4e-03   1.014      42.30 6.2501e-06  86.841  -1.36e+04  -86.841   0.836  0.0113   38.0     1.00     54450  0.900
  23    0.0 3.0e-03   0.981      42.38 6.4772e-06  84.137  -1.45e+04  -84.137   0.836  0.0084   38.0     1.00     56925  0.900
  24    0.0 2.7e-03   0.977      42.47 6.4133e-06  90.495   -1.5e+04  -90.495   0.823  0.0126   38.0     1.00     59400  0.900
  25    0.0 2.5e-03   0.988      42.18 5.8956e-06  91.076  -1.45e+04  -91.076   0.774  0.0135   38.0     1.00     61875  0.900
  26    0.0 2.3e-03   0.998      41.97 6.1174e-06  88.227  -1.42e+04  -88.227   0.796  0.0118   38.0     1.00     64350  0.950
  27    0.0 2.2e-03   0.982      41.84 5.8399e-06  94.524  -1.45e+04  -94.524   0.750  0.0150   38.0     1.00     66825  0.950
  28    0.0 2.1e-03   1.003      41.69 6.0701e-06  85.722  -1.33e+04  -85.722   0.754  0.0074   38.0     1.00     69300  0.950
  29    0.0 2.0e-03   0.986      41.49 5.7641e-06  94.694  -1.41e+04  -94.694   0.743  0.0118   38.0     1.00     71775  0.950
  30    0.0 1.9e-03   0.997      41.28 6.4318e-06  81.355  -1.41e+04  -81.355   0.722  0.0148   38.0     1.00     74250  0.950
  31    0.0 1.8e-03   0.974      41.20 6.0633e-06  94.088  -1.52e+04  -94.088   0.714  0.0086   38.0     1.00     76725  0.950
  32    0.0 1.7e-03   0.969      40.82 5.9208e-06  89.677  -1.47e+04  -89.677   0.722  0.0147   38.0     1.00     79200  0.950
  33    0.0 1.6e-03   1.009      40.72 6.1919e-06  80.942  -1.38e+04  -80.942   0.676  0.0086   38.0     1.00     81675  0.950
  34    0.0 1.5e-03   0.981      40.66 6.2444e-06  83.388  -1.42e+04  -83.388   0.669  0.0124   38.0     1.00     84150  0.950
  35    0.0 1.5e-03   0.999      40.77 5.7811e-06  90.354  -1.43e+04  -90.354   0.660  0.0086   38.0     1.00     86625  0.950
  36    0.0 1.4e-03   0.982      40.26 6.1855e-06  81.661  -1.44e+04  -81.661   0.636  0.0112   38.0     1.00     89100  0.950
  37    0.0 1.3e-03   0.991      39.47 5.7323e-06  84.029   -1.3e+04  -84.029   0.615  0.0090   38.0     1.00     91575  0.950
  38    0.0 1.3e-03   0.992      39.66 5.83e-06    86.473  -1.42e+04  -86.473   0.606  0.0114   38.0     1.00     94050  0.950
  39    0.0 1.2e-03   1.006      39.00 5.5464e-06  86.529  -1.33e+04  -86.529   0.579  0.0059   38.0     1.00     96525  0.950
  40    0.0 1.1e-03   0.988      39.16 5.7067e-06  81.257   -1.3e+04  -81.257   0.580  0.0125   38.0     1.00     99000  0.950
  41    0.0 1.1e-03   0.999      38.24 5.8678e-06  76.277   -1.3e+04  -76.277   0.512  0.0071   38.0     1.00    101475  0.950
  42    0.0 1.0e-03   0.998      38.18 5.5071e-06  84.572  -1.28e+04  -84.572   0.502  0.0085   38.0     1.00    103950  0.950
  43    0.0 9.7e-04   0.976      37.36 5.8418e-06  78.898   -1.4e+04  -78.898   0.495  0.0105   38.0     1.00    106425  0.950
  44    0.0 9.3e-04   0.963      36.46 5.4672e-06  81.103  -1.33e+04  -81.103   0.448  0.0169   38.0     1.00    108900  0.950
  45    0.0 8.8e-04   1.009      36.84 4.8782e-06  90.800   -1.3e+04  -90.800   0.406  0.0041   38.0     1.00    111375  0.950
  46    0.0 8.4e-04   0.990      36.22 5.1116e-06  73.108  -1.28e+04  -73.108   0.393  0.0044   36.7     1.24    113850  0.950
  47    0.0 7.9e-04   0.996      36.41 4.3019e-06  73.833  -1.24e+04  -73.833   0.400  0.0088   35.0     1.57    116325  0.950
  48    0.0 7.5e-04   0.976      35.20 3.7213e-06  74.392   -1.3e+04  -74.392   0.352  0.0103   33.6     1.84    118800  0.950
  49    0.0 7.2e-04   0.985      35.02 3.2099e-06  70.049  -1.21e+04  -70.049   0.340  0.0101   30.6     2.40    121275  0.950
  50    0.0 6.8e-04   0.973      34.45 2.3575e-06  72.208  -1.22e+04  -72.208   0.319  0.0222   27.5     2.98    123750  0.950
  51    0.0 6.5e-04   0.997      33.61 2.1423e-06  66.293  -1.18e+04  -66.293   0.278  0.0045   24.2     3.61    126225  0.950
  52    0.0 6.1e-04   0.971      32.53 1.4929e-06  70.616  -1.17e+04  -70.616   0.265  0.0129   20.3     4.35    128700  0.950
  53    0.0 5.8e-04   0.995      32.40 1.7623e-06  60.530  -1.18e+04  -60.530   0.287  0.0047   16.7     5.03    131175  0.950
  54    0.0 5.5e-04   0.972      32.27 9.8192e-07  70.699  -1.17e+04  -70.699   0.296  0.0080   14.2     5.51    133650  0.950
  55    0.0 5.3e-04   0.973      32.46 9.2068e-07  66.328  -1.18e+04  -66.328   0.311  0.0086   12.1     5.90    136125  0.950
  56    0.0 5.0e-04   0.966      31.19 1.4296e-06  58.814  -1.18e+04  -58.814   0.318  0.0195   10.6     6.19    138600  0.950
  57    0.0 4.8e-04   0.983      30.09 1.0129e-06  59.922  -1.08e+04  -59.922   0.295  0.0099    9.3     6.44    141075  0.950
  58    0.0 4.5e-04   0.976      29.77 1.3118e-06  54.551   -1.1e+04  -54.551   0.324  0.0085    7.9     6.69    143550  0.950
  59    0.0 4.3e-04   0.974      29.23 7.9182e-07  58.173  -1.05e+04  -58.173   0.307  0.0117    7.0     6.86    146025  0.950
  60    0.0 4.1e-04   0.976      28.82 1.0456e-06  54.983  -1.04e+04  -54.983   0.335  0.0148    6.1     7.04    148500  0.950
  61    0.0 3.9e-04   0.987      28.34 7.4214e-07  58.297   -1.1e+04  -58.297   0.339  0.0048    5.4     7.16    150975  0.950
  62    0.0 3.7e-04   0.980      28.22 9.026e-07   56.676  -1.11e+04  -56.676   0.389  0.0106    4.9     7.27    153450  0.950
  63    0.0 3.5e-04   0.986      27.62 1.0062e-06  53.058  -1.06e+04  -53.058   0.349  0.0051    4.6     7.31    155925  0.950
  64    0.0 3.3e-04   0.992      27.47 8.1309e-07  53.524  -1.02e+04  -53.524   0.329  0.0053    4.2     7.39    158400  0.950
  65    0.0 3.2e-04   0.987      27.20 1.095e-06   49.981  -1.02e+04  -49.981   0.381  0.0045    3.7     7.48    160875  0.950
  66    0.0 3.0e-04   0.983      26.82 6.4974e-07  55.319  -9.86e+03  -55.319   0.375  0.0068    3.5     7.52    163350  0.950
  67    0.0 2.8e-04   0.988      26.74 8.1886e-07  51.991  -9.67e+03  -51.991   0.320  0.0050    3.3     7.57    165825  0.950
  68    0.0 2.7e-04   0.985      26.43 1.0084e-06  49.535   -9.9e+03  -49.535   0.391  0.0075    2.9     7.64    168300  0.950
  69    0.0 2.6e-04   0.994      26.21 8.8462e-07  50.006  -9.88e+03  -50.006   0.369  0.0028    2.8     7.67    170775  0.950
  70    0.0 2.4e-04   0.986      26.12 9.0639e-07  50.221  -9.79e+03  -50.221   0.330  0.0065    2.6     7.70    173250  0.950
  71    0.0 2.3e-04   0.989      25.85 9.743e-07   47.875  -9.67e+03  -47.875   0.316  0.0046    2.3     7.76    175725  0.950
  72    0.0 2.2e-04   0.991      25.72 6.7423e-07  50.880   -9.3e+03  -50.880   0.413  0.0052    2.0     7.81    178200  0.950
  73    0.0 2.1e-04   0.997      25.69 1.0138e-06  46.177  -9.41e+03  -46.177   0.389  0.0051    1.9     7.82    180675  0.950
  74    0.0 2.0e-04   0.992      25.35 9.1618e-07  47.071  -9.51e+03  -47.071   0.364  0.0030    1.8     7.84    183150  0.950
  75    0.0 1.9e-04   0.994      25.30 9.632e-07   46.150  -9.63e+03  -46.150   0.340  0.0033    1.7     7.87    185625  0.950
  76    0.0 1.8e-04   0.996      25.27 9.5437e-07  46.372  -9.54e+03  -46.372   0.337  0.0030    1.5     7.90    188100  0.950
  77    0.0 1.7e-04   0.989      25.17 7.0587e-07  49.254  -9.83e+03  -49.254   0.282  0.0067    1.4     7.93    190575  0.950
  78    0.0 1.6e-04   1.000      25.06 7.5007e-07  48.026  -9.54e+03  -48.026   0.296  0.0048    1.2     7.97    193050  0.950
  79    0.0 1.5e-04   0.988      24.72 7.926e-07   46.924  -9.57e+03  -46.924   0.280  0.0039    1.0     8.00    195525  0.950
  80    0.0 1.5e-04   0.997      24.62 8.2152e-07  46.173  -9.27e+03  -46.173   0.280  0.0020    1.0     8.00    198000  0.950
  81    0.0 1.4e-04   0.996      24.46 9.5727e-07  44.710  -9.42e+03  -44.710   0.256  0.0023    1.0     8.00    200475  0.950
  82    0.0 1.3e-04   0.996      24.29 8.5717e-07  45.866  -9.55e+03  -45.866   0.234  0.0024    1.0     8.00    202950  0.950
  83    0.0 1.3e-04   0.994      24.13 9.24e-07    44.867  -9.19e+03  -44.867   0.205  0.0029    1.0     8.00    205425  0.950
  84    0.0 1.2e-04   0.995      24.06 8.2729e-07  45.265  -9.27e+03  -45.265   0.169  0.0026    1.0     8.00    207900  0.950
  85    0.0 1.1e-04   0.995      24.02 7.0777e-07  46.639  -9.25e+03  -46.639   0.184  0.0021    1.0     8.00    210375  0.950
  86    0.0 1.1e-04   0.996      24.04 8.0322e-07  45.378  -9.12e+03  -45.378   0.192  0.0016    1.0     8.00    212850  0.950
  87    0.0 1.0e-04   0.997      24.01 6.4931e-07  47.138  -9.17e+03  -47.138   0.180  0.0010    1.0     8.00    215325  0.950
  88    0.0 9.7e-05   0.996      23.94 8.0964e-07  44.731  -9.13e+03  -44.731   0.157  0.0023    1.0     8.00    217800  0.950
  89    0.0 9.2e-05   0.997      23.84 7.8821e-07  44.809  -9.06e+03  -44.809   0.151  0.0011    1.0     8.00    220275  0.950
  90    0.0 8.7e-05   0.998      23.82 8.5901e-07  43.903  -9.13e+03  -43.903   0.158  0.0013    1.0     8.00    222750  0.950
  91    0.0 8.3e-05   0.997      23.76 8.8952e-07  43.677  -9.29e+03  -43.677   0.147  0.0011    1.0     8.00    225225  0.950
  92    0.0 6.6e-05   0.997      23.73 8.0571e-07  44.643  -9.32e+03  -44.643   0.126  0.0011    1.0     8.00    227700  0.800
  93    0.0 5.3e-05   0.996      23.66 8.0098e-07  44.643  -9.33e+03  -44.643   0.103  0.0020    1.0     8.00    230175  0.800
  94    0.0 4.3e-05   0.998      23.58 8.0374e-07  44.643   -9.4e+03  -44.643   0.093  0.0012    1.0     8.00    232650  0.800
  95    0.0 3.4e-05   0.999      23.55 7.7157e-07  44.643  -9.15e+03  -44.643   0.077  0.0004    1.0     8.00    235125  0.800
  96    0.0 2.7e-05   0.998      23.50 7.9133e-07  44.643   -9.3e+03  -44.643   0.069  0.0011    1.0     8.00    237600  0.800
  97    0.0 2.2e-05   0.999      23.46 7.8637e-07  44.643  -9.29e+03  -44.643   0.054  0.0008    1.0     8.00    240075  0.800
  98    0.0 1.7e-05   0.999      23.43 7.7824e-07  44.643  -9.31e+03  -44.643   0.051  0.0006    1.0     8.00    242550  0.800
  99    0.0 1.4e-05   1.000      23.42 7.7403e-07  44.643  -9.25e+03  -44.643   0.044  0.0001    1.0     8.00    245025  0.800
 100    0.0 1.1e-05   0.999      23.43 7.7916e-07  44.643  -9.22e+03  -44.643   0.048  0.0004    1.0     8.00    247500  0.800
 101    0.0 8.9e-06   1.000      23.40 7.9735e-07  44.338  -9.21e+03  -44.338   0.044  0.0002    1.0     8.00    249975  0.800
 102    0.0 7.1e-06   1.000      23.39 8.0969e-07  44.338  -9.23e+03  -44.338   0.038  0.0002    1.0     8.00    252450  0.800
 103    0.0 0.0e+00   1.000      23.37 8.0425e-07  44.338  -9.24e+03  -44.338   0.011  0.0001    1.0     8.00    254925  0.800
## Placement Quench took 0.01 seconds (max_rss 388.7 MiB)

BB estimate of min-dist (placement) wire length: 15166

Completed placement consistency check successfully.

Swaps called: 255276

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 44.3376 ns, Fmax: 22.5542 MHz
Placement estimated setup Worst Negative Slack (sWNS): -44.3376 ns
Placement estimated setup Total Negative Slack (sTNS): -9234.62 ns

Placement estimated setup slack histogram:
[ -4.4e-08:   -4e-08) 19 (  5.3%) |*****************
[   -4e-08: -3.7e-08) 35 (  9.8%) |*******************************
[ -3.7e-08: -3.3e-08) 44 ( 12.3%) |**************************************
[ -3.3e-08: -2.9e-08) 55 ( 15.4%) |************************************************
[ -2.9e-08: -2.5e-08) 48 ( 13.4%) |******************************************
[ -2.5e-08: -2.1e-08) 14 (  3.9%) |************
[ -2.1e-08: -1.7e-08) 55 ( 15.4%) |************************************************
[ -1.7e-08: -1.4e-08) 51 ( 14.3%) |*********************************************
[ -1.4e-08: -9.7e-09) 29 (  8.1%) |*************************
[ -9.7e-09: -5.8e-09)  7 (  2.0%) |******

Placement estimated geomean non-virtual intra-domain period: 44.3376 ns (22.5542 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 44.3376 ns (22.5542 MHz)

Placement cost: 0.999755, bb_cost: 23.3735, td_cost: 8.04717e-07, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 32
  PB-ASSP    implemented as TL-ASSP   : 1
  PB-LOGIC   implemented as TL-LOGIC  : 314
  PB-GMUX    implemented as TL-GMUX   : 2
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 103
Placement total # of swap attempts: 255276
	Swaps accepted: 123566 (48.4 %)
	Swaps rejected: 126224 (49.4 %)
	Swaps aborted :   5486 ( 2.1 %)
Placement Quench timing analysis took 0.00119131 seconds (0.000981159 STA, 0.000210151 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.143209 seconds (0.11301 STA, 0.030199 slack) (105 full updates: 105 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 105 in 0.0107773 sec
Full Max Req/Worst Slack updates 77 in 0.00108245 sec
Incr Max Req/Worst Slack updates 28 in 0.000472911 sec
Incr Criticality updates 11 in 0.00122286 sec
Full Criticality updates 94 in 0.0140064 sec
# Placement took 1.90 seconds (max_rss 388.7 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.143209 seconds (0.11301 STA, 0.030199 slack) (105 full updates: 105 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 25.53 seconds (max_rss 388.7 MiB)
