// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition"

// DATE "10/01/2020 17:47:48"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project1 (
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \U1|Add0~109_sumout ;
wire \KEY[0]~input_o ;
wire \U0|reset~combout ;
wire \U1|LessThan0~5_combout ;
wire \U1|LessThan0~6_combout ;
wire \U1|hPixel[11]~DUPLICATE_q ;
wire \U1|hPixel[13]~DUPLICATE_q ;
wire \U1|LessThan0~0_combout ;
wire \U1|Add0~2 ;
wire \U1|Add0~85_sumout ;
wire \U1|Add0~86 ;
wire \U1|Add0~81_sumout ;
wire \U1|hPixel[22]~DUPLICATE_q ;
wire \U1|Add0~82 ;
wire \U1|Add0~77_sumout ;
wire \U1|Add0~78 ;
wire \U1|Add0~73_sumout ;
wire \U1|Add0~74 ;
wire \U1|Add0~69_sumout ;
wire \U1|Add0~70 ;
wire \U1|Add0~65_sumout ;
wire \U1|Add0~66 ;
wire \U1|Add0~61_sumout ;
wire \U1|Add0~62 ;
wire \U1|Add0~57_sumout ;
wire \U1|Add0~58 ;
wire \U1|Add0~53_sumout ;
wire \U1|Add0~54 ;
wire \U1|Add0~49_sumout ;
wire \U1|Add0~50 ;
wire \U1|Add0~45_sumout ;
wire \U1|LessThan0~2_combout ;
wire \U1|LessThan0~3_combout ;
wire \U1|hPixel[16]~DUPLICATE_q ;
wire \U1|LessThan0~1_combout ;
wire \U1|LessThan0~4_combout ;
wire \U1|LessThan0~7_combout ;
wire \U1|Add0~110 ;
wire \U1|Add0~125_sumout ;
wire \U1|Add0~126 ;
wire \U1|Add0~121_sumout ;
wire \U1|Add0~122 ;
wire \U1|Add0~117_sumout ;
wire \U1|Add0~118 ;
wire \U1|Add0~113_sumout ;
wire \U1|Add0~114 ;
wire \U1|Add0~93_sumout ;
wire \U1|Add0~94 ;
wire \U1|Add0~89_sumout ;
wire \U1|Add0~90 ;
wire \U1|Add0~105_sumout ;
wire \U1|Add0~106 ;
wire \U1|Add0~101_sumout ;
wire \U1|Add0~102 ;
wire \U1|Add0~97_sumout ;
wire \U1|Add0~98 ;
wire \U1|Add0~17_sumout ;
wire \U1|Add0~18 ;
wire \U1|Add0~13_sumout ;
wire \U1|Add0~14 ;
wire \U1|Add0~9_sumout ;
wire \U1|Add0~10 ;
wire \U1|Add0~5_sumout ;
wire \U1|Add0~6 ;
wire \U1|Add0~41_sumout ;
wire \U1|Add0~42 ;
wire \U1|Add0~37_sumout ;
wire \U1|Add0~38 ;
wire \U1|Add0~33_sumout ;
wire \U1|Add0~34 ;
wire \U1|Add0~29_sumout ;
wire \U1|Add0~30 ;
wire \U1|Add0~25_sumout ;
wire \U1|Add0~26 ;
wire \U1|Add0~21_sumout ;
wire \U1|Add0~22 ;
wire \U1|Add0~1_sumout ;
wire \U1|LessThan2~0_combout ;
wire \U1|LessThan2~1_combout ;
wire \U1|hSync~q ;
wire \U1|Add1~125_sumout ;
wire \U1|Add1~94 ;
wire \U1|Add1~89_sumout ;
wire \U1|Add1~90 ;
wire \U1|Add1~85_sumout ;
wire \U1|Add1~86 ;
wire \U1|Add1~81_sumout ;
wire \U1|Add1~82 ;
wire \U1|Add1~77_sumout ;
wire \U1|Add1~78 ;
wire \U1|Add1~73_sumout ;
wire \U1|Add1~74 ;
wire \U1|Add1~69_sumout ;
wire \U1|Add1~70 ;
wire \U1|Add1~65_sumout ;
wire \U1|Add1~66 ;
wire \U1|Add1~61_sumout ;
wire \U1|Add1~62 ;
wire \U1|Add1~33_sumout ;
wire \U1|Add1~34 ;
wire \U1|Add1~29_sumout ;
wire \U1|Add1~30 ;
wire \U1|Add1~25_sumout ;
wire \U1|Add1~26 ;
wire \U1|Add1~21_sumout ;
wire \U1|LessThan1~1_combout ;
wire \U1|line[3]~DUPLICATE_q ;
wire \U1|line[5]~DUPLICATE_q ;
wire \U1|line[4]~DUPLICATE_q ;
wire \U1|line[6]~DUPLICATE_q ;
wire \U1|LessThan1~0_combout ;
wire \U1|LessThan1~5_combout ;
wire \U1|LessThan1~3_combout ;
wire \U1|Add1~22 ;
wire \U1|Add1~57_sumout ;
wire \U1|line[31]~DUPLICATE_q ;
wire \U1|line[13]~DUPLICATE_q ;
wire \U1|LessThan1~2_combout ;
wire \U1|LessThan1~6_combout ;
wire \U1|Add1~126 ;
wire \U1|Add1~121_sumout ;
wire \U1|Add1~122 ;
wire \U1|Add1~117_sumout ;
wire \U1|Add1~118 ;
wire \U1|Add1~113_sumout ;
wire \U1|Add1~114 ;
wire \U1|Add1~17_sumout ;
wire \U1|Add1~18 ;
wire \U1|Add1~13_sumout ;
wire \U1|Add1~14 ;
wire \U1|Add1~9_sumout ;
wire \U1|Add1~10 ;
wire \U1|Add1~5_sumout ;
wire \U1|Add1~6 ;
wire \U1|Add1~1_sumout ;
wire \U1|Add1~2 ;
wire \U1|Add1~109_sumout ;
wire \U1|Add1~110 ;
wire \U1|Add1~53_sumout ;
wire \U1|Add1~54 ;
wire \U1|Add1~49_sumout ;
wire \U1|line[11]~DUPLICATE_q ;
wire \U1|Add1~50 ;
wire \U1|Add1~45_sumout ;
wire \U1|Add1~46 ;
wire \U1|Add1~41_sumout ;
wire \U1|Add1~42 ;
wire \U1|Add1~37_sumout ;
wire \U1|Add1~38 ;
wire \U1|Add1~105_sumout ;
wire \U1|Add1~106 ;
wire \U1|Add1~101_sumout ;
wire \U1|Add1~102 ;
wire \U1|Add1~97_sumout ;
wire \U1|Add1~98 ;
wire \U1|Add1~93_sumout ;
wire \U1|line[16]~DUPLICATE_q ;
wire \U1|line[15]~DUPLICATE_q ;
wire \U1|LessThan1~4_combout ;
wire \U1|line[1]~DUPLICATE_q ;
wire \U1|LessThan3~0_combout ;
wire \U1|LessThan3~1_combout ;
wire \U1|vSync~q ;
wire [31:0] \U1|hPixel ;
wire [31:0] \U1|line ;
wire [0:0] \U0|PLL1|video_pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \U0|PLL1|video_pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire ;

wire [7:0] \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\U1|hSync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\U1|vSync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\U0|PLL1|video_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\U0|PLL1|video_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\U0|PLL1|video_pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1535.714285 mhz";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 108;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 107;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 16;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 4;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 31;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 30;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.175644 mhz";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \U0|PLL1|video_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \U1|Add0~109 (
// Equation(s):
// \U1|Add0~109_sumout  = SUM(( \U1|hPixel [0] ) + ( VCC ) + ( !VCC ))
// \U1|Add0~110  = CARRY(( \U1|hPixel [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~109_sumout ),
	.cout(\U1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~109 .extended_lut = "off";
defparam \U1|Add0~109 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \U0|reset (
// Equation(s):
// \U0|reset~combout  = ( !\U0|PLL1|video_pll_inst|altera_pll_i|locked_wire [0] & ( \KEY[0]~input_o  ) ) # ( \U0|PLL1|video_pll_inst|altera_pll_i|locked_wire [0] & ( !\KEY[0]~input_o  ) ) # ( !\U0|PLL1|video_pll_inst|altera_pll_i|locked_wire [0] & ( 
// !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U0|PLL1|video_pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|reset .extended_lut = "off";
defparam \U0|reset .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \U0|reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N39
cyclonev_lcell_comb \U1|LessThan0~5 (
// Equation(s):
// \U1|LessThan0~5_combout  = ( \U1|hPixel [3] & ( (\U1|hPixel [1] & (\U1|hPixel [4] & \U1|hPixel [2])) ) )

	.dataa(!\U1|hPixel [1]),
	.datab(!\U1|hPixel [4]),
	.datac(!\U1|hPixel [2]),
	.datad(gnd),
	.datae(!\U1|hPixel [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~5 .extended_lut = "off";
defparam \U1|LessThan0~5 .lut_mask = 64'h0000010100000101;
defparam \U1|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \U1|LessThan0~6 (
// Equation(s):
// \U1|LessThan0~6_combout  = ( !\U1|hPixel [6] & ( \U1|hPixel [0] & ( (!\U1|LessThan0~5_combout  & (!\U1|hPixel [7] & !\U1|hPixel [5])) ) ) ) # ( !\U1|hPixel [6] & ( !\U1|hPixel [0] & ( (!\U1|hPixel [7] & !\U1|hPixel [5]) ) ) )

	.dataa(gnd),
	.datab(!\U1|LessThan0~5_combout ),
	.datac(!\U1|hPixel [7]),
	.datad(!\U1|hPixel [5]),
	.datae(!\U1|hPixel [6]),
	.dataf(!\U1|hPixel [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~6 .extended_lut = "off";
defparam \U1|LessThan0~6 .lut_mask = 64'hF0000000C0000000;
defparam \U1|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N34
dffeas \U1|hPixel[11]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[11]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|hPixel[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \U1|hPixel[13]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[13]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|hPixel[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \U1|LessThan0~0 (
// Equation(s):
// \U1|LessThan0~0_combout  = ( !\U1|hPixel[13]~DUPLICATE_q  & ( (!\U1|hPixel[11]~DUPLICATE_q  & (!\U1|hPixel [12] & !\U1|hPixel [10])) ) )

	.dataa(!\U1|hPixel[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U1|hPixel [12]),
	.datad(!\U1|hPixel [10]),
	.datae(gnd),
	.dataf(!\U1|hPixel[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~0 .extended_lut = "off";
defparam \U1|LessThan0~0 .lut_mask = 64'hA000A00000000000;
defparam \U1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \U1|Add0~1 (
// Equation(s):
// \U1|Add0~1_sumout  = SUM(( \U1|hPixel [20] ) + ( GND ) + ( \U1|Add0~22  ))
// \U1|Add0~2  = CARRY(( \U1|hPixel [20] ) + ( GND ) + ( \U1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~1_sumout ),
	.cout(\U1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~1 .extended_lut = "off";
defparam \U1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \U1|Add0~85 (
// Equation(s):
// \U1|Add0~85_sumout  = SUM(( \U1|hPixel [21] ) + ( GND ) + ( \U1|Add0~2  ))
// \U1|Add0~86  = CARRY(( \U1|hPixel [21] ) + ( GND ) + ( \U1|Add0~2  ))

	.dataa(!\U1|hPixel [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~85_sumout ),
	.cout(\U1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~85 .extended_lut = "off";
defparam \U1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \U1|hPixel[21] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[21] .is_wysiwyg = "true";
defparam \U1|hPixel[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \U1|Add0~81 (
// Equation(s):
// \U1|Add0~81_sumout  = SUM(( \U1|hPixel[22]~DUPLICATE_q  ) + ( GND ) + ( \U1|Add0~86  ))
// \U1|Add0~82  = CARRY(( \U1|hPixel[22]~DUPLICATE_q  ) + ( GND ) + ( \U1|Add0~86  ))

	.dataa(gnd),
	.datab(!\U1|hPixel[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~81_sumout ),
	.cout(\U1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~81 .extended_lut = "off";
defparam \U1|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \U1|hPixel[22]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[22]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|hPixel[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \U1|Add0~77 (
// Equation(s):
// \U1|Add0~77_sumout  = SUM(( \U1|hPixel [23] ) + ( GND ) + ( \U1|Add0~82  ))
// \U1|Add0~78  = CARRY(( \U1|hPixel [23] ) + ( GND ) + ( \U1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~77_sumout ),
	.cout(\U1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~77 .extended_lut = "off";
defparam \U1|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N11
dffeas \U1|hPixel[23] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[23] .is_wysiwyg = "true";
defparam \U1|hPixel[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \U1|Add0~73 (
// Equation(s):
// \U1|Add0~73_sumout  = SUM(( \U1|hPixel [24] ) + ( GND ) + ( \U1|Add0~78  ))
// \U1|Add0~74  = CARRY(( \U1|hPixel [24] ) + ( GND ) + ( \U1|Add0~78  ))

	.dataa(gnd),
	.datab(!\U1|hPixel [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~73_sumout ),
	.cout(\U1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~73 .extended_lut = "off";
defparam \U1|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \U1|hPixel[24] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[24] .is_wysiwyg = "true";
defparam \U1|hPixel[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \U1|Add0~69 (
// Equation(s):
// \U1|Add0~69_sumout  = SUM(( \U1|hPixel [25] ) + ( GND ) + ( \U1|Add0~74  ))
// \U1|Add0~70  = CARRY(( \U1|hPixel [25] ) + ( GND ) + ( \U1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~69_sumout ),
	.cout(\U1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~69 .extended_lut = "off";
defparam \U1|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N16
dffeas \U1|hPixel[25] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[25] .is_wysiwyg = "true";
defparam \U1|hPixel[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \U1|Add0~65 (
// Equation(s):
// \U1|Add0~65_sumout  = SUM(( \U1|hPixel [26] ) + ( GND ) + ( \U1|Add0~70  ))
// \U1|Add0~66  = CARRY(( \U1|hPixel [26] ) + ( GND ) + ( \U1|Add0~70  ))

	.dataa(gnd),
	.datab(!\U1|hPixel [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~65_sumout ),
	.cout(\U1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~65 .extended_lut = "off";
defparam \U1|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N19
dffeas \U1|hPixel[26] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[26] .is_wysiwyg = "true";
defparam \U1|hPixel[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \U1|Add0~61 (
// Equation(s):
// \U1|Add0~61_sumout  = SUM(( \U1|hPixel [27] ) + ( GND ) + ( \U1|Add0~66  ))
// \U1|Add0~62  = CARRY(( \U1|hPixel [27] ) + ( GND ) + ( \U1|Add0~66  ))

	.dataa(!\U1|hPixel [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~61_sumout ),
	.cout(\U1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~61 .extended_lut = "off";
defparam \U1|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \U1|hPixel[27] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[27] .is_wysiwyg = "true";
defparam \U1|hPixel[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \U1|Add0~57 (
// Equation(s):
// \U1|Add0~57_sumout  = SUM(( \U1|hPixel [28] ) + ( GND ) + ( \U1|Add0~62  ))
// \U1|Add0~58  = CARRY(( \U1|hPixel [28] ) + ( GND ) + ( \U1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~57_sumout ),
	.cout(\U1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~57 .extended_lut = "off";
defparam \U1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N26
dffeas \U1|hPixel[28] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[28] .is_wysiwyg = "true";
defparam \U1|hPixel[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \U1|Add0~53 (
// Equation(s):
// \U1|Add0~53_sumout  = SUM(( \U1|hPixel [29] ) + ( GND ) + ( \U1|Add0~58  ))
// \U1|Add0~54  = CARRY(( \U1|hPixel [29] ) + ( GND ) + ( \U1|Add0~58  ))

	.dataa(!\U1|hPixel [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~53_sumout ),
	.cout(\U1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~53 .extended_lut = "off";
defparam \U1|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \U1|hPixel[29] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[29] .is_wysiwyg = "true";
defparam \U1|hPixel[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \U1|Add0~49 (
// Equation(s):
// \U1|Add0~49_sumout  = SUM(( \U1|hPixel [30] ) + ( GND ) + ( \U1|Add0~54  ))
// \U1|Add0~50  = CARRY(( \U1|hPixel [30] ) + ( GND ) + ( \U1|Add0~54  ))

	.dataa(gnd),
	.datab(!\U1|hPixel [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~49_sumout ),
	.cout(\U1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~49 .extended_lut = "off";
defparam \U1|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N32
dffeas \U1|hPixel[30] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[30] .is_wysiwyg = "true";
defparam \U1|hPixel[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \U1|Add0~45 (
// Equation(s):
// \U1|Add0~45_sumout  = SUM(( \U1|hPixel [31] ) + ( GND ) + ( \U1|Add0~50  ))

	.dataa(!\U1|hPixel [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~45 .extended_lut = "off";
defparam \U1|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N35
dffeas \U1|hPixel[31] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[31] .is_wysiwyg = "true";
defparam \U1|hPixel[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \U1|LessThan0~2 (
// Equation(s):
// \U1|LessThan0~2_combout  = ( !\U1|hPixel [27] & ( !\U1|hPixel [28] & ( (!\U1|hPixel [31] & (!\U1|hPixel [26] & (!\U1|hPixel [29] & !\U1|hPixel [30]))) ) ) )

	.dataa(!\U1|hPixel [31]),
	.datab(!\U1|hPixel [26]),
	.datac(!\U1|hPixel [29]),
	.datad(!\U1|hPixel [30]),
	.datae(!\U1|hPixel [27]),
	.dataf(!\U1|hPixel [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~2 .extended_lut = "off";
defparam \U1|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \U1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \U1|hPixel[22] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[22] .is_wysiwyg = "true";
defparam \U1|hPixel[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \U1|LessThan0~3 (
// Equation(s):
// \U1|LessThan0~3_combout  = ( !\U1|hPixel [21] & ( !\U1|hPixel [24] & ( (!\U1|hPixel [23] & (!\U1|hPixel [22] & !\U1|hPixel [25])) ) ) )

	.dataa(gnd),
	.datab(!\U1|hPixel [23]),
	.datac(!\U1|hPixel [22]),
	.datad(!\U1|hPixel [25]),
	.datae(!\U1|hPixel [21]),
	.dataf(!\U1|hPixel [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~3 .extended_lut = "off";
defparam \U1|LessThan0~3 .lut_mask = 64'hC000000000000000;
defparam \U1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \U1|hPixel[16]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[16]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|hPixel[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N6
cyclonev_lcell_comb \U1|LessThan0~1 (
// Equation(s):
// \U1|LessThan0~1_combout  = ( !\U1|hPixel [19] & ( !\U1|hPixel [17] & ( (!\U1|hPixel [15] & (!\U1|hPixel [14] & (!\U1|hPixel[16]~DUPLICATE_q  & !\U1|hPixel [18]))) ) ) )

	.dataa(!\U1|hPixel [15]),
	.datab(!\U1|hPixel [14]),
	.datac(!\U1|hPixel[16]~DUPLICATE_q ),
	.datad(!\U1|hPixel [18]),
	.datae(!\U1|hPixel [19]),
	.dataf(!\U1|hPixel [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~1 .extended_lut = "off";
defparam \U1|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \U1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \U1|LessThan0~4 (
// Equation(s):
// \U1|LessThan0~4_combout  = ( \U1|LessThan0~1_combout  & ( (\U1|LessThan0~2_combout  & (\U1|LessThan0~3_combout  & !\U1|hPixel [20])) ) )

	.dataa(gnd),
	.datab(!\U1|LessThan0~2_combout ),
	.datac(!\U1|LessThan0~3_combout ),
	.datad(!\U1|hPixel [20]),
	.datae(gnd),
	.dataf(!\U1|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~4 .extended_lut = "off";
defparam \U1|LessThan0~4 .lut_mask = 64'h0000000003000300;
defparam \U1|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \U1|LessThan0~7 (
// Equation(s):
// \U1|LessThan0~7_combout  = ( \U1|LessThan0~4_combout  & ( (!\U1|LessThan0~0_combout ) # ((\U1|hPixel [8] & (!\U1|LessThan0~6_combout  & \U1|hPixel [9]))) ) ) # ( !\U1|LessThan0~4_combout  )

	.dataa(!\U1|hPixel [8]),
	.datab(!\U1|LessThan0~6_combout ),
	.datac(!\U1|LessThan0~0_combout ),
	.datad(!\U1|hPixel [9]),
	.datae(!\U1|LessThan0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan0~7 .extended_lut = "off";
defparam \U1|LessThan0~7 .lut_mask = 64'hFFFFF0F4FFFFF0F4;
defparam \U1|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \U1|hPixel[0] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[0] .is_wysiwyg = "true";
defparam \U1|hPixel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \U1|Add0~125 (
// Equation(s):
// \U1|Add0~125_sumout  = SUM(( \U1|hPixel [1] ) + ( GND ) + ( \U1|Add0~110  ))
// \U1|Add0~126  = CARRY(( \U1|hPixel [1] ) + ( GND ) + ( \U1|Add0~110  ))

	.dataa(!\U1|hPixel [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~125_sumout ),
	.cout(\U1|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~125 .extended_lut = "off";
defparam \U1|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \U1|hPixel[1] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[1] .is_wysiwyg = "true";
defparam \U1|hPixel[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \U1|Add0~121 (
// Equation(s):
// \U1|Add0~121_sumout  = SUM(( \U1|hPixel [2] ) + ( GND ) + ( \U1|Add0~126  ))
// \U1|Add0~122  = CARRY(( \U1|hPixel [2] ) + ( GND ) + ( \U1|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~121_sumout ),
	.cout(\U1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~121 .extended_lut = "off";
defparam \U1|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N7
dffeas \U1|hPixel[2] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[2] .is_wysiwyg = "true";
defparam \U1|hPixel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \U1|Add0~117 (
// Equation(s):
// \U1|Add0~117_sumout  = SUM(( \U1|hPixel [3] ) + ( GND ) + ( \U1|Add0~122  ))
// \U1|Add0~118  = CARRY(( \U1|hPixel [3] ) + ( GND ) + ( \U1|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~117_sumout ),
	.cout(\U1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~117 .extended_lut = "off";
defparam \U1|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \U1|hPixel[3] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[3] .is_wysiwyg = "true";
defparam \U1|hPixel[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \U1|Add0~113 (
// Equation(s):
// \U1|Add0~113_sumout  = SUM(( \U1|hPixel [4] ) + ( GND ) + ( \U1|Add0~118  ))
// \U1|Add0~114  = CARRY(( \U1|hPixel [4] ) + ( GND ) + ( \U1|Add0~118  ))

	.dataa(gnd),
	.datab(!\U1|hPixel [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~113_sumout ),
	.cout(\U1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~113 .extended_lut = "off";
defparam \U1|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \U1|hPixel[4] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[4] .is_wysiwyg = "true";
defparam \U1|hPixel[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \U1|Add0~93 (
// Equation(s):
// \U1|Add0~93_sumout  = SUM(( \U1|hPixel [5] ) + ( GND ) + ( \U1|Add0~114  ))
// \U1|Add0~94  = CARRY(( \U1|hPixel [5] ) + ( GND ) + ( \U1|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~93_sumout ),
	.cout(\U1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~93 .extended_lut = "off";
defparam \U1|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N16
dffeas \U1|hPixel[5] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[5] .is_wysiwyg = "true";
defparam \U1|hPixel[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \U1|Add0~89 (
// Equation(s):
// \U1|Add0~89_sumout  = SUM(( \U1|hPixel [6] ) + ( GND ) + ( \U1|Add0~94  ))
// \U1|Add0~90  = CARRY(( \U1|hPixel [6] ) + ( GND ) + ( \U1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~89_sumout ),
	.cout(\U1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~89 .extended_lut = "off";
defparam \U1|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \U1|hPixel[6] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[6] .is_wysiwyg = "true";
defparam \U1|hPixel[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \U1|Add0~105 (
// Equation(s):
// \U1|Add0~105_sumout  = SUM(( \U1|hPixel [7] ) + ( GND ) + ( \U1|Add0~90  ))
// \U1|Add0~106  = CARRY(( \U1|hPixel [7] ) + ( GND ) + ( \U1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~105_sumout ),
	.cout(\U1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~105 .extended_lut = "off";
defparam \U1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N22
dffeas \U1|hPixel[7] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[7] .is_wysiwyg = "true";
defparam \U1|hPixel[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \U1|Add0~101 (
// Equation(s):
// \U1|Add0~101_sumout  = SUM(( \U1|hPixel [8] ) + ( GND ) + ( \U1|Add0~106  ))
// \U1|Add0~102  = CARRY(( \U1|hPixel [8] ) + ( GND ) + ( \U1|Add0~106  ))

	.dataa(gnd),
	.datab(!\U1|hPixel [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~101_sumout ),
	.cout(\U1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~101 .extended_lut = "off";
defparam \U1|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N25
dffeas \U1|hPixel[8] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[8] .is_wysiwyg = "true";
defparam \U1|hPixel[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \U1|Add0~97 (
// Equation(s):
// \U1|Add0~97_sumout  = SUM(( \U1|hPixel [9] ) + ( GND ) + ( \U1|Add0~102  ))
// \U1|Add0~98  = CARRY(( \U1|hPixel [9] ) + ( GND ) + ( \U1|Add0~102  ))

	.dataa(!\U1|hPixel [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~97_sumout ),
	.cout(\U1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~97 .extended_lut = "off";
defparam \U1|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \U1|hPixel[9] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[9] .is_wysiwyg = "true";
defparam \U1|hPixel[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \U1|Add0~17 (
// Equation(s):
// \U1|Add0~17_sumout  = SUM(( \U1|hPixel [10] ) + ( GND ) + ( \U1|Add0~98  ))
// \U1|Add0~18  = CARRY(( \U1|hPixel [10] ) + ( GND ) + ( \U1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~17_sumout ),
	.cout(\U1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~17 .extended_lut = "off";
defparam \U1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \U1|hPixel[10] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[10] .is_wysiwyg = "true";
defparam \U1|hPixel[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \U1|Add0~13 (
// Equation(s):
// \U1|Add0~13_sumout  = SUM(( \U1|hPixel [11] ) + ( GND ) + ( \U1|Add0~18  ))
// \U1|Add0~14  = CARRY(( \U1|hPixel [11] ) + ( GND ) + ( \U1|Add0~18  ))

	.dataa(!\U1|hPixel [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~13_sumout ),
	.cout(\U1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~13 .extended_lut = "off";
defparam \U1|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \U1|hPixel[11] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[11] .is_wysiwyg = "true";
defparam \U1|hPixel[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \U1|Add0~9 (
// Equation(s):
// \U1|Add0~9_sumout  = SUM(( \U1|hPixel [12] ) + ( GND ) + ( \U1|Add0~14  ))
// \U1|Add0~10  = CARRY(( \U1|hPixel [12] ) + ( GND ) + ( \U1|Add0~14  ))

	.dataa(gnd),
	.datab(!\U1|hPixel [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~9_sumout ),
	.cout(\U1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~9 .extended_lut = "off";
defparam \U1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N37
dffeas \U1|hPixel[12] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[12] .is_wysiwyg = "true";
defparam \U1|hPixel[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \U1|Add0~5 (
// Equation(s):
// \U1|Add0~5_sumout  = SUM(( \U1|hPixel [13] ) + ( GND ) + ( \U1|Add0~10  ))
// \U1|Add0~6  = CARRY(( \U1|hPixel [13] ) + ( GND ) + ( \U1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~5_sumout ),
	.cout(\U1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~5 .extended_lut = "off";
defparam \U1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \U1|hPixel[13] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[13] .is_wysiwyg = "true";
defparam \U1|hPixel[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \U1|Add0~41 (
// Equation(s):
// \U1|Add0~41_sumout  = SUM(( \U1|hPixel [14] ) + ( GND ) + ( \U1|Add0~6  ))
// \U1|Add0~42  = CARRY(( \U1|hPixel [14] ) + ( GND ) + ( \U1|Add0~6  ))

	.dataa(gnd),
	.datab(!\U1|hPixel [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~41_sumout ),
	.cout(\U1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~41 .extended_lut = "off";
defparam \U1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N44
dffeas \U1|hPixel[14] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[14] .is_wysiwyg = "true";
defparam \U1|hPixel[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \U1|Add0~37 (
// Equation(s):
// \U1|Add0~37_sumout  = SUM(( \U1|hPixel [15] ) + ( GND ) + ( \U1|Add0~42  ))
// \U1|Add0~38  = CARRY(( \U1|hPixel [15] ) + ( GND ) + ( \U1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~37_sumout ),
	.cout(\U1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~37 .extended_lut = "off";
defparam \U1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \U1|hPixel[15] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[15] .is_wysiwyg = "true";
defparam \U1|hPixel[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \U1|Add0~33 (
// Equation(s):
// \U1|Add0~33_sumout  = SUM(( \U1|hPixel [16] ) + ( GND ) + ( \U1|Add0~38  ))
// \U1|Add0~34  = CARRY(( \U1|hPixel [16] ) + ( GND ) + ( \U1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~33_sumout ),
	.cout(\U1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~33 .extended_lut = "off";
defparam \U1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \U1|hPixel[16] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[16] .is_wysiwyg = "true";
defparam \U1|hPixel[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \U1|Add0~29 (
// Equation(s):
// \U1|Add0~29_sumout  = SUM(( \U1|hPixel [17] ) + ( GND ) + ( \U1|Add0~34  ))
// \U1|Add0~30  = CARRY(( \U1|hPixel [17] ) + ( GND ) + ( \U1|Add0~34  ))

	.dataa(!\U1|hPixel [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~29_sumout ),
	.cout(\U1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~29 .extended_lut = "off";
defparam \U1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \U1|hPixel[17] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[17] .is_wysiwyg = "true";
defparam \U1|hPixel[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \U1|Add0~25 (
// Equation(s):
// \U1|Add0~25_sumout  = SUM(( \U1|hPixel [18] ) + ( GND ) + ( \U1|Add0~30  ))
// \U1|Add0~26  = CARRY(( \U1|hPixel [18] ) + ( GND ) + ( \U1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~25_sumout ),
	.cout(\U1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~25 .extended_lut = "off";
defparam \U1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \U1|hPixel[18] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[18] .is_wysiwyg = "true";
defparam \U1|hPixel[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \U1|Add0~21 (
// Equation(s):
// \U1|Add0~21_sumout  = SUM(( \U1|hPixel [19] ) + ( GND ) + ( \U1|Add0~26  ))
// \U1|Add0~22  = CARRY(( \U1|hPixel [19] ) + ( GND ) + ( \U1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|hPixel [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add0~21_sumout ),
	.cout(\U1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add0~21 .extended_lut = "off";
defparam \U1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \U1|hPixel[19] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[19] .is_wysiwyg = "true";
defparam \U1|hPixel[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \U1|hPixel[20] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hPixel [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hPixel[20] .is_wysiwyg = "true";
defparam \U1|hPixel[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \U1|LessThan2~0 (
// Equation(s):
// \U1|LessThan2~0_combout  = ( !\U1|hPixel [6] & ( \U1|hPixel [5] & ( (!\U1|hPixel [8] & (!\U1|hPixel [9] & !\U1|hPixel [7])) ) ) ) # ( \U1|hPixel [6] & ( !\U1|hPixel [5] & ( (!\U1|hPixel [8] & (!\U1|hPixel [9] & !\U1|hPixel [7])) ) ) ) # ( !\U1|hPixel [6] 
// & ( !\U1|hPixel [5] & ( (!\U1|hPixel [8] & (!\U1|hPixel [9] & !\U1|hPixel [7])) ) ) )

	.dataa(!\U1|hPixel [8]),
	.datab(gnd),
	.datac(!\U1|hPixel [9]),
	.datad(!\U1|hPixel [7]),
	.datae(!\U1|hPixel [6]),
	.dataf(!\U1|hPixel [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan2~0 .extended_lut = "off";
defparam \U1|LessThan2~0 .lut_mask = 64'hA000A000A0000000;
defparam \U1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \U1|LessThan2~1 (
// Equation(s):
// \U1|LessThan2~1_combout  = ( \U1|LessThan0~2_combout  & ( \U1|LessThan0~1_combout  & ( ((!\U1|LessThan2~0_combout ) # ((!\U1|LessThan0~3_combout ) # (!\U1|LessThan0~0_combout ))) # (\U1|hPixel [20]) ) ) ) # ( !\U1|LessThan0~2_combout  & ( 
// \U1|LessThan0~1_combout  ) ) # ( \U1|LessThan0~2_combout  & ( !\U1|LessThan0~1_combout  ) ) # ( !\U1|LessThan0~2_combout  & ( !\U1|LessThan0~1_combout  ) )

	.dataa(!\U1|hPixel [20]),
	.datab(!\U1|LessThan2~0_combout ),
	.datac(!\U1|LessThan0~3_combout ),
	.datad(!\U1|LessThan0~0_combout ),
	.datae(!\U1|LessThan0~2_combout ),
	.dataf(!\U1|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan2~1 .extended_lut = "off";
defparam \U1|LessThan2~1 .lut_mask = 64'hFFFFFFFFFFFFFFFD;
defparam \U1|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N37
dffeas \U1|hSync (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|LessThan2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|hSync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|hSync .is_wysiwyg = "true";
defparam \U1|hSync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \U1|Add1~125 (
// Equation(s):
// \U1|Add1~125_sumout  = SUM(( \U1|line [0] ) + ( VCC ) + ( !VCC ))
// \U1|Add1~126  = CARRY(( \U1|line [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~125_sumout ),
	.cout(\U1|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~125 .extended_lut = "off";
defparam \U1|Add1~125 .lut_mask = 64'h0000000000000F0F;
defparam \U1|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \U1|Add1~93 (
// Equation(s):
// \U1|Add1~93_sumout  = SUM(( \U1|line [18] ) + ( GND ) + ( \U1|Add1~98  ))
// \U1|Add1~94  = CARRY(( \U1|line [18] ) + ( GND ) + ( \U1|Add1~98  ))

	.dataa(gnd),
	.datab(!\U1|line [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~93_sumout ),
	.cout(\U1|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~93 .extended_lut = "off";
defparam \U1|Add1~93 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N57
cyclonev_lcell_comb \U1|Add1~89 (
// Equation(s):
// \U1|Add1~89_sumout  = SUM(( \U1|line [19] ) + ( GND ) + ( \U1|Add1~94  ))
// \U1|Add1~90  = CARRY(( \U1|line [19] ) + ( GND ) + ( \U1|Add1~94  ))

	.dataa(!\U1|line [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~89_sumout ),
	.cout(\U1|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~89 .extended_lut = "off";
defparam \U1|Add1~89 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N58
dffeas \U1|line[19] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[19] .is_wysiwyg = "true";
defparam \U1|line[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \U1|Add1~85 (
// Equation(s):
// \U1|Add1~85_sumout  = SUM(( \U1|line [20] ) + ( GND ) + ( \U1|Add1~90  ))
// \U1|Add1~86  = CARRY(( \U1|line [20] ) + ( GND ) + ( \U1|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~85_sumout ),
	.cout(\U1|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~85 .extended_lut = "off";
defparam \U1|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N1
dffeas \U1|line[20] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[20] .is_wysiwyg = "true";
defparam \U1|line[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \U1|Add1~81 (
// Equation(s):
// \U1|Add1~81_sumout  = SUM(( \U1|line [21] ) + ( GND ) + ( \U1|Add1~86  ))
// \U1|Add1~82  = CARRY(( \U1|line [21] ) + ( GND ) + ( \U1|Add1~86  ))

	.dataa(!\U1|line [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~81_sumout ),
	.cout(\U1|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~81 .extended_lut = "off";
defparam \U1|Add1~81 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N5
dffeas \U1|line[21] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[21] .is_wysiwyg = "true";
defparam \U1|line[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \U1|Add1~77 (
// Equation(s):
// \U1|Add1~77_sumout  = SUM(( \U1|line [22] ) + ( GND ) + ( \U1|Add1~82  ))
// \U1|Add1~78  = CARRY(( \U1|line [22] ) + ( GND ) + ( \U1|Add1~82  ))

	.dataa(gnd),
	.datab(!\U1|line [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~77_sumout ),
	.cout(\U1|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~77 .extended_lut = "off";
defparam \U1|Add1~77 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N8
dffeas \U1|line[22] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[22] .is_wysiwyg = "true";
defparam \U1|line[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \U1|Add1~73 (
// Equation(s):
// \U1|Add1~73_sumout  = SUM(( \U1|line [23] ) + ( GND ) + ( \U1|Add1~78  ))
// \U1|Add1~74  = CARRY(( \U1|line [23] ) + ( GND ) + ( \U1|Add1~78  ))

	.dataa(!\U1|line [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~73_sumout ),
	.cout(\U1|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~73 .extended_lut = "off";
defparam \U1|Add1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N10
dffeas \U1|line[23] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[23] .is_wysiwyg = "true";
defparam \U1|line[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \U1|Add1~69 (
// Equation(s):
// \U1|Add1~69_sumout  = SUM(( \U1|line [24] ) + ( GND ) + ( \U1|Add1~74  ))
// \U1|Add1~70  = CARRY(( \U1|line [24] ) + ( GND ) + ( \U1|Add1~74  ))

	.dataa(gnd),
	.datab(!\U1|line [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~69_sumout ),
	.cout(\U1|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~69 .extended_lut = "off";
defparam \U1|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N14
dffeas \U1|line[24] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[24] .is_wysiwyg = "true";
defparam \U1|line[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \U1|Add1~65 (
// Equation(s):
// \U1|Add1~65_sumout  = SUM(( \U1|line [25] ) + ( GND ) + ( \U1|Add1~70  ))
// \U1|Add1~66  = CARRY(( \U1|line [25] ) + ( GND ) + ( \U1|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~65_sumout ),
	.cout(\U1|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~65 .extended_lut = "off";
defparam \U1|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \U1|line[25] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[25] .is_wysiwyg = "true";
defparam \U1|line[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \U1|Add1~61 (
// Equation(s):
// \U1|Add1~61_sumout  = SUM(( \U1|line [26] ) + ( GND ) + ( \U1|Add1~66  ))
// \U1|Add1~62  = CARRY(( \U1|line [26] ) + ( GND ) + ( \U1|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~61_sumout ),
	.cout(\U1|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~61 .extended_lut = "off";
defparam \U1|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \U1|line[26] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[26] .is_wysiwyg = "true";
defparam \U1|line[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \U1|Add1~33 (
// Equation(s):
// \U1|Add1~33_sumout  = SUM(( \U1|line [27] ) + ( GND ) + ( \U1|Add1~62  ))
// \U1|Add1~34  = CARRY(( \U1|line [27] ) + ( GND ) + ( \U1|Add1~62  ))

	.dataa(!\U1|line [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~33_sumout ),
	.cout(\U1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~33 .extended_lut = "off";
defparam \U1|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N23
dffeas \U1|line[27] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[27] .is_wysiwyg = "true";
defparam \U1|line[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \U1|Add1~29 (
// Equation(s):
// \U1|Add1~29_sumout  = SUM(( \U1|line [28] ) + ( GND ) + ( \U1|Add1~34  ))
// \U1|Add1~30  = CARRY(( \U1|line [28] ) + ( GND ) + ( \U1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~29_sumout ),
	.cout(\U1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~29 .extended_lut = "off";
defparam \U1|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \U1|line[28] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[28] .is_wysiwyg = "true";
defparam \U1|line[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \U1|Add1~25 (
// Equation(s):
// \U1|Add1~25_sumout  = SUM(( \U1|line [29] ) + ( GND ) + ( \U1|Add1~30  ))
// \U1|Add1~26  = CARRY(( \U1|line [29] ) + ( GND ) + ( \U1|Add1~30  ))

	.dataa(!\U1|line [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~25_sumout ),
	.cout(\U1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~25 .extended_lut = "off";
defparam \U1|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \U1|line[29] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[29] .is_wysiwyg = "true";
defparam \U1|line[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \U1|Add1~21 (
// Equation(s):
// \U1|Add1~21_sumout  = SUM(( \U1|line [30] ) + ( GND ) + ( \U1|Add1~26  ))
// \U1|Add1~22  = CARRY(( \U1|line [30] ) + ( GND ) + ( \U1|Add1~26  ))

	.dataa(gnd),
	.datab(!\U1|line [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~21_sumout ),
	.cout(\U1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~21 .extended_lut = "off";
defparam \U1|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \U1|line[30] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[30] .is_wysiwyg = "true";
defparam \U1|line[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \U1|LessThan1~1 (
// Equation(s):
// \U1|LessThan1~1_combout  = ( !\U1|line [29] & ( (!\U1|line [27] & (!\U1|line [30] & !\U1|line [28])) ) )

	.dataa(!\U1|line [27]),
	.datab(!\U1|line [30]),
	.datac(!\U1|line [28]),
	.datad(gnd),
	.datae(!\U1|line [29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~1 .extended_lut = "off";
defparam \U1|LessThan1~1 .lut_mask = 64'h8080000080800000;
defparam \U1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N10
dffeas \U1|line[3]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[3]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N16
dffeas \U1|line[5]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[5]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N13
dffeas \U1|line[4]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[4]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \U1|line[6]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[6]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \U1|LessThan1~0 (
// Equation(s):
// \U1|LessThan1~0_combout  = ( !\U1|line [7] & ( !\U1|line [8] & ( (!\U1|line[5]~DUPLICATE_q  & (!\U1|line[4]~DUPLICATE_q  & !\U1|line[6]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\U1|line[5]~DUPLICATE_q ),
	.datac(!\U1|line[4]~DUPLICATE_q ),
	.datad(!\U1|line[6]~DUPLICATE_q ),
	.datae(!\U1|line [7]),
	.dataf(!\U1|line [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~0 .extended_lut = "off";
defparam \U1|LessThan1~0 .lut_mask = 64'hC000000000000000;
defparam \U1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N3
cyclonev_lcell_comb \U1|LessThan1~5 (
// Equation(s):
// \U1|LessThan1~5_combout  = ( \U1|LessThan1~0_combout  & ( (\U1|line [9] & (\U1|line[3]~DUPLICATE_q  & \U1|line [2])) ) ) # ( !\U1|LessThan1~0_combout  & ( \U1|line [9] ) )

	.dataa(!\U1|line [9]),
	.datab(!\U1|line[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\U1|line [2]),
	.datae(gnd),
	.dataf(!\U1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~5 .extended_lut = "off";
defparam \U1|LessThan1~5 .lut_mask = 64'h5555555500110011;
defparam \U1|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \U1|LessThan1~3 (
// Equation(s):
// \U1|LessThan1~3_combout  = ( !\U1|line [21] & ( !\U1|line [25] & ( (!\U1|line [23] & (!\U1|line [22] & (!\U1|line [26] & !\U1|line [24]))) ) ) )

	.dataa(!\U1|line [23]),
	.datab(!\U1|line [22]),
	.datac(!\U1|line [26]),
	.datad(!\U1|line [24]),
	.datae(!\U1|line [21]),
	.dataf(!\U1|line [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~3 .extended_lut = "off";
defparam \U1|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \U1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N34
dffeas \U1|line[11] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[11] .is_wysiwyg = "true";
defparam \U1|line[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N35
dffeas \U1|line[31] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[31] .is_wysiwyg = "true";
defparam \U1|line[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \U1|Add1~57 (
// Equation(s):
// \U1|Add1~57_sumout  = SUM(( \U1|line [31] ) + ( GND ) + ( \U1|Add1~22  ))

	.dataa(!\U1|line [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~57 .extended_lut = "off";
defparam \U1|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N34
dffeas \U1|line[31]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[31]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N40
dffeas \U1|line[13]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[13]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N18
cyclonev_lcell_comb \U1|LessThan1~2 (
// Equation(s):
// \U1|LessThan1~2_combout  = ( !\U1|line[31]~DUPLICATE_q  & ( !\U1|line[13]~DUPLICATE_q  & ( (!\U1|line [12] & (!\U1|line [11] & (!\U1|line [10] & !\U1|line [14]))) ) ) )

	.dataa(!\U1|line [12]),
	.datab(!\U1|line [11]),
	.datac(!\U1|line [10]),
	.datad(!\U1|line [14]),
	.datae(!\U1|line[31]~DUPLICATE_q ),
	.dataf(!\U1|line[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~2 .extended_lut = "off";
defparam \U1|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \U1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \U1|LessThan1~6 (
// Equation(s):
// \U1|LessThan1~6_combout  = ( \U1|LessThan1~3_combout  & ( \U1|LessThan1~2_combout  & ( (!\U1|LessThan1~4_combout ) # ((!\U1|LessThan1~1_combout ) # (\U1|LessThan1~5_combout )) ) ) ) # ( !\U1|LessThan1~3_combout  & ( \U1|LessThan1~2_combout  ) ) # ( 
// \U1|LessThan1~3_combout  & ( !\U1|LessThan1~2_combout  ) ) # ( !\U1|LessThan1~3_combout  & ( !\U1|LessThan1~2_combout  ) )

	.dataa(!\U1|LessThan1~4_combout ),
	.datab(!\U1|LessThan1~1_combout ),
	.datac(!\U1|LessThan1~5_combout ),
	.datad(gnd),
	.datae(!\U1|LessThan1~3_combout ),
	.dataf(!\U1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~6 .extended_lut = "off";
defparam \U1|LessThan1~6 .lut_mask = 64'hFFFFFFFFFFFFEFEF;
defparam \U1|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \U1|line[0] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[0] .is_wysiwyg = "true";
defparam \U1|line[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \U1|Add1~121 (
// Equation(s):
// \U1|Add1~121_sumout  = SUM(( \U1|line [1] ) + ( GND ) + ( \U1|Add1~126  ))
// \U1|Add1~122  = CARRY(( \U1|line [1] ) + ( GND ) + ( \U1|Add1~126  ))

	.dataa(!\U1|line [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~121_sumout ),
	.cout(\U1|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~121 .extended_lut = "off";
defparam \U1|Add1~121 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N5
dffeas \U1|line[1] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[1] .is_wysiwyg = "true";
defparam \U1|line[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \U1|Add1~117 (
// Equation(s):
// \U1|Add1~117_sumout  = SUM(( \U1|line [2] ) + ( GND ) + ( \U1|Add1~122  ))
// \U1|Add1~118  = CARRY(( \U1|line [2] ) + ( GND ) + ( \U1|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~117_sumout ),
	.cout(\U1|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~117 .extended_lut = "off";
defparam \U1|Add1~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \U1|line[2] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[2] .is_wysiwyg = "true";
defparam \U1|line[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N9
cyclonev_lcell_comb \U1|Add1~113 (
// Equation(s):
// \U1|Add1~113_sumout  = SUM(( \U1|line [3] ) + ( GND ) + ( \U1|Add1~118  ))
// \U1|Add1~114  = CARRY(( \U1|line [3] ) + ( GND ) + ( \U1|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~113_sumout ),
	.cout(\U1|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~113 .extended_lut = "off";
defparam \U1|Add1~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N11
dffeas \U1|line[3] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[3] .is_wysiwyg = "true";
defparam \U1|line[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \U1|Add1~17 (
// Equation(s):
// \U1|Add1~17_sumout  = SUM(( \U1|line [4] ) + ( GND ) + ( \U1|Add1~114  ))
// \U1|Add1~18  = CARRY(( \U1|line [4] ) + ( GND ) + ( \U1|Add1~114  ))

	.dataa(gnd),
	.datab(!\U1|line [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~17_sumout ),
	.cout(\U1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~17 .extended_lut = "off";
defparam \U1|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \U1|line[4] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[4] .is_wysiwyg = "true";
defparam \U1|line[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N15
cyclonev_lcell_comb \U1|Add1~13 (
// Equation(s):
// \U1|Add1~13_sumout  = SUM(( \U1|line [5] ) + ( GND ) + ( \U1|Add1~18  ))
// \U1|Add1~14  = CARRY(( \U1|line [5] ) + ( GND ) + ( \U1|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~13_sumout ),
	.cout(\U1|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~13 .extended_lut = "off";
defparam \U1|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N17
dffeas \U1|line[5] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[5] .is_wysiwyg = "true";
defparam \U1|line[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \U1|Add1~9 (
// Equation(s):
// \U1|Add1~9_sumout  = SUM(( \U1|line [6] ) + ( GND ) + ( \U1|Add1~14  ))
// \U1|Add1~10  = CARRY(( \U1|line [6] ) + ( GND ) + ( \U1|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~9_sumout ),
	.cout(\U1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~9 .extended_lut = "off";
defparam \U1|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N20
dffeas \U1|line[6] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[6] .is_wysiwyg = "true";
defparam \U1|line[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \U1|Add1~5 (
// Equation(s):
// \U1|Add1~5_sumout  = SUM(( \U1|line [7] ) + ( GND ) + ( \U1|Add1~10  ))
// \U1|Add1~6  = CARRY(( \U1|line [7] ) + ( GND ) + ( \U1|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~5_sumout ),
	.cout(\U1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~5 .extended_lut = "off";
defparam \U1|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N22
dffeas \U1|line[7] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[7] .is_wysiwyg = "true";
defparam \U1|line[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \U1|Add1~1 (
// Equation(s):
// \U1|Add1~1_sumout  = SUM(( \U1|line [8] ) + ( GND ) + ( \U1|Add1~6  ))
// \U1|Add1~2  = CARRY(( \U1|line [8] ) + ( GND ) + ( \U1|Add1~6  ))

	.dataa(gnd),
	.datab(!\U1|line [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~1_sumout ),
	.cout(\U1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~1 .extended_lut = "off";
defparam \U1|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N25
dffeas \U1|line[8] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[8] .is_wysiwyg = "true";
defparam \U1|line[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N27
cyclonev_lcell_comb \U1|Add1~109 (
// Equation(s):
// \U1|Add1~109_sumout  = SUM(( \U1|line [9] ) + ( GND ) + ( \U1|Add1~2  ))
// \U1|Add1~110  = CARRY(( \U1|line [9] ) + ( GND ) + ( \U1|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~109_sumout ),
	.cout(\U1|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~109 .extended_lut = "off";
defparam \U1|Add1~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N28
dffeas \U1|line[9] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[9] .is_wysiwyg = "true";
defparam \U1|line[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \U1|Add1~53 (
// Equation(s):
// \U1|Add1~53_sumout  = SUM(( \U1|line [10] ) + ( GND ) + ( \U1|Add1~110  ))
// \U1|Add1~54  = CARRY(( \U1|line [10] ) + ( GND ) + ( \U1|Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~53_sumout ),
	.cout(\U1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~53 .extended_lut = "off";
defparam \U1|Add1~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N31
dffeas \U1|line[10] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[10] .is_wysiwyg = "true";
defparam \U1|line[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \U1|Add1~49 (
// Equation(s):
// \U1|Add1~49_sumout  = SUM(( \U1|line[11]~DUPLICATE_q  ) + ( GND ) + ( \U1|Add1~54  ))
// \U1|Add1~50  = CARRY(( \U1|line[11]~DUPLICATE_q  ) + ( GND ) + ( \U1|Add1~54  ))

	.dataa(!\U1|line[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~49_sumout ),
	.cout(\U1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~49 .extended_lut = "off";
defparam \U1|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \U1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N35
dffeas \U1|line[11]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[11]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \U1|Add1~45 (
// Equation(s):
// \U1|Add1~45_sumout  = SUM(( \U1|line [12] ) + ( GND ) + ( \U1|Add1~50  ))
// \U1|Add1~46  = CARRY(( \U1|line [12] ) + ( GND ) + ( \U1|Add1~50  ))

	.dataa(gnd),
	.datab(!\U1|line [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~45_sumout ),
	.cout(\U1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~45 .extended_lut = "off";
defparam \U1|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N37
dffeas \U1|line[12] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[12] .is_wysiwyg = "true";
defparam \U1|line[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \U1|Add1~41 (
// Equation(s):
// \U1|Add1~41_sumout  = SUM(( \U1|line [13] ) + ( GND ) + ( \U1|Add1~46  ))
// \U1|Add1~42  = CARRY(( \U1|line [13] ) + ( GND ) + ( \U1|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~41_sumout ),
	.cout(\U1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~41 .extended_lut = "off";
defparam \U1|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N41
dffeas \U1|line[13] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[13] .is_wysiwyg = "true";
defparam \U1|line[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \U1|Add1~37 (
// Equation(s):
// \U1|Add1~37_sumout  = SUM(( \U1|line [14] ) + ( GND ) + ( \U1|Add1~42  ))
// \U1|Add1~38  = CARRY(( \U1|line [14] ) + ( GND ) + ( \U1|Add1~42  ))

	.dataa(gnd),
	.datab(!\U1|line [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~37_sumout ),
	.cout(\U1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~37 .extended_lut = "off";
defparam \U1|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \U1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N43
dffeas \U1|line[14] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[14] .is_wysiwyg = "true";
defparam \U1|line[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N45
cyclonev_lcell_comb \U1|Add1~105 (
// Equation(s):
// \U1|Add1~105_sumout  = SUM(( \U1|line [15] ) + ( GND ) + ( \U1|Add1~38  ))
// \U1|Add1~106  = CARRY(( \U1|line [15] ) + ( GND ) + ( \U1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~105_sumout ),
	.cout(\U1|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~105 .extended_lut = "off";
defparam \U1|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N47
dffeas \U1|line[15] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[15] .is_wysiwyg = "true";
defparam \U1|line[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \U1|Add1~101 (
// Equation(s):
// \U1|Add1~101_sumout  = SUM(( \U1|line [16] ) + ( GND ) + ( \U1|Add1~106  ))
// \U1|Add1~102  = CARRY(( \U1|line [16] ) + ( GND ) + ( \U1|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~101_sumout ),
	.cout(\U1|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~101 .extended_lut = "off";
defparam \U1|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N50
dffeas \U1|line[16] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[16] .is_wysiwyg = "true";
defparam \U1|line[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N51
cyclonev_lcell_comb \U1|Add1~97 (
// Equation(s):
// \U1|Add1~97_sumout  = SUM(( \U1|line [17] ) + ( GND ) + ( \U1|Add1~102  ))
// \U1|Add1~98  = CARRY(( \U1|line [17] ) + ( GND ) + ( \U1|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U1|line [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U1|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U1|Add1~97_sumout ),
	.cout(\U1|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \U1|Add1~97 .extended_lut = "off";
defparam \U1|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U1|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N52
dffeas \U1|line[17] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[17] .is_wysiwyg = "true";
defparam \U1|line[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N55
dffeas \U1|line[18] (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[18] .is_wysiwyg = "true";
defparam \U1|line[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N49
dffeas \U1|line[16]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[16]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N46
dffeas \U1|line[15]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[15]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \U1|LessThan1~4 (
// Equation(s):
// \U1|LessThan1~4_combout  = ( !\U1|line [20] & ( !\U1|line [17] & ( (!\U1|line [18] & (!\U1|line[16]~DUPLICATE_q  & (!\U1|line[15]~DUPLICATE_q  & !\U1|line [19]))) ) ) )

	.dataa(!\U1|line [18]),
	.datab(!\U1|line[16]~DUPLICATE_q ),
	.datac(!\U1|line[15]~DUPLICATE_q ),
	.datad(!\U1|line [19]),
	.datae(!\U1|line [20]),
	.dataf(!\U1|line [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan1~4 .extended_lut = "off";
defparam \U1|LessThan1~4 .lut_mask = 64'h8000000000000000;
defparam \U1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y5_N4
dffeas \U1|line[1]~DUPLICATE (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(!\U0|reset~combout ),
	.aload(gnd),
	.sclr(\U1|LessThan1~6_combout ),
	.sload(gnd),
	.ena(\U1|LessThan0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|line[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|line[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U1|line[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \U1|LessThan3~0 (
// Equation(s):
// \U1|LessThan3~0_combout  = ( !\U1|line[1]~DUPLICATE_q  & ( (!\U1|line [9] & (!\U1|line[3]~DUPLICATE_q  & !\U1|line [2])) ) )

	.dataa(!\U1|line [9]),
	.datab(!\U1|line[3]~DUPLICATE_q ),
	.datac(!\U1|line [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U1|line[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan3~0 .extended_lut = "off";
defparam \U1|LessThan3~0 .lut_mask = 64'h8080808000000000;
defparam \U1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N30
cyclonev_lcell_comb \U1|LessThan3~1 (
// Equation(s):
// \U1|LessThan3~1_combout  = ( \U1|LessThan1~3_combout  & ( \U1|LessThan1~2_combout  & ( (!\U1|LessThan1~4_combout ) # ((!\U1|LessThan1~1_combout ) # ((!\U1|LessThan3~0_combout ) # (!\U1|LessThan1~0_combout ))) ) ) ) # ( !\U1|LessThan1~3_combout  & ( 
// \U1|LessThan1~2_combout  ) ) # ( \U1|LessThan1~3_combout  & ( !\U1|LessThan1~2_combout  ) ) # ( !\U1|LessThan1~3_combout  & ( !\U1|LessThan1~2_combout  ) )

	.dataa(!\U1|LessThan1~4_combout ),
	.datab(!\U1|LessThan1~1_combout ),
	.datac(!\U1|LessThan3~0_combout ),
	.datad(!\U1|LessThan1~0_combout ),
	.datae(!\U1|LessThan1~3_combout ),
	.dataf(!\U1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|LessThan3~1 .extended_lut = "off";
defparam \U1|LessThan3~1 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \U1|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N31
dffeas \U1|vSync (
	.clk(\U0|PLL1|video_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\U1|LessThan3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|vSync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|vSync .is_wysiwyg = "true";
defparam \U1|vSync .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y63_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
