
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/reconfig/xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/reconfig/xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chao33' on host 'flubber1.crnch.gatech.edu' (Linux_x86_64 version 4.15.0-135-generic) on Thu Apr 15 14:28:24 EDT 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1'.
INFO: [HLS 200-1510] Running: set_top GIN_compute_one_graph 
INFO: [HLS 200-1510] Running: add_files GIN_compute.cpp 
INFO: [HLS 200-10] Adding design file 'GIN_compute.cpp' to the project
INFO: [HLS 200-1510] Running: add_files main.cpp 
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/nethome/chao33/GNN_Acc/GIN/HLS_simple_v6/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 207.632 MB.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'GIN_compute.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.97 seconds. CPU system time: 1.28 seconds. Elapsed time: 22.3 seconds; current allocated memory: 209.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'get_nd_emb_addr(int)' into 'compute_node_embedding(int, int*)' (GIN_compute.cpp:230:0)
INFO: [HLS 214-178] Inlining function 'get_ed_emb_addr(int, int)' into 'compute_edge_embedding_and_message_passing(int, int, int (*) [3], int)' (GIN_compute.cpp:178:0)
INFO: [HLS 214-178] Inlining function 'MLP_one_node_one_dim(int, int, ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int)' into 'MLP(ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<28, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (GIN_compute.cpp:107:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
WARNING: [HLS 214-205] The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of '0' will be ignored, in 'GIN_compute_one_graph' (GIN_compute.cpp:410:0)
INFO: [HLS 214-115] Multiple burst reads of length 171 and bit width 32 in loop 'VITIS_LOOP_347_1'(GIN_compute.cpp:347:20) has been inferred on port 'mem' (GIN_compute.cpp:347:20)
INFO: [HLS 214-115] Multiple burst reads of length 120 and bit width 32 in loop 'VITIS_LOOP_351_2'(GIN_compute.cpp:351:23) has been inferred on port 'mem' (GIN_compute.cpp:351:23)
INFO: [HLS 214-115] Multiple burst reads of length 80 and bit width 32 in loop 'VITIS_LOOP_357_4'(GIN_compute.cpp:357:23) has been inferred on port 'mem' (GIN_compute.cpp:357:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.67 seconds. CPU system time: 0.57 seconds. Elapsed time: 6.55 seconds; current allocated memory: 211.653 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.656 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 223.669 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 239.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_edge_embedding_and_message_passing' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_114_2' (GIN_compute.cpp:114) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_1' (GIN_compute.cpp:221) in function 'compute_node_embedding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_337_2' (GIN_compute.cpp:337) in function 'global_graph_prediction' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_1' (GIN_compute.cpp:347) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_352_3' (GIN_compute.cpp:352) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_4' (GIN_compute.cpp:357) in function 'load_graph' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_314_1' (GIN_compute.cpp:314) in function 'global_mean_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_199_2' (GIN_compute.cpp:199) in function 'compute_edge_embedding_and_message_passing' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_134_4' (GIN_compute.cpp:134) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_140_5' (GIN_compute.cpp:140) in function 'MLP' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_316_2' (GIN_compute.cpp:315) in function 'global_mean_pooling' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_202_3' (GIN_compute.cpp:201) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_169_1' (GIN_compute.cpp:168) in function 'compute_edge_embedding_and_message_passing' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_92_1' (GIN_compute.cpp:91) in function 'MLP' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (GIN_compute.cpp:99) in function 'MLP' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_142_6' (GIN_compute.cpp:142) in function 'MLP' completely with a factor of 100.
INFO: [XFORM 203-101] Partitioning array 'edge_embedding_table.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge_attr'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'mlp_in.V'  accessed through non-constant indices on dimension 2 (GIN_compute.cpp:116:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'mlp_in.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_embedding.V'  accessed through non-constant indices on dimension 2, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'node_embedding.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_weights.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_1_bias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_weights.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'mlp_2_bias.V'  in dimension 2 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'message.V' in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-11] Balancing expressions in function 'global_mean_pooling' (GIN_compute.cpp:314:54)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.46 seconds; current allocated memory: 287.359 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_351_2' (GIN_compute.cpp:351:31) in function 'load_graph'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_1' (GIN_compute.cpp:195:31) in function 'compute_edge_embedding_and_message_passing'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_1' (GIN_compute.cpp:113:31) in function 'MLP'.
INFO: [HLS 200-472] Inferring partial write operation for 'node_feature' (GIN_compute.cpp:348:25)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_list' (GIN_compute.cpp:358:22)
INFO: [HLS 200-472] Inferring partial write operation for 'edge_attr.0' (GIN_compute.cpp:353:29)
INFO: [HLS 200-472] Inferring partial write operation for 'graph_embedding.V' (GIN_compute.cpp:319:22)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'message.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' (GIN_compute.cpp:144:41)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.1' (GIN_compute.cpp:116:31)
INFO: [HLS 200-472] Inferring partial write operation for 'mlp_in.V.0' (GIN_compute.cpp:115:29)
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.0' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.48' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.49' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.50' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.51' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.52' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.53' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.54' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.55' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.56' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.57' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.58' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.59' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.60' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.61' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.62' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.63' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.64' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.65' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.66' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.67' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.68' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.69' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.70' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.71' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.72' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.73' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.74' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.75' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.76' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.77' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.78' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.79' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.80' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.81' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.82' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.83' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.84' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.85' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.86' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.87' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.88' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.89' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.90' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.91' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.92' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.93' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.94' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.95' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.96' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.97' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.98' 
INFO: [HLS 200-472] Inferring partial write operation for 'node_embedding.V.99' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.93 seconds. CPU system time: 0.14 seconds. Elapsed time: 10.46 seconds; current allocated memory: 407.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GIN_compute_one_graph' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'node_feature' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'edge_attr_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'graph_embedding_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:435): 'node_embedding_table_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (GIN_compute.cpp:436): 'edge_embedding_table_V_0' does not exist or is optimized away.
WARNING: [SYN 201-107] Renaming port name 'GIN_compute_one_graph/task' to 'GIN_compute_one_graph/task_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_347_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_351_2_VITIS_LOOP_352_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_357_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.46 seconds; current allocated memory: 412.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 413.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 413.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 415.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_195_1_VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 416.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 418.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1_VITIS_LOOP_114_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.29 seconds; current allocated memory: 432.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.08 seconds; current allocated memory: 440.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.01 seconds; current allocated memory: 441.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.46 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 441.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_314_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_314_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.51 seconds; current allocated memory: 449.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.64 seconds; current allocated memory: 460.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.77 seconds; current allocated memory: 460.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 460.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 460.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.8 seconds; current allocated memory: 462.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0 seconds. Elapsed time: 2.31 seconds; current allocated memory: 462.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_node_embedding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_node_embedding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 466.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_edge_embedding_and_message_passing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15s_8ns_7ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_edge_embedding_and_message_passing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 472.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1287_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.43 seconds; current allocated memory: 486.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.73 seconds; current allocated memory: 517.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'global_mean_pooling' is 7200, found 8 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state8), (1'b1 == ap_CS_fsm_state9), (1'b1 == ap_CS_fsm_state10)
INFO: [RTGEN 206-100] Generating core module 'mul_28s_30ns_57_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_28_1_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 533.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_graph_prediction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_graph_prediction'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.53 seconds. CPU system time: 0.14 seconds. Elapsed time: 12.92 seconds; current allocated memory: 577.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GIN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_list_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/edge_attr_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/task_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_1_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_weights_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_mlp_2_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_node_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/gnn_edge_embedding_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_weight_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/graph_pred_linear_bias_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GIN_compute_one_graph/eps_fixed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GIN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'node_feature' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_list' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edge_attr_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'node_embedding_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'message_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'mlp_in_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'graph_embedding_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'node_feature_in', 'edge_list_in', 'edge_attr_in', 'graph_attr', 'task_r', 'gnn_node_mlp_1_weights_fixed', 'gnn_node_mlp_1_bias_fixed', 'gnn_node_mlp_2_weights_fixed', 'gnn_node_mlp_2_bias_fixed', 'gnn_node_embedding_fixed', 'gnn_edge_embedding_fixed', 'graph_pred_linear_weight_fixed', 'graph_pred_linear_bias_fixed', 'eps_fixed' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'GIN_compute_one_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.53 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.16 seconds; current allocated memory: 589.304 MB.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_node_feature_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_load_graph_edge_attr_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_5ns_8ns_12_1_1_Multiplier_0'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_MLP_mlp_in_V_1_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-282] Generating pipelined core: 'GIN_compute_one_graph_mul_28s_30ns_57_1_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_global_mean_pooling_graph_embedding_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'GIN_compute_one_graph_edge_list_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14.62 seconds. CPU system time: 0.56 seconds. Elapsed time: 16.62 seconds; current allocated memory: 606.685 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GIN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for GIN_compute_one_graph.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 146.7 seconds. CPU system time: 3.33 seconds. Elapsed time: 158.72 seconds; current allocated memory: 615.796 MB.
INFO: [HLS 200-112] Total CPU user time: 152.26 seconds. Total CPU system time: 4.62 seconds. Total elapsed time: 164.02 seconds; peak allocated memory: 606.685 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Apr 15 14:31:08 2021...
