--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml main_schema.twx main_schema.ncd -o main_schema.twr
main_schema.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf -ucf PS2_USB_SDC.ucf

Design file:              main_schema.ncd
Physical constraint file: main_schema.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 105252 paths analyzed, 4077 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.489ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_16/XLXI_3.B (RAMB16_X0Y2.DIB2), 3294 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_26 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.487ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_26 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.592   XLXI_31/n<26>
                                                       XLXI_31/n_26
    SLICE_X35Y39.F4      net (fanout=3)        1.611   XLXI_31/n<26>
    SLICE_X35Y39.COUT    Topcyf                1.162   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_lut<2>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X49Y18.G1      net (fanout=600)      6.218   XLXI_31/song_and0000
    SLICE_X49Y18.F5      Tif5                  0.875   XLXI_26/Mmux_Char_18_f517
                                                       XLXI_26/Mmux_Char_18_f5_161
                                                       XLXI_26/Mmux_Char_18_f5_16
    SLICE_X49Y18.FXINA   net (fanout=1)        0.000   XLXI_26/Mmux_Char_18_f517
    SLICE_X49Y18.FX      Tinafx                0.463   XLXI_26/Mmux_Char_18_f517
                                                       XLXI_26/Mmux_Char_17_f6_1
    SLICE_X48Y19.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_17_f62
    SLICE_X48Y19.FX      Tinbfx                0.364   XLXI_26/Mmux_Char_18_f516
                                                       XLXI_26/Mmux_Char_15_f7_1
    SLICE_X49Y17.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f72
    SLICE_X49Y17.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_13_f82
                                                       XLXI_26/Mmux_Char_13_f8_1
    SLICE_X39Y17.G4      net (fanout=1)        0.901   XLXI_26/Mmux_Char_13_f82
    SLICE_X39Y17.F5      Tif5                  0.875   XLXI_26/Mmux_Char_7_f52
                                                       XLXI_26/Mmux_Char_92
                                                       XLXI_26/Mmux_Char_7_f5_1
    SLICE_X39Y16.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_7_f52
    SLICE_X39Y16.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_5_f62
                                                       XLXI_26/Mmux_Char_5_f6_1
    SLICE_X22Y14.F1      net (fanout=1)        1.025   XLXI_26/Mmux_Char_5_f62
    SLICE_X22Y14.X       Tilo                  0.759   XLXI_16/XLXN_698<2>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X0Y2.DIB2     net (fanout=1)        1.137   XLXI_16/XLXN_698<2>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     17.487ns (6.595ns logic, 10.892ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_26 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.465ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_26 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.592   XLXI_31/n<26>
                                                       XLXI_31/n_26
    SLICE_X35Y39.F4      net (fanout=3)        1.611   XLXI_31/n<26>
    SLICE_X35Y39.COUT    Topcyf                1.162   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_lut<2>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X46Y22.G2      net (fanout=600)      6.124   XLXI_31/song_and0000
    SLICE_X46Y22.F5      Tif5                  1.033   XLXI_26/Mmux_Char_15_f546
                                                       XLXI_26/Mmux_Char_15_f5_451
                                                       XLXI_26/Mmux_Char_15_f5_45
    SLICE_X46Y22.FXINA   net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f546
    SLICE_X46Y22.FX      Tinafx                0.364   XLXI_26/Mmux_Char_15_f546
                                                       XLXI_26/Mmux_Char_14_f6_26
    SLICE_X46Y23.FXINA   net (fanout=1)        0.000   XLXI_26/Mmux_Char_14_f627
    SLICE_X46Y23.FX      Tinafx                0.364   XLXI_26/Mmux_Char_16_f551
                                                       XLXI_26/Mmux_Char_13_f7_14
    SLICE_X47Y21.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_13_f715
    SLICE_X47Y21.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_11_f88
                                                       XLXI_26/Mmux_Char_11_f8_7
    SLICE_X39Y17.F3      net (fanout=1)        0.914   XLXI_26/Mmux_Char_11_f88
    SLICE_X39Y17.F5      Tif5                  0.875   XLXI_26/Mmux_Char_7_f52
                                                       XLXI_26/Mmux_Char_85
                                                       XLXI_26/Mmux_Char_7_f5_1
    SLICE_X39Y16.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_7_f52
    SLICE_X39Y16.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_5_f62
                                                       XLXI_26/Mmux_Char_5_f6_1
    SLICE_X22Y14.F1      net (fanout=1)        1.025   XLXI_26/Mmux_Char_5_f62
    SLICE_X22Y14.X       Tilo                  0.759   XLXI_16/XLXN_698<2>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X0Y2.DIB2     net (fanout=1)        1.137   XLXI_16/XLXN_698<2>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     17.465ns (6.654ns logic, 10.811ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_26 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.446ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_26 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.592   XLXI_31/n<26>
                                                       XLXI_31/n_26
    SLICE_X35Y39.F4      net (fanout=3)        1.611   XLXI_31/n<26>
    SLICE_X35Y39.COUT    Topcyf                1.162   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_lut<2>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X49Y19.F1      net (fanout=600)      6.177   XLXI_31/song_and0000
    SLICE_X49Y19.F5      Tif5                  0.875   XLXI_26/Mmux_Char_19_f52
                                                       XLXI_26/Mmux_Char_19_f5_11
                                                       XLXI_26/Mmux_Char_19_f5_1
    SLICE_X49Y18.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_19_f52
    SLICE_X49Y18.FX      Tinbfx                0.463   XLXI_26/Mmux_Char_18_f517
                                                       XLXI_26/Mmux_Char_17_f6_1
    SLICE_X48Y19.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_17_f62
    SLICE_X48Y19.FX      Tinbfx                0.364   XLXI_26/Mmux_Char_18_f516
                                                       XLXI_26/Mmux_Char_15_f7_1
    SLICE_X49Y17.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f72
    SLICE_X49Y17.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_13_f82
                                                       XLXI_26/Mmux_Char_13_f8_1
    SLICE_X39Y17.G4      net (fanout=1)        0.901   XLXI_26/Mmux_Char_13_f82
    SLICE_X39Y17.F5      Tif5                  0.875   XLXI_26/Mmux_Char_7_f52
                                                       XLXI_26/Mmux_Char_92
                                                       XLXI_26/Mmux_Char_7_f5_1
    SLICE_X39Y16.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_7_f52
    SLICE_X39Y16.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_5_f62
                                                       XLXI_26/Mmux_Char_5_f6_1
    SLICE_X22Y14.F1      net (fanout=1)        1.025   XLXI_26/Mmux_Char_5_f62
    SLICE_X22Y14.X       Tilo                  0.759   XLXI_16/XLXN_698<2>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<2>1
    RAMB16_X0Y2.DIB2     net (fanout=1)        1.137   XLXI_16/XLXN_698<2>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     17.446ns (6.595ns logic, 10.851ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/XLXI_3.B (RAMB16_X0Y2.DIB3), 1411 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_26 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.176ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_26 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.592   XLXI_31/n<26>
                                                       XLXI_31/n_26
    SLICE_X35Y39.F4      net (fanout=3)        1.611   XLXI_31/n<26>
    SLICE_X35Y39.COUT    Topcyf                1.162   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_lut<2>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X48Y5.F1       net (fanout=600)      5.699   XLXI_31/song_and0000
    SLICE_X48Y5.F5       Tif5                  1.033   XLXI_26/Mmux_Char_17_f548
                                                       XLXI_26/Mmux_Char_17_f5_471
                                                       XLXI_26/Mmux_Char_17_f5_47
    SLICE_X48Y4.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_17_f548
    SLICE_X48Y4.FX       Tinbfx                0.364   XLXI_26/Mmux_Char_16_f569
                                                       XLXI_26/Mmux_Char_15_f6_32
    SLICE_X48Y5.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f633
    SLICE_X48Y5.FX       Tinafx                0.364   XLXI_26/Mmux_Char_17_f548
                                                       XLXI_26/Mmux_Char_14_f7_11
    SLICE_X49Y3.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_14_f712
    SLICE_X49Y3.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_12_f89
                                                       XLXI_26/Mmux_Char_12_f8_8
    SLICE_X45Y2.G4       net (fanout=1)        0.588   XLXI_26/Mmux_Char_12_f89
    SLICE_X45Y2.F5       Tif5                  0.875   XLXI_26/Mmux_Char_5_f63
                                                       XLXI_26/Mmux_Char_86
                                                       XLXI_26/Mmux_Char_6_f5_2
    SLICE_X45Y2.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_6_f53
    SLICE_X45Y2.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_5_f63
                                                       XLXI_26/Mmux_Char_5_f6_2
    SLICE_X24Y6.F1       net (fanout=1)        1.101   XLXI_26/Mmux_Char_5_f63
    SLICE_X24Y6.X        Tilo                  0.759   XLXI_16/XLXN_698<3>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<3>1
    RAMB16_X0Y2.DIB3     net (fanout=1)        1.523   XLXI_16/XLXN_698<3>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     17.176ns (6.654ns logic, 10.522ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_26 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.176ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_26 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.592   XLXI_31/n<26>
                                                       XLXI_31/n_26
    SLICE_X35Y39.F4      net (fanout=3)        1.611   XLXI_31/n<26>
    SLICE_X35Y39.COUT    Topcyf                1.162   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_lut<2>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X48Y4.F1       net (fanout=600)      5.699   XLXI_31/song_and0000
    SLICE_X48Y4.F5       Tif5                  1.033   XLXI_26/Mmux_Char_16_f569
                                                       XLXI_26/Mmux_Char_16_f5_681
                                                       XLXI_26/Mmux_Char_16_f5_68
    SLICE_X48Y4.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_16_f569
    SLICE_X48Y4.FX       Tinafx                0.364   XLXI_26/Mmux_Char_16_f569
                                                       XLXI_26/Mmux_Char_15_f6_32
    SLICE_X48Y5.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f633
    SLICE_X48Y5.FX       Tinafx                0.364   XLXI_26/Mmux_Char_17_f548
                                                       XLXI_26/Mmux_Char_14_f7_11
    SLICE_X49Y3.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_14_f712
    SLICE_X49Y3.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_12_f89
                                                       XLXI_26/Mmux_Char_12_f8_8
    SLICE_X45Y2.G4       net (fanout=1)        0.588   XLXI_26/Mmux_Char_12_f89
    SLICE_X45Y2.F5       Tif5                  0.875   XLXI_26/Mmux_Char_5_f63
                                                       XLXI_26/Mmux_Char_86
                                                       XLXI_26/Mmux_Char_6_f5_2
    SLICE_X45Y2.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_6_f53
    SLICE_X45Y2.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_5_f63
                                                       XLXI_26/Mmux_Char_5_f6_2
    SLICE_X24Y6.F1       net (fanout=1)        1.101   XLXI_26/Mmux_Char_5_f63
    SLICE_X24Y6.X        Tilo                  0.759   XLXI_16/XLXN_698<3>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<3>1
    RAMB16_X0Y2.DIB3     net (fanout=1)        1.523   XLXI_16/XLXN_698<3>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     17.176ns (6.654ns logic, 10.522ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_25 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.114ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_25 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.YQ      Tcko                  0.652   XLXI_31/n<24>
                                                       XLXI_31/n_25
    SLICE_X35Y38.G3      net (fanout=3)        1.532   XLXI_31/n<25>
    SLICE_X35Y38.COUT    Topcyg                1.001   XLXI_31/song_and0000_wg_cy<1>
                                                       XLXI_31/song_and0000_wg_lut<1>
                                                       XLXI_31/song_and0000_wg_cy<1>
    SLICE_X35Y39.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<1>
    SLICE_X35Y39.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X48Y4.F1       net (fanout=600)      5.699   XLXI_31/song_and0000
    SLICE_X48Y4.F5       Tif5                  1.033   XLXI_26/Mmux_Char_16_f569
                                                       XLXI_26/Mmux_Char_16_f5_681
                                                       XLXI_26/Mmux_Char_16_f5_68
    SLICE_X48Y4.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_16_f569
    SLICE_X48Y4.FX       Tinafx                0.364   XLXI_26/Mmux_Char_16_f569
                                                       XLXI_26/Mmux_Char_15_f6_32
    SLICE_X48Y5.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f633
    SLICE_X48Y5.FX       Tinafx                0.364   XLXI_26/Mmux_Char_17_f548
                                                       XLXI_26/Mmux_Char_14_f7_11
    SLICE_X49Y3.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_14_f712
    SLICE_X49Y3.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_12_f89
                                                       XLXI_26/Mmux_Char_12_f8_8
    SLICE_X45Y2.G4       net (fanout=1)        0.588   XLXI_26/Mmux_Char_12_f89
    SLICE_X45Y2.F5       Tif5                  0.875   XLXI_26/Mmux_Char_5_f63
                                                       XLXI_26/Mmux_Char_86
                                                       XLXI_26/Mmux_Char_6_f5_2
    SLICE_X45Y2.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_6_f53
    SLICE_X45Y2.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_5_f63
                                                       XLXI_26/Mmux_Char_5_f6_2
    SLICE_X24Y6.F1       net (fanout=1)        1.101   XLXI_26/Mmux_Char_5_f63
    SLICE_X24Y6.X        Tilo                  0.759   XLXI_16/XLXN_698<3>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<3>1
    RAMB16_X0Y2.DIB3     net (fanout=1)        1.523   XLXI_16/XLXN_698<3>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     17.114ns (6.671ns logic, 10.443ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_16/XLXI_3.B (RAMB16_X0Y2.DIB0), 2083 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_26 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.845ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_26 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.592   XLXI_31/n<26>
                                                       XLXI_31/n_26
    SLICE_X35Y39.F4      net (fanout=3)        1.611   XLXI_31/n<26>
    SLICE_X35Y39.COUT    Topcyf                1.162   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_lut<2>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X0Y33.F1       net (fanout=600)      5.544   XLXI_31/song_and0000
    SLICE_X0Y33.F5       Tif5                  1.033   XLXI_26/Mmux_Char_17_f57
                                                       XLXI_26/Mmux_Char_17_f5_61
                                                       XLXI_26/Mmux_Char_17_f5_6
    SLICE_X0Y32.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_17_f57
    SLICE_X0Y32.FX       Tinbfx                0.364   XLXI_26/Mmux_Char_15_f6_5/F5.I1
                                                       XLXI_26/Mmux_Char_15_f6_5/MUXF6
    SLICE_X0Y33.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f66
    SLICE_X0Y33.FX       Tinafx                0.364   XLXI_26/Mmux_Char_17_f57
                                                       XLXI_26/Mmux_Char_14_f7_0/MUXF7
    SLICE_X1Y31.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_14_f71
    SLICE_X1Y31.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_12_f81
                                                       XLXI_26/Mmux_Char_12_f8_0
    SLICE_X13Y31.F2      net (fanout=1)        0.758   XLXI_26/Mmux_Char_12_f81
    SLICE_X13Y31.F5      Tif5                  0.875   XLXI_26/Mmux_Char_7_f5
                                                       XLXI_26/Mmux_Char_81
                                                       XLXI_26/Mmux_Char_7_f5
    SLICE_X13Y30.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_7_f5
    SLICE_X13Y30.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_5_f6
                                                       XLXI_26/Mmux_Char_5_f6
    SLICE_X15Y13.F3      net (fanout=1)        0.984   XLXI_26/Mmux_Char_5_f6
    SLICE_X15Y13.X       Tilo                  0.704   XLXI_16/XLXN_698<0>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<0>1
    RAMB16_X0Y2.DIB0     net (fanout=1)        1.349   XLXI_16/XLXN_698<0>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     16.845ns (6.599ns logic, 10.246ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_25 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.783ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_25 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.YQ      Tcko                  0.652   XLXI_31/n<24>
                                                       XLXI_31/n_25
    SLICE_X35Y38.G3      net (fanout=3)        1.532   XLXI_31/n<25>
    SLICE_X35Y38.COUT    Topcyg                1.001   XLXI_31/song_and0000_wg_cy<1>
                                                       XLXI_31/song_and0000_wg_lut<1>
                                                       XLXI_31/song_and0000_wg_cy<1>
    SLICE_X35Y39.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<1>
    SLICE_X35Y39.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X0Y33.F1       net (fanout=600)      5.544   XLXI_31/song_and0000
    SLICE_X0Y33.F5       Tif5                  1.033   XLXI_26/Mmux_Char_17_f57
                                                       XLXI_26/Mmux_Char_17_f5_61
                                                       XLXI_26/Mmux_Char_17_f5_6
    SLICE_X0Y32.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_17_f57
    SLICE_X0Y32.FX       Tinbfx                0.364   XLXI_26/Mmux_Char_15_f6_5/F5.I1
                                                       XLXI_26/Mmux_Char_15_f6_5/MUXF6
    SLICE_X0Y33.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f66
    SLICE_X0Y33.FX       Tinafx                0.364   XLXI_26/Mmux_Char_17_f57
                                                       XLXI_26/Mmux_Char_14_f7_0/MUXF7
    SLICE_X1Y31.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_14_f71
    SLICE_X1Y31.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_12_f81
                                                       XLXI_26/Mmux_Char_12_f8_0
    SLICE_X13Y31.F2      net (fanout=1)        0.758   XLXI_26/Mmux_Char_12_f81
    SLICE_X13Y31.F5      Tif5                  0.875   XLXI_26/Mmux_Char_7_f5
                                                       XLXI_26/Mmux_Char_81
                                                       XLXI_26/Mmux_Char_7_f5
    SLICE_X13Y30.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_7_f5
    SLICE_X13Y30.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_5_f6
                                                       XLXI_26/Mmux_Char_5_f6
    SLICE_X15Y13.F3      net (fanout=1)        0.984   XLXI_26/Mmux_Char_5_f6
    SLICE_X15Y13.X       Tilo                  0.704   XLXI_16/XLXN_698<0>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<0>1
    RAMB16_X0Y2.DIB0     net (fanout=1)        1.349   XLXI_16/XLXN_698<0>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     16.783ns (6.616ns logic, 10.167ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/n_26 (FF)
  Destination:          XLXI_16/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.688ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.124 - 0.126)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_31/n_26 to XLXI_16/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.XQ      Tcko                  0.592   XLXI_31/n<26>
                                                       XLXI_31/n_26
    SLICE_X35Y39.F4      net (fanout=3)        1.611   XLXI_31/n<26>
    SLICE_X35Y39.COUT    Topcyf                1.162   XLXI_31/song_and0000_wg_cy<3>
                                                       XLXI_31/song_and0000_wg_lut<2>
                                                       XLXI_31/song_and0000_wg_cy<2>
                                                       XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<3>
    SLICE_X35Y40.COUT    Tbyp                  0.118   XLXI_31/song_and0000_wg_cy<5>
                                                       XLXI_31/song_and0000_wg_cy<4>
                                                       XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.CIN     net (fanout=1)        0.000   XLXI_31/song_and0000_wg_cy<5>
    SLICE_X35Y41.COUT    Tbyp                  0.118   XLXI_31/song_and0000
                                                       XLXI_31/song_and0000_wg_cy<6>
                                                       XLXI_31/song_and0000_wg_cy<7>
    SLICE_X1Y40.F4       net (fanout=600)      4.891   XLXI_31/song_and0000
    SLICE_X1Y40.F5       Tif5                  0.875   XLXI_26/Mmux_Char_16_f512
                                                       XLXI_26/Mmux_Char_16_f5_1110
                                                       XLXI_26/Mmux_Char_16_f5_11
    SLICE_X1Y40.FXINA    net (fanout=1)        0.000   XLXI_26/Mmux_Char_16_f512
    SLICE_X1Y40.FX       Tinafx                0.463   XLXI_26/Mmux_Char_16_f512
                                                       XLXI_26/Mmux_Char_15_f6_3
    SLICE_X0Y41.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_15_f64
    SLICE_X0Y41.FX       Tinbfx                0.364   XLXI_26/Mmux_Char_13_f7_2/MUXF6.I1/F5.I0
                                                       XLXI_26/Mmux_Char_13_f7_2/MUXF7
    SLICE_X1Y39.FXINB    net (fanout=1)        0.000   XLXI_26/Mmux_Char_13_f73
    SLICE_X1Y39.Y        Tif6y                 0.521   XLXI_26/Mmux_Char_11_f82
                                                       XLXI_26/Mmux_Char_11_f8_1
    SLICE_X13Y31.F4      net (fanout=1)        1.313   XLXI_26/Mmux_Char_11_f82
    SLICE_X13Y31.F5      Tif5                  0.875   XLXI_26/Mmux_Char_7_f5
                                                       XLXI_26/Mmux_Char_81
                                                       XLXI_26/Mmux_Char_7_f5
    SLICE_X13Y30.FXINB   net (fanout=1)        0.000   XLXI_26/Mmux_Char_7_f5
    SLICE_X13Y30.Y       Tif6y                 0.521   XLXI_26/Mmux_Char_5_f6
                                                       XLXI_26/Mmux_Char_5_f6
    SLICE_X15Y13.F3      net (fanout=1)        0.984   XLXI_26/Mmux_Char_5_f6
    SLICE_X15Y13.X       Tilo                  0.704   XLXI_16/XLXN_698<0>
                                                       XLXI_16/I_CursorCnt/RAM_DI_Out<0>1
    RAMB16_X0Y2.DIB0     net (fanout=1)        1.349   XLXI_16/XLXN_698<0>
    RAMB16_X0Y2.CLKB     Tbdck                 0.227   XLXI_16/XLXI_3
                                                       XLXI_16/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                     16.688ns (6.540ns logic, 10.148ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A (RAMB16_X0Y4.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_4/XLXI_94/DO_1 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.836ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.071 - 0.063)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_4/XLXI_94/DO_1 to XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.XQ       Tcko                  0.474   XLXI_2/XLXI_4/XLXI_94/DO<1>
                                                       XLXI_2/XLXI_4/XLXI_94/DO_1
    RAMB16_X0Y4.DIA1     net (fanout=1)        0.488   XLXI_2/XLXI_4/XLXI_94/DO<1>
    RAMB16_X0Y4.CLKA     Tbckd       (-Th)     0.126   XLXI_2/XLXI_4/XLXI_89/Mram_BRAM
                                                       XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A
    -------------------------------------------------  ---------------------------
    Total                                      0.836ns (0.348ns logic, 0.488ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A (RAMB16_X0Y4.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_4/XLXI_94/DO_0 (FF)
  Destination:          XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.071 - 0.063)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_4/XLXI_94/DO_0 to XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.YQ       Tcko                  0.522   XLXI_2/XLXI_4/XLXI_94/DO<1>
                                                       XLXI_2/XLXI_4/XLXI_94/DO_0
    RAMB16_X0Y4.DIA0     net (fanout=1)        0.488   XLXI_2/XLXI_4/XLXI_94/DO<0>
    RAMB16_X0Y4.CLKA     Tbckd       (-Th)     0.126   XLXI_2/XLXI_4/XLXI_89/Mram_BRAM
                                                       XLXI_2/XLXI_4/XLXI_89/Mram_BRAM.A
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.396ns logic, 0.488ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3/sr4B_3_7 (SLICE_X14Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_3/sr4B_2_7 (FF)
  Destination:          XLXI_2/XLXI_3/sr4B_3_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.010ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.011 - 0.008)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_3/sr4B_2_7 to XLXI_2/XLXI_3/sr4B_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.XQ      Tcko                  0.474   XLXI_2/XLXI_3/sr4B_2_7
                                                       XLXI_2/XLXI_3/sr4B_2_7
    SLICE_X14Y54.BX      net (fanout=4)        0.402   XLXI_2/XLXI_3/sr4B_2_7
    SLICE_X14Y54.CLK     Tckdi       (-Th)    -0.134   XLXI_2/XLXI_3/sr4B_3_7
                                                       XLXI_2/XLXI_3/sr4B_3_7
    -------------------------------------------------  ---------------------------
    Total                                      1.010ns (0.608ns logic, 0.402ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_16/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_16/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_16/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_16/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_16/XLXI_147/Mrom_DO_rom0000/CLKA
  Logical resource: XLXI_16/XLXI_147/Mrom_DO_rom0000.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   17.489|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 105252 paths, 0 nets, and 12945 connections

Design statistics:
   Minimum period:  17.489ns{1}   (Maximum frequency:  57.179MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 11:10:11 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



