// Seed: 83978622
module module_0 (
    input  tri  id_0,
    output wire id_1,
    input  tri  id_2
);
  wire id_4;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_16,
    input uwire id_1,
    output wire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9,
    input tri0 id_10,
    output wire id_11,
    input uwire id_12,
    input supply0 id_13,
    output wand id_14
);
  module_0 modCall_1 (
      id_6,
      id_2,
      id_10
  );
  initial id_16 <= id_1;
endmodule
