{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708015420855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708015420855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:43:37 2024 " "Processing started: Thu Feb 15 16:43:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708015420855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015420855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor -c mkr_vidor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor -c mkr_vidor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015420855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708015421197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708015421197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tsmale/documents/github/proj300/fpga/rtl/mkr_vidor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tsmale/documents/github/proj300/fpga/rtl/mkr_vidor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mkr_vidor " "Found entity 1: mkr_vidor" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708015428364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015428364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mkr_vidor " "Elaborating entity \"mkr_vidor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 mkr_vidor.sv(34) " "Verilog HDL assignment warning at mkr_vidor.sv(34): truncated value with size 32 to match size of target (25)" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mkr_vidor.sv(39) " "Verilog HDL assignment warning at mkr_vidor.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_addr mkr_vidor.sv(8) " "Output port \"sdram_addr\" at mkr_vidor.sv(8) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ba mkr_vidor.sv(9) " "Output port \"sdram_ba\" at mkr_vidor.sv(9) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_dqm mkr_vidor.sv(14) " "Output port \"sdram_dqm\" at mkr_vidor.sv(14) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sam_int_out mkr_vidor.sv(5) " "Output port \"sam_int_out\" at mkr_vidor.sv(5) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_clk mkr_vidor.sv(7) " "Output port \"sdram_clk\" at mkr_vidor.sv(7) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cas_n mkr_vidor.sv(10) " "Output port \"sdram_cas_n\" at mkr_vidor.sv(10) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cke mkr_vidor.sv(11) " "Output port \"sdram_cke\" at mkr_vidor.sv(11) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_cs_n mkr_vidor.sv(12) " "Output port \"sdram_cs_n\" at mkr_vidor.sv(12) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_ras_n mkr_vidor.sv(15) " "Output port \"sdram_ras_n\" at mkr_vidor.sv(15) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdram_we_n mkr_vidor.sv(16) " "Output port \"sdram_we_n\" at mkr_vidor.sv(16) has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708015428394 "|mkr_vidor"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[0\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[0\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[1\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[1\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[2\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[2\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[3\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[3\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[4\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[4\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[5\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[5\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[6\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[6\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "mkr_gpio\[7\] " "Inserted always-enabled tri-state buffer between \"mkr_gpio\[7\]\" and its non-tri-state driver." {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1708015428759 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1708015428759 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[0\] " "bidirectional pin \"sdram_dq\[0\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[1\] " "bidirectional pin \"sdram_dq\[1\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[2\] " "bidirectional pin \"sdram_dq\[2\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[3\] " "bidirectional pin \"sdram_dq\[3\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[4\] " "bidirectional pin \"sdram_dq\[4\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[5\] " "bidirectional pin \"sdram_dq\[5\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[6\] " "bidirectional pin \"sdram_dq\[6\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[7\] " "bidirectional pin \"sdram_dq\[7\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[8\] " "bidirectional pin \"sdram_dq\[8\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[9\] " "bidirectional pin \"sdram_dq\[9\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[10\] " "bidirectional pin \"sdram_dq\[10\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[11\] " "bidirectional pin \"sdram_dq\[11\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[12\] " "bidirectional pin \"sdram_dq\[12\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[13\] " "bidirectional pin \"sdram_dq\[13\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[14\] " "bidirectional pin \"sdram_dq\[14\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sdram_dq\[15\] " "bidirectional pin \"sdram_dq\[15\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_aref " "bidirectional pin \"mkr_aref\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[0\] " "bidirectional pin \"mkr_analog\[0\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[1\] " "bidirectional pin \"mkr_analog\[1\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[2\] " "bidirectional pin \"mkr_analog\[2\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[3\] " "bidirectional pin \"mkr_analog\[3\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[4\] " "bidirectional pin \"mkr_analog\[4\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[5\] " "bidirectional pin \"mkr_analog\[5\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_analog\[6\] " "bidirectional pin \"mkr_analog\[6\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[8\] " "bidirectional pin \"mkr_gpio\[8\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[9\] " "bidirectional pin \"mkr_gpio\[9\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[10\] " "bidirectional pin \"mkr_gpio\[10\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[11\] " "bidirectional pin \"mkr_gpio\[11\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[12\] " "bidirectional pin \"mkr_gpio\[12\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[13\] " "bidirectional pin \"mkr_gpio\[13\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mkr_gpio\[14\] " "bidirectional pin \"mkr_gpio\[14\]\" has no driver" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708015428759 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1708015428759 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708015428776 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1708015428776 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[0\]~synth " "Node \"mkr_gpio\[0\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[1\]~synth " "Node \"mkr_gpio\[1\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[2\]~synth " "Node \"mkr_gpio\[2\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[3\]~synth " "Node \"mkr_gpio\[3\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[4\]~synth " "Node \"mkr_gpio\[4\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[5\]~synth " "Node \"mkr_gpio\[5\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[6\]~synth " "Node \"mkr_gpio\[6\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""} { "Warning" "WMLS_MLS_NODE_NAME" "mkr_gpio\[7\]~synth " "Node \"mkr_gpio\[7\]~synth\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015428786 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1708015428786 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sam_int_out GND " "Pin \"sam_int_out\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sam_int_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_clk GND " "Pin \"sdram_clk\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[0\] GND " "Pin \"sdram_addr\[0\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[1\] GND " "Pin \"sdram_addr\[1\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[2\] GND " "Pin \"sdram_addr\[2\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[4\] GND " "Pin \"sdram_addr\[4\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[5\] GND " "Pin \"sdram_addr\[5\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[10\] GND " "Pin \"sdram_addr\[10\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[0\] GND " "Pin \"sdram_ba\[0\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[1\] GND " "Pin \"sdram_ba\[1\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cas_n GND " "Pin \"sdram_cas_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke GND " "Pin \"sdram_cke\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ras_n GND " "Pin \"sdram_ras_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_we_n GND " "Pin \"sdram_we_n\" is stuck at GND" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708015428786 "|mkr_vidor|sdram_we_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708015428786 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708015428856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708015429383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708015429383 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sam_int_in " "No output dependent on input pin \"sam_int_in\"" {  } { { "../../rtl/mkr_vidor.sv" "" { Text "C:/Users/tsmale/Documents/GitHub/PROJ300/fpga/rtl/mkr_vidor.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708015429413 "|mkr_vidor|sam_int_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708015429413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708015429413 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708015429413 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "39 " "Implemented 39 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708015429413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708015429413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708015429413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708015429423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:43:49 2024 " "Processing ended: Thu Feb 15 16:43:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708015429423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708015429423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708015429423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708015429423 ""}
