(module dut_Mul_14U_7665_4
  (input [6:0] in1)
  (output [13:0] out1)
  {if maxLatencyConstr!=0 {(clock clk)}}
  (wire [13:0] asc001 )
  (sum i1 asc001  (posprod 7'H64 in1))

  {set has_stall_pin 0}
  {if maxLatencyConstr!=0 {  (rreg {maxLatencyConstr}  out1_pipe out1  asc001  clk (property cycletime {clkPeriodConstr}) (property minlat 0) (property outdelay {outputDelayAllowance}))} {  (assign out1  asc001  ) }}
)
