<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Oct 12 19:51:17 2021" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:arty-a7-100:part0:1.0" DEVICE="7a100t" NAME="memory" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_ref_i" SIGIS="clk" SIGNAME="External_Ports_clk_ref_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="clk_ref_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_i" SIGIS="clk" SIGNAME="External_Ports_sys_clk_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_clk_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="proc_sys_reset_0" PORT="ext_reset_in"/>
        <CONNECTION INSTANCE="mig_7series_0" PORT="sys_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="init_calib_complete" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="83333333" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk_sync_rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="15" NAME="ddr3_dq" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dqs_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_dqs_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dqs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_dqs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="13" NAME="ddr3_addr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_ras_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_ras_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_cas_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_cas_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_we_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_we_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ddr3_reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="mig_7series_0_ddr3_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr3_ck_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_ck_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr3_ck_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_ck_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_dm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mig_7series_0" PORT="ddr3_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_arlock" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_arready" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_arvalid" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="S_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="S_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_awlock" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_awready" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="S_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_awvalid" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_BID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_bready" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_bvalid" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_RID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_rlast" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_rready" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_rvalid" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_wlast" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_wready" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_wvalid" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="system_cache_0" PORT="S0_AXI_GEN_WVALID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="ddr3" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="83333333"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="32"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="32"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_mig_7series_0_2_ui_clk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_araddr"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="S_AXI_arburst"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S_AXI_arcache"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="S_AXI_arid"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="S_AXI_arlen"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S_AXI_arlock"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="S_AXI_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="S_AXI_arqos"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_arready"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S_AXI_arsize"/>
        <PORTMAP LOGICAL="ARUSER" PHYSICAL="S_AXI_aruser"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="S_AXI_awburst"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S_AXI_awcache"/>
        <PORTMAP LOGICAL="AWID" PHYSICAL="S_AXI_awid"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="S_AXI_awlen"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S_AXI_awlock"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="S_AXI_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="S_AXI_awqos"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_awready"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S_AXI_awsize"/>
        <PORTMAP LOGICAL="AWUSER" PHYSICAL="S_AXI_awuser"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_awvalid"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="S_AXI_bid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_rdata"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="S_AXI_rid"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="S_AXI_rlast"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_wdata"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="S_AXI_wlast"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/mig_7series_0" HWVERSION="4.2" INSTANCE="mig_7series_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="mig_7series" VLNV="xilinx.com:ip:mig_7series:4.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NoOfControllers" VALUE="1"/>
        <PARAMETER NAME="COMBINED_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="REFCLK_TYPE" VALUE="NOBUF"/>
        <PARAMETER NAME="MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="TEMP_MON_CONTROL" VALUE="INTERNAL"/>
        <PARAMETER NAME="POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="SYSCLK_TYPE" VALUE="NOBUF"/>
        <PARAMETER NAME="USE_AXI" VALUE="1"/>
        <PARAMETER NAME="ECC" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQ_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DDR3_DQS_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR3_DM_WIDTH" VALUE="2"/>
        <PARAMETER NAME="DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR3_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="DDR3_nCK_PER_CLK" VALUE="4"/>
        <PARAMETER NAME="DDR3_DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="83333333"/>
        <PARAMETER NAME="PHASE" VALUE="0.000"/>
        <PARAMETER NAME="UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_VCO" VALUE="666"/>
        <PARAMETER NAME="MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="28"/>
        <PARAMETER NAME="C_S_AXI_MEM_SIZE" VALUE="268435456"/>
        <PARAMETER NAME="QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C0_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C0_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C0_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C0_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C0_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C0_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C0_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C0_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C0_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C0_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C0_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C0_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C0_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C0_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C0_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C0_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C0_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C0_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C1_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C1_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C1_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C1_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C1_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C1_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C1_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C1_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C1_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C1_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C1_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C1_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C1_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C1_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C1_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C1_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C1_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C1_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C1_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C2_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C2_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C2_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C2_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C2_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C2_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C2_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C2_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C2_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C2_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C2_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C2_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C2_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C2_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C2_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C2_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C2_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C2_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C2_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C3_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C3_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C3_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C3_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C3_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C3_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C3_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C3_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C3_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C3_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C3_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C3_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C3_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C3_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C3_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C3_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C3_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C3_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C3_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C4_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C4_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C4_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C4_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C4_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C4_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C4_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C4_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C4_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C4_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C4_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C4_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C4_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C4_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C4_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C4_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C4_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C4_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C4_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C5_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C5_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C5_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C5_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C5_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C5_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C5_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C5_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C5_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C5_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C5_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C5_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C5_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C5_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C5_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C5_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C5_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C5_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C5_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C6_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C6_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C6_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C6_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C6_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C6_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C6_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C6_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C6_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C6_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C6_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C6_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C6_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C6_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C6_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C6_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C6_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C6_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C6_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="C7_MEM_TYPE" VALUE="DDR3"/>
        <PARAMETER NAME="C7_IS_CLK_SHARED" VALUE="FALSE"/>
        <PARAMETER NAME="C7_SYSCLK_TYPE" VALUE="DIFF"/>
        <PARAMETER NAME="C7_USE_AXI" VALUE="0"/>
        <PARAMETER NAME="C7_ECC" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR3_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR3_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR3_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR3_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_DDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_DDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_ODT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQ_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_ROW_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C7_LPDDR2_BANK_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C7_LPDDR2_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CKE_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_CS_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_nCS_PER_RANK" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_CS_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_DM_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_USE_ODT_PORT" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_REG_CTRL" VALUE="OFF"/>
        <PARAMETER NAME="C7_LPDDR2_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_LPDDR2_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DQS_CNT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_DDRX_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDRX_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDRX_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR3_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR3_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_DDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_DDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_ADDR_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_LPDDR2_nCK_PER_CLK" VALUE="2"/>
        <PARAMETER NAME="C7_LPDDR2_DATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_FREQ_HZ" VALUE="100.0"/>
        <PARAMETER NAME="C7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C7_UI_EXTRA_CLOCKS" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_VCO" VALUE="1200.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_FREQ" VALUE="10.0"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_FREQ" VALUE="10"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT0_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT2_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT1_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT3_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_MMCM_CLKOUT4_EN" VALUE="FALSE"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_CTRL_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_C_S_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C7_C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C7_C_S_AXI_MEM_SIZE" VALUE="1048576"/>
        <PARAMETER NAME="C7_QDRIIP_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_QDRIIP_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_QDRIIP_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_QDRIIP_BW_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_QDRIIP_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_QDRIIP_BURST_LEN" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDIII_NUM_DEVICES" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDIII_RLD_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_QK_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C7_RLDIII_CK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DK_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDIII_QVLD_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_DEBUG_PORT" VALUE="OFF"/>
        <PARAMETER NAME="C7_RLDX_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DATA_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C7_RLDX_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDX_BANK_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C7_RLDX_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDX_DM_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_CMD_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_RLDIII_ADDR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C7_RLDIII_nCK_PER_CLK" VALUE="1"/>
        <PARAMETER NAME="C7_POLARITY" VALUE="ACTIVE_LOW"/>
        <PARAMETER NAME="XML_INPUT_FILE" VALUE="mig_b.prj"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="MIG_DONT_TOUCH_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="BOARD_MIG_PARAM" VALUE="Custom"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_mig_7series_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="MEMORY_CTRL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sys_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_ref_i" SIGIS="clk" SIGNAME="External_Ports_clk_ref_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_ref_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="15" NAME="ddr3_dq" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dqs_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="1" NAME="ddr3_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dqs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="ddr3_addr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ddr3_ba" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_ras_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_ras_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_cas_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_cas_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_we_n" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_we_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ddr3_reset_n" SIGIS="rst" SIGNAME="mig_7series_0_ddr3_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_p" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr3_ck_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_ck_n" RIGHT="0" SIGIS="clk" SIGNAME="mig_7series_0_ddr3_ck_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cke" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_cs_n" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="ddr3_dm" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_dm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="ddr3_odt" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_ddr3_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="ddr3_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ui_clk_sync_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="mig_7series_0_ui_clk_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ui_clk_sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="83333333" DIR="O" NAME="ui_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ui_clk"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="system_cache_0" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="27" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="M0_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="dcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="sys_clk_i" SIGIS="clk" SIGNAME="External_Ports_sys_clk_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_clk_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="init_calib_complete" SIGIS="undef" SIGNAME="mig_7series_0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="mig_7series_0_DDR3" DATAWIDTH="8" NAME="DDR3" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DQ" PHYSICAL="ddr3_dq"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="ddr3_dqs_p"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="ddr3_dqs_n"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ddr3_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="ddr3_ba"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="ddr3_ras_n"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="ddr3_cas_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="ddr3_we_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="ddr3_reset_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="ddr3_ck_p"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="ddr3_ck_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="ddr3_cke"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="ddr3_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="ddr3_dm"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="ddr3_odt"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="system_cache_0_M0_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="FREQ_HZ" VALUE="83333333"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="28"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_mig_7series_0_2_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="83333333" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_sys_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sys_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef" SIGNAME="mig_7series_0_mmcm_locked">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="mmcm_locked"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mb_reset" POLARITY="ACTIVE_HIGH" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="mig_7series_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/system_cache_0" HWVERSION="5.0" INSTANCE="system_cache_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="system_cache" VLNV="xilinx.com:ip:system_cache:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=system_cache;v=v5_0;d=pg118-system-cache.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="system_cache"/>
        <PARAMETER NAME="C_FREQ" VALUE="83333333"/>
        <PARAMETER NAME="C_ENABLE_EXT_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_EXT_TRACE_TRIG_IN" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_EXT_TRACE_TRIG_OUT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_EXT_TRACE_TIMESTAMP" VALUE="0"/>
        <PARAMETER NAME="C_EXT_TRACE_TIMESTAMP_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_EXT_TRACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_EXT_TRACE_DATA" VALUE="0"/>
        <PARAMETER NAME="C_EXT_TRACE_TX_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_EXT_TRACE_TX_CTRL_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_EXT_TRACE_RX_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_EXT_TRACE_RX_CTRL_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_ENABLE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CTRL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_STATISTICS" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_VERSION_REGISTER" VALUE="0"/>
        <PARAMETER NAME="C_STATISTICS_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_NUM_OPTIMIZED_PORTS" VALUE="0"/>
        <PARAMETER NAME="C_NUM_GENERIC_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MASTER_PORTS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_ATC_INTEGRITY" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_TAG_INTEGRITY" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DATA_INTEGRITY" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ACE_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CCIX_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CHI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CHI_DATACHECK_ERROR" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_CHI_POISON_ERROR" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_EXCLUSIVE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ADDRESS_TRANSLATION" VALUE="0"/>
        <PARAMETER NAME="C_ATC_SIZE" VALUE="256"/>
        <PARAMETER NAME="C_ENABLE_NON_SECURE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ERROR_HANDLING" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_HOME" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_SLAVE" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_SAMPLE_METHOD" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_TRACE_PREFETCH" VALUE="1"/>
        <PARAMETER NAME="C_TRACE_MEMORY_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CXS_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CXS_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_CXS_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_ENABLE_S_AXI_CTRL_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_S_AXI_CTRL_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_CTRL_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_ENABLE_AXIS_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_AXIS_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_NUM_WAYS" VALUE="2"/>
        <PARAMETER NAME="C_CACHE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CACHE_BLOCKS" VALUE="1"/>
        <PARAMETER NAME="C_CACHE_LINE_LENGTH" VALUE="16"/>
        <PARAMETER NAME="C_CACHE_SIZE" VALUE="262144"/>
        <PARAMETER NAME="C_ENABLE_PARTIAL_LINE" VALUE="0"/>
        <PARAMETER NAME="C_CACHE_LRU_MEMORY_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_CACHE_TAG_MEMORY_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_CACHE_DATA_MEMORY_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_GEN_MATCH_Lx_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_PEER_PORT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_SUPPORT_SNOOP_FILTER" VALUE="0"/>
        <PARAMETER NAME="C_NUM_LINKS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SLAVE_TRANSACTIONS" VALUE="16"/>
        <PARAMETER NAME="C_NUM_MASTER_TRANSACTIONS" VALUE="32"/>
        <PARAMETER NAME="C_NUM_SNOOP_TRANSACTIONS" VALUE="16"/>
        <PARAMETER NAME="C_MSG_CHAIN_LENGTH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_OOO_CHANNELS" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_QOS" VALUE="15"/>
        <PARAMETER NAME="C_KEEP_SHARED_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_READ_ONLY_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_READ_EXCLUSIVE_CLEAN" VALUE="1"/>
        <PARAMETER NAME="C_DYNAMIC_PORT_PROPERTY_OVERRIDE" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_KEEP_READ_ONCE" VALUE="1"/>
        <PARAMETER NAME="C_SNOOP_KEEP_READ_SHARED" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_KEEP_READ_CLEAN" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_KEEP_READ_NSD" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_KEEP_CLEAN_SHARED" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_PASS_READ_ONCE" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_PASS_READ_SHARED" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_PASS_READ_CLEAN" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_PASS_READ_NSD" VALUE="0"/>
        <PARAMETER NAME="C_SNOOP_KEEP_SNPTOSC" VALUE="0"/>
        <PARAMETER NAME="C_FORCE_SILENT_INVALIDATION" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_REPLAY_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_REPLAY_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_REPLAY_STIMULI_METHOD" VALUE="1"/>
        <PARAMETER NAME="C_REPLAY_ENABLE_PIPELINE" VALUE="1"/>
        <PARAMETER NAME="C_DEFAULT_DOMAIN" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_REQ0_ID" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_REQ1_ID" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_REQ2_ID" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_REQ3_ID" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_HA0_ID" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_HA1_ID" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_HA2_ID" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_HA3_ID" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_SNOOP_FILTER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_BROADCAST_SNOOP" VALUE="1"/>
        <PARAMETER NAME="C_NUM_SNOOPED_AGENTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_HASH_BINS" VALUE="8192"/>
        <PARAMETER NAME="C_SNOOP_FILTER_COUNT_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_COHERENT_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_NUM_SAM_ENTRIES" VALUE="1"/>
        <PARAMETER NAME="C_SAM0_VALID" VALUE="0"/>
        <PARAMETER NAME="C_SAM0_LOCAL" VALUE="0"/>
        <PARAMETER NAME="C_SAM0_ID" VALUE="0"/>
        <PARAMETER NAME="C_SAM0_LINK" VALUE="0"/>
        <PARAMETER NAME="C_SAM0_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_SAM0_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_SAM1_VALID" VALUE="0"/>
        <PARAMETER NAME="C_SAM1_LOCAL" VALUE="0"/>
        <PARAMETER NAME="C_SAM1_ID" VALUE="0"/>
        <PARAMETER NAME="C_SAM1_LINK" VALUE="0"/>
        <PARAMETER NAME="C_SAM1_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_SAM1_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_SAM2_VALID" VALUE="0"/>
        <PARAMETER NAME="C_SAM2_LOCAL" VALUE="0"/>
        <PARAMETER NAME="C_SAM2_ID" VALUE="0"/>
        <PARAMETER NAME="C_SAM2_LINK" VALUE="0"/>
        <PARAMETER NAME="C_SAM2_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_SAM2_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_SAM3_VALID" VALUE="0"/>
        <PARAMETER NAME="C_SAM3_LOCAL" VALUE="0"/>
        <PARAMETER NAME="C_SAM3_ID" VALUE="0"/>
        <PARAMETER NAME="C_SAM3_LINK" VALUE="0"/>
        <PARAMETER NAME="C_SAM3_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_SAM3_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M0_NUM_MEMORY_POOLS" VALUE="0"/>
        <PARAMETER NAME="C_M0_MP0_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_M0_MP0_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M0_MP1_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_M0_MP1_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M0_MP2_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_M0_MP2_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_M0_MP3_BASEADDR" VALUE="0xFFFFFFFFFFFFFFFF"/>
        <PARAMETER NAME="C_M0_MP3_HIGHADDR" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_Lx_CACHE_LINE_LENGTH" VALUE="4"/>
        <PARAMETER NAME="C_Lx_CACHE_SIZE" VALUE="8192"/>
        <PARAMETER NAME="C_Lx_NUM_WAYS" VALUE="1"/>
        <PARAMETER NAME="C_S0_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S0_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S0_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S0_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT0_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT0_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT0_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT0_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT0_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT0_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT0_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT0_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT0_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT0_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT0_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT0_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S1_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S1_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S1_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S1_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S1_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT1_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT1_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT1_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT1_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT1_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT1_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT1_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT1_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT1_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT1_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT1_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT1_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S2_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S2_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S2_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S2_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S2_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT2_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT2_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT2_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT2_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT2_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT2_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT2_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT2_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT2_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT2_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT2_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT2_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S3_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S3_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S3_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S3_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S3_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT3_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT3_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT3_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT3_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT3_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT3_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT3_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT3_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT3_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT3_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT3_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT3_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S4_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S4_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S4_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S4_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S4_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT4_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT4_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT4_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT4_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT4_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT4_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT4_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT4_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT4_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT4_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT4_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT4_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S5_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S5_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S5_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S5_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S5_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT5_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT5_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT5_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT5_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT5_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT5_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT5_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT5_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT5_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT5_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT5_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT5_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S6_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S6_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S6_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S6_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S6_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT6_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT6_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT6_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT6_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT6_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT6_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT6_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT6_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT6_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT6_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT6_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT6_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S7_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S7_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S7_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S7_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S7_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT7_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT7_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT7_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT7_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT7_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT7_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT7_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT7_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT7_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT7_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT7_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT7_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S8_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S8_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S8_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S8_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S8_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT8_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT8_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT8_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT8_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT8_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT8_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT8_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT8_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT8_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT8_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT8_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT8_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S9_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S9_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S9_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S9_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S9_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT9_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT9_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT9_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT9_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT9_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT9_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT9_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT9_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT9_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT9_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT9_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT9_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S10_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S10_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S10_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S10_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S10_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT10_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT10_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT10_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT10_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT10_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT10_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT10_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT10_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT10_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT10_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT10_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT10_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S11_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S11_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S11_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S11_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S11_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT11_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT11_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT11_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT11_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT11_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT11_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT11_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT11_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT11_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT11_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT11_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT11_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S12_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S12_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S12_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S12_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S12_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT12_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT12_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT12_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT12_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT12_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT12_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT12_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT12_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT12_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT12_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT12_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT12_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S13_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S13_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S13_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S13_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S13_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT13_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT13_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT13_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT13_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT13_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT13_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT13_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT13_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT13_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT13_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT13_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT13_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S14_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S14_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S14_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S14_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S14_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT14_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT14_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT14_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT14_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT14_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT14_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT14_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT14_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT14_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT14_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT14_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT14_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S15_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S15_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S15_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_S15_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S15_AXI_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_OPT15_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT15_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_OPT15_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_OPT15_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_OPT15_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT15_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_OPT15_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_OPT15_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_OPT15_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_OPT15_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_OPT15_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_OPT15_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S0_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S0_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN0_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN0_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN0_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN0_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN0_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN0_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN0_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN0_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN0_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN0_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN0_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN0_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN0_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S1_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S1_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S1_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S1_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN1_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN1_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN1_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN1_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN1_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN1_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN1_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN1_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN1_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN1_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN1_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN1_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN1_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S2_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S2_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S2_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S2_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN2_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN2_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN2_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN2_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN2_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN2_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN2_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN2_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN2_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN2_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN2_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN2_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN2_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S3_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S3_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S3_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S3_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN3_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN3_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN3_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN3_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN3_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN3_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN3_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN3_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN3_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN3_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN3_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN3_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN3_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S4_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S4_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S4_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S4_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN4_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN4_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN4_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN4_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN4_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN4_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN4_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN4_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN4_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN4_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN4_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN4_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN4_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S5_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S5_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S5_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S5_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN5_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN5_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN5_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN5_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN5_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN5_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN5_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN5_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN5_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN5_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN5_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN5_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN5_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S6_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S6_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S6_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S6_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN6_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN6_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN6_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN6_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN6_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN6_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN6_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN6_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN6_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN6_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN6_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN6_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN6_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S7_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S7_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S7_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S7_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN7_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN7_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN7_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN7_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN7_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN7_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN7_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN7_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN7_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN7_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN7_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN7_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN7_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S8_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S8_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S8_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S8_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN8_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN8_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN8_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN8_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN8_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN8_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN8_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN8_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN8_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN8_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN8_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN8_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN8_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S9_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S9_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S9_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S9_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN9_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN9_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN9_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN9_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN9_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN9_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN9_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN9_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN9_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN9_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN9_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN9_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN9_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S10_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S10_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S10_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S10_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN10_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN10_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN10_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN10_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN10_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN10_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN10_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN10_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN10_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN10_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN10_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN10_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN10_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S11_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S11_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S11_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S11_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN11_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN11_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN11_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN11_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN11_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN11_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN11_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN11_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN11_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN11_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN11_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN11_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN11_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S12_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S12_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S12_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S12_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN12_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN12_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN12_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN12_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN12_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN12_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN12_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN12_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN12_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN12_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN12_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN12_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN12_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S13_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S13_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S13_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S13_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN13_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN13_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN13_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN13_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN13_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN13_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN13_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN13_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN13_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN13_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN13_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN13_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN13_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S14_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S14_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S14_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S14_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN14_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN14_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN14_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN14_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN14_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN14_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN14_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN14_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN14_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN14_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN14_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN14_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN14_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S15_AXI_GEN_AWUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXI_GEN_ARUSER_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXI_GEN_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXI_GEN_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S15_AXI_GEN_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S15_AXI_GEN_SUPPORT_UNIQUE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_SUPPORT_DIRTY" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_FORCE_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_PROHIBIT_READ_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_FORCE_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_PROHIBIT_WRITE_ALLOCATE" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_FORCE_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_PROHIBIT_READ_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_FORCE_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_PROHIBIT_WRITE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_ENABLE_ATOMIC" VALUE="0"/>
        <PARAMETER NAME="C_S15_AXI_GEN_READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="C_GEN15_READ_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN15_WRITE_BUFFER_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_GEN15_READ_RA_TYPE" VALUE="6"/>
        <PARAMETER NAME="C_GEN15_READ_WA_RA_TYPE" VALUE="3"/>
        <PARAMETER NAME="C_GEN15_READ_WA_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_GEN15_ENABLE_FULL_WRITE" VALUE="0"/>
        <PARAMETER NAME="C_GEN15_ENABLE_ATC" VALUE="1"/>
        <PARAMETER NAME="C_GEN15_PROHIBIT_ATC_OVERRIDE" VALUE="1"/>
        <PARAMETER NAME="C_GEN15_ATC_SIZE" VALUE="1"/>
        <PARAMETER NAME="C_GEN15_ENABLE_CACHE" VALUE="0"/>
        <PARAMETER NAME="C_GEN15_ENABLE_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_GEN15_ENABLE_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_GEN15_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="17"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M0_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M0_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_M0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_M0_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_M0_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_M1_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M1_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M1_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_M1_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_M1_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_M1_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M1_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_M2_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M2_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M2_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_M2_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_M2_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_M2_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M2_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_M3_AXI_THREAD_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M3_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M3_AXI_RRESP_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_M3_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_M3_AXI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_M3_AXI_TRACE_DATA" VALUE="1"/>
        <PARAMETER NAME="C_M3_AXI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_ATS0_DATA_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_ATS0_CQ_TUSER_WIDTH" VALUE="88"/>
        <PARAMETER NAME="C_ATS0_CC_TUSER_WIDTH" VALUE="33"/>
        <PARAMETER NAME="C_ATS0_RQ_TUSER_WIDTH" VALUE="62"/>
        <PARAMETER NAME="C_ATS0_RC_TUSER_WIDTH" VALUE="75"/>
        <PARAMETER NAME="C_ATS0_CQ_ALIGNMENT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_CC_ALIGNMENT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RQ_ALIGNMENT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RC_ALIGNMENT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_CQ_STRADDLE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_CC_STRADDLE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RQ_STRADDLE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RC_STRADDLE" VALUE="1"/>
        <PARAMETER NAME="C_ATS0_CQ_ENABLE_AER" VALUE="1"/>
        <PARAMETER NAME="C_ATS0_CC_ENABLE_AER" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RQ_ENABLE_AER" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RC_ENABLE_AER" VALUE="1"/>
        <PARAMETER NAME="C_ATS0_PASID_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_PARITY_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_PARITY_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_PRI_TIMEOUT_LIMIT" VALUE="10"/>
        <PARAMETER NAME="C_CXS0_RX_CREDIT_LIMIT" VALUE="15"/>
        <PARAMETER NAME="C_CXS0_CNTL_FLIT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_CXS0_DATA_FLIT_WIDTH" VALUE="256"/>
        <PARAMETER NAME="C_CXS0_MAX_PKT_PER_FLIT" VALUE="2"/>
        <PARAMETER NAME="C_CXS0_CONTINUOUS_DATA" VALUE="0"/>
        <PARAMETER NAME="C_CXS0_ERROR_FULL_DATA" VALUE="0"/>
        <PARAMETER NAME="C_CXS0_DATACHECK" VALUE="PARITY"/>
        <PARAMETER NAME="C_CXS0_REPLICATION" VALUE="NONE"/>
        <PARAMETER NAME="C_CCIX0_NO_COMP_ACK" VALUE="0"/>
        <PARAMETER NAME="C_CCIX0_PARTIAL_CACHE_STATES" VALUE="0"/>
        <PARAMETER NAME="C_CCIX0_CACHE_LINE_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_CCIX0_ADDR_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_CCIX0_PKT_HEADER" VALUE="COMPATIBLE"/>
        <PARAMETER NAME="C_CCIX0_NO_MESSAGE_PACK" VALUE="1"/>
        <PARAMETER NAME="C_CCIX0_MAX_PACKET_SIZE" VALUE="128"/>
        <PARAMETER NAME="C_M0_CHI_PROTOCOL" VALUE="CHI"/>
        <PARAMETER NAME="C_M0_CHI_ATOMIC_TRANSACTIONS" VALUE="0"/>
        <PARAMETER NAME="C_M0_CHI_CACHE_STASH_TRANSACTIONS" VALUE="0"/>
        <PARAMETER NAME="C_M0_CHI_DIRECT_MEMORY_TRANSFER" VALUE="0"/>
        <PARAMETER NAME="C_M0_CHI_DATA_POISON" VALUE="0"/>
        <PARAMETER NAME="C_M0_CHI_DATA_CHECK" VALUE="FALSE"/>
        <PARAMETER NAME="C_M0_CHI_CCF_WRAP_ORDER" VALUE="0"/>
        <PARAMETER NAME="C_M0_CHI_REQ_ADDR_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_M0_CHI_NODEID_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_M0_CHI_DATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M0_CHI_BARRIER_TRANSACTIONS" VALUE="0"/>
        <PARAMETER NAME="C_M0_CHI_ENHANCED_FEATURES" VALUE="0"/>
        <PARAMETER NAME="C_M0_CHI_REQ_WIDTH" VALUE="121"/>
        <PARAMETER NAME="C_M0_CHI_RSP_WIDTH" VALUE="51"/>
        <PARAMETER NAME="C_M0_CHI_DAT_WIDTH" VALUE="201"/>
        <PARAMETER NAME="C_M0_CHI_SNP_WIDTH" VALUE="88"/>
        <PARAMETER NAME="C_CHI_TRACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CHI_TRACE_DATA" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_CHI_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_CHI_TRACE_BUFFER_SIZE" VALUE="64"/>
        <PARAMETER NAME="C_ENABLE_INTEGRITY" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_SLAVE_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_MASTER_COHERENCY" VALUE="0"/>
        <PARAMETER NAME="C_S0_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S0_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S1_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S1_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S2_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S2_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S3_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S3_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S4_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S4_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S5_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S5_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S6_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S6_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S7_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S7_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S8_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S8_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S9_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S9_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S10_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S10_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S11_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S11_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S12_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S12_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S13_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S13_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S14_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S14_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S15_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S15_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S0_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S0_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S1_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S1_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S2_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S2_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S3_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S3_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S4_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S4_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S5_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S5_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S6_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S6_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S7_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S7_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S8_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S8_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S9_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S9_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S10_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S10_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S11_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S11_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S12_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S12_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S13_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S13_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S14_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S14_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S15_AXI_GEN_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S15_AXI_GEN_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_M0_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M0_AXI_SUPPORTS_THREADS" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_M1_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M1_AXI_SUPPORTS_THREADS" VALUE="1"/>
        <PARAMETER NAME="C_M1_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_M1_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_M1_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_M1_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_M2_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M2_AXI_SUPPORTS_THREADS" VALUE="1"/>
        <PARAMETER NAME="C_M2_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_M2_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_M2_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_M2_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_M3_AXI_ACLK_FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="C_M3_AXI_SUPPORTS_THREADS" VALUE="1"/>
        <PARAMETER NAME="C_M3_AXI_SUPPORTS_READ" VALUE="1"/>
        <PARAMETER NAME="C_M3_AXI_SUPPORTS_WRITE" VALUE="1"/>
        <PARAMETER NAME="C_M3_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_M3_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_system_cache_0_0"/>
        <PARAMETER NAME="C_ATS0_CQ_CC_ALIGNMENT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RQ_RC_ALIGNMENT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_CQ_CC_STRADDLE" VALUE="0"/>
        <PARAMETER NAME="C_ATS0_RQ_RC_STRADDLE" VALUE="1"/>
        <PARAMETER NAME="C_ATS0_CQ_CC_ENABLE_AER" VALUE="1"/>
        <PARAMETER NAME="C_ATS0_RQ_RC_ENABLE_AER" VALUE="1"/>
        <PARAMETER NAME="C_ATS0_PARITY" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="83333333" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="mig_7series_0_ui_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="ui_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Initializing" SIGIS="undef" SIGNAME="system_cache_0_Initializing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S0_AXI_GEN_AWID" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_GEN_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S0_AXI_GEN_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S0_AXI_GEN_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S0_AXI_GEN_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_AWLOCK" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S0_AXI_GEN_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S0_AXI_GEN_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S0_AXI_GEN_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_AWVALID" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_GEN_AWREADY" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_GEN_AWUSER" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_AWUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_GEN_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S0_AXI_GEN_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_WLAST" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_WVALID" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_GEN_WREADY" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S0_AXI_GEN_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S0_AXI_GEN_BID" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_GEN_BVALID" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_BREADY" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S0_AXI_GEN_ARID" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_GEN_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S0_AXI_GEN_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S0_AXI_GEN_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S0_AXI_GEN_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_ARLOCK" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S0_AXI_GEN_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S0_AXI_GEN_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S0_AXI_GEN_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_ARVALID" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_GEN_ARREADY" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S0_AXI_GEN_ARUSER" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_ARUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S0_AXI_GEN_RID" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S0_AXI_GEN_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S0_AXI_GEN_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_GEN_RLAST" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S0_AXI_GEN_RVALID" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S0_AXI_GEN_RREADY" SIGIS="undef" SIGNAME="system_cache_0_S0_AXI_GEN_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_imp" PORT="S_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M0_AXI_AWID" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M0_AXI_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M0_AXI_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M0_AXI_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M0_AXI_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_AWLOCK" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M0_AXI_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M0_AXI_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M0_AXI_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_AWVALID" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M0_AXI_AWREADY" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M0_AXI_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M0_AXI_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_WLAST" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_WVALID" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M0_AXI_WREADY" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M0_AXI_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M0_AXI_BID" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M0_AXI_BVALID" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_BREADY" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M0_AXI_ARID" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M0_AXI_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M0_AXI_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M0_AXI_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M0_AXI_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_ARLOCK" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M0_AXI_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M0_AXI_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M0_AXI_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_ARVALID" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M0_AXI_ARREADY" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M0_AXI_RID" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M0_AXI_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M0_AXI_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M0_AXI_RLAST" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M0_AXI_RVALID" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M0_AXI_RREADY" SIGIS="undef" SIGNAME="mig_7series_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S0_AXI_GEN" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="83333333"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="32"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_mig_7series_0_2_ui_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S0_AXI_GEN_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S0_AXI_GEN_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S0_AXI_GEN_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S0_AXI_GEN_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S0_AXI_GEN_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S0_AXI_GEN_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S0_AXI_GEN_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S0_AXI_GEN_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S0_AXI_GEN_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S0_AXI_GEN_ARSIZE"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="S0_AXI_GEN_ARUSER"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S0_AXI_GEN_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S0_AXI_GEN_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S0_AXI_GEN_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S0_AXI_GEN_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S0_AXI_GEN_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S0_AXI_GEN_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S0_AXI_GEN_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S0_AXI_GEN_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S0_AXI_GEN_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S0_AXI_GEN_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S0_AXI_GEN_AWSIZE"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="S0_AXI_GEN_AWUSER"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S0_AXI_GEN_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S0_AXI_GEN_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S0_AXI_GEN_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S0_AXI_GEN_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S0_AXI_GEN_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S0_AXI_GEN_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S0_AXI_GEN_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S0_AXI_GEN_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S0_AXI_GEN_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S0_AXI_GEN_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S0_AXI_GEN_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S0_AXI_GEN_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S0_AXI_GEN_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S0_AXI_GEN_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S0_AXI_GEN_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S0_AXI_GEN_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="system_cache_0_M0_AXI" DATAWIDTH="32" NAME="M0_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="83333333"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="memory_mig_7series_0_2_ui_clk"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M0_AXI_ARADDR"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M0_AXI_ARBURST"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M0_AXI_ARCACHE"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M0_AXI_ARID"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M0_AXI_ARLEN"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M0_AXI_ARLOCK"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M0_AXI_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M0_AXI_ARQOS"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M0_AXI_ARREADY"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M0_AXI_ARSIZE"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M0_AXI_ARVALID"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M0_AXI_AWADDR"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M0_AXI_AWBURST"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M0_AXI_AWCACHE"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M0_AXI_AWID"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M0_AXI_AWLEN"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M0_AXI_AWLOCK"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M0_AXI_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M0_AXI_AWQOS"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M0_AXI_AWREADY"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M0_AXI_AWSIZE"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M0_AXI_AWVALID"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M0_AXI_BID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M0_AXI_BREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M0_AXI_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M0_AXI_BVALID"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M0_AXI_RDATA"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M0_AXI_RID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M0_AXI_RLAST"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M0_AXI_RREADY"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M0_AXI_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M0_AXI_RVALID"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M0_AXI_WDATA"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M0_AXI_WLAST"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M0_AXI_WREADY"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M0_AXI_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M0_AXI_WVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="mig_7series_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="mig_7series_0_init_calib_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mig_7series_0" PORT="init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="init_calib_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="memory_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="system_cache_0_Initializing">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_cache_0" PORT="Initializing"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
