Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot AND_GATE_behav --prj C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.sim/sim_1/behav/AND_GATE.prj xil_defaultlib.AND_GATE 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
ERROR: [VRFC 10-91] std_logic is not declared [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:64]
ERROR: [VRFC 10-91] clk is not declared [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:68]
ERROR: [VRFC 10-91] clk is not declared [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:67]
ERROR: [VRFC 10-1504] unit behave ignored due to previous errors [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:63]
ERROR: [VRFC 10-91] clk is not declared [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:80]
ERROR: [VRFC 10-362] attribute event requires a static signal prefix [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:80]
ERROR: [VRFC 10-91] clk is not declared [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:88]
ERROR: [VRFC 10-91] clk is not declared [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:79]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd:71]
INFO: [VRFC 10-240] VHDL file C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd ignored due to errors
