// Seed: 606111460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  assign module_1.id_0 = 0;
  input wire id_4;
  output uwire id_3;
  output wire id_2;
  input wire id_1;
  wire id_8;
  assign id_3 = -1;
  logic id_9, id_10 = {id_6, id_5, id_8, id_1};
endmodule
module module_1 (
    input tri1 id_0
);
  parameter id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  tri id_3 = id_3 - id_3;
endmodule
