### NICOS data file, created at 2017-02-16 14:50:44
#                    number : 128
#                  filename : p12537_00000128.dat
#                  filepath : /data/2017/p12537/data/p12537_00000128.dat
#                      info : sscan(t2t, 0, 0.005, 1, 350.0000)
### Experiment information
#          Exp_localcontact : e.vezhlev@fz-juelich.de
#                 Exp_title : Maintenance Z41
#                 Exp_users : Egor
#              Exp_proposal : p12537
#                Exp_remark : 
### Sample and alignment
#         Sample_samplename : Si block
### Instrument setup
#            Treff_facility : Heinz Maier-Leibnitz Zentrum Garching (MLZ)
#           Treff_operators : ('Technische Universit\xc3\xa4t M\xc3\xbcnchen (TUM)', 'J\xc3\xbclich Center for Neutron Science (JCNS)')
#             Treff_website : http://www.mlz-garching.de
#         Treff_responsible : Andreas Ofner<andreas.ofnert@frm2.tum.de>
#                 Treff_doi : 
#          Treff_instrument : TREFF
### Offsets
#      analyzer_tilt_offset : 0.000 deg
#     polarizer_tilt_offset : 0.000 deg
#              omega_offset : 0.041 deg
#           beamstop_offset : 0.000 mm
#                phi_offset : 0.00 deg
#        polarizer_y_offset : 0.00 mm
#           sample_x_offset : 0.00 mm
#             s2_top_offset : 0.00 mm
#             s1_top_offset : 0.00 mm
#             detarm_offset : 0.420 deg
#            mc2_rot_offset : 0.000 deg
#           sample_z_offset : 0.00 mm
#                chi_offset : 2.15 deg
#           s1_right_offset : 0.00 mm
#        mc2_tilt_pg_offset : 0.000 deg
#        mc2_tilt_nb_offset : 0.000 deg
#           sample_y_offset : 0.00 mm
#          s2_bottom_offset : 0.00 mm
#          s1_bottom_offset : 0.00 mm
#           s2_right_offset : 0.00 mm
#            s1_left_offset : 0.00 mm
#            s2_left_offset : 0.00 mm
### Limits
#          omega_userlimits : (-133.385, 182.535) deg
#       beamstop_userlimits : (-0.100, 42.000) mm
#       pow2flip_userlimits : (0.000, 1.500) A
#       s1_right_userlimits : (-28.70, 15.30) mm
#        s2_left_userlimits : (-18.35, 18.75) mm
#      s2_bottom_userlimits : (-25.75, 37.25) mm
#    mc2_tilt_nb_userlimits : (-32.680, 32.680) deg
#         detarm_userlimits : (-6.480, 117.517) deg
#  analyzer_tilt_userlimits : (-0.810, 1.943) deg
#    mc2_tilt_pg_userlimits : (-32.680, 32.680) deg
#       sample_x_userlimits : (-29.52, 26.48) mm
#      s1_bottom_userlimits : (-41.25, 58.75) mm
#       pow4grad_userlimits : (0.000, 5.000) A
#            chi_userlimits : (-11.77, 9.23) deg
#         s2_top_userlimits : (-35.95, 26.45) mm
#        mc2_rot_userlimits : (-88.620, 169.523) deg
#         pow4hf_userlimits : (0.000, 1.400) A
#       sample_z_userlimits : (-48.50, 50.50) mm
# polarizer_tilt_userlimits : (-247.512, 247.512) deg
#       s2_right_userlimits : (-16.69, 20.75) mm
#            phi_userlimits : (-16.25, 9.24) deg
#       sample_y_userlimits : (-26.07, 26.33) mm
#       pow2comp_userlimits : (0.000, 1.500) A
#         s1_top_userlimits : (-57.70, 42.30) mm
#        s1_left_userlimits : (-17.20, 24.80) mm
#    polarizer_y_userlimits : (-5000.00, 5000.00) mm
### Precisions/tolerances
#          pow4hf_precision : 0.000 A
#        sample_y_precision : 0.01 mm
#          s1_top_precision : 0.01 mm
#     mc2_tilt_nb_precision : 0.001 deg
#         mc2_rot_precision : 0.010 deg
#             phi_precision : 0.01 deg
#        s1_right_precision : 0.01 mm
#        beamstop_precision : 0.010 mm
#        pow2flip_precision : 0.000 A
#       s2_bottom_precision : 0.01 mm
#     mc2_tilt_pg_precision : 0.001 deg
#         s2_left_precision : 0.01 mm
#   analyzer_tilt_precision : 0.010 deg
#          detarm_precision : 0.005 deg
#        pow2comp_precision : 0.000 A
#        s2_right_precision : 0.01 mm
#        sample_z_precision : 0.01 mm
#          s2_top_precision : 0.01 mm
#  polarizer_tilt_precision : 0.010 deg
#             chi_precision : 0.01 deg
#       s1_bottom_precision : 0.01 mm
#        sample_x_precision : 0.01 mm
#     polarizer_y_precision : 0.01 mm
#           omega_precision : 0.005 deg
#        pow4grad_precision : 0.000 A
#         s1_left_precision : 0.01 mm
### Device status
#               full_status : ok: idle
#                chi_status : ok: ON [PosOk Sync]
#                 s1_status : ok: left=external power stage enabled, relais off, right=external power stage enabled, relais off, bottom=reference switch active, external power stage enabled, relais off, top=external power stage enabled, relais off
#            s1_left_status : ok: external power stage enabled, relais off
#          be_filter_status : ok: The device is in ON state.
#             s1_top_status : ok: external power stage enabled, relais off
#           pow2comp_status : ok: on
#                phi_status : ok: ON [PosOk Sync]
#        polarizer_y_status : ok: external power stage enabled, relais off
#           s2_right_status : ok: external power stage enabled, relais off
#                det_status : ok: roi1=idle, full=idle
#           sample_y_status : ok: ON [PosOk Sync]
#     polarizer_tilt_status : ok: external power stage enabled, relais off
#           beamstop_status : ok: external power stage enabled, relais off
#              timer_status : ok
#               mon0_status : ok
#            mc2_rot_status : ok: idle
#              field_status : ok: new field reading
#          s1_bottom_status : ok: reference switch active, external power stage enabled, relais off
#               roi1_status : ok: idle
#           sample_x_status : ok: ON [Ref PosOk Sync]
#           pflipper_status : ok: The device is in ON state.
#      analyzer_tilt_status : ok: external power stage enabled, relais off
#        mc2_tilt_pg_status : ok: idle
#           pow4grad_status : ok: on
#             pow4hf_status : ok: on
#               mon1_status : ok
#          be_heater_status : ok: The device is in ON state.
#                t2t_status : ok: slave=ON [PosOk], master=ON [PosOk]
#         expshutter_status : ok: The device is in ON state.
#                 s2_status : ok: left=external power stage enabled, relais off, right=external power stage enabled, relais off, bottom=reference switch active, external power stage enabled, relais off, top=external power stage enabled, relais off
#             detimg_status : ok
#             detarm_status : ok: ON [PosOk]
#              Space_status : ok: 104.27 GiB free
#        mc2_tilt_nb_status : ok: idle
#             s2_top_status : ok: external power stage enabled, relais off
#          s2_bottom_status : ok: reference switch active, external power stage enabled, relais off
#           pow2flip_status : ok: on
#           sample_z_status : ok: ON [PosOk Sync]
#            s2_left_status : ok: external power stage enabled, relais off
#           aflipper_status : ok: flip=on, corr=on
#           s1_right_status : ok: external power stage enabled, relais off
#              omega_status : ok: ON [PosOk]
### Detector preset information
#                det_preset : 350.0 s
#                  det_mode : time
### Device positions and sample environment state
#            aflipper_value : up
#            pow2flip_value : 0.000 A
#            s2_right_value : 0.10 mm
#                  s1_value : 0.20 x 30.00 mm
#      polarizer_tilt_value : -0.400 deg
#               omega_value : 0.000 deg
#               Space_value : 104.272 GiB
#                 phi_value : 0.00 deg
#       analyzer_tilt_value : -0.810 deg
#             s1_left_value : 0.10 mm
#            s1_right_value : 0.10 mm
#                  s2_value : 0.20 x 30.00 mm
#         mc2_tilt_pg_value : 0.000 deg
#         mc2_tilt_nb_value : 0.000 deg
#          expshutter_value : open
#           s2_bottom_value : 15.00 mm
#            beamstop_value : 40.000 mm
#           s1_bottom_value : 15.00 mm
#             s2_left_value : 0.10 mm
#            sample_x_value : -29.00 mm
#                 chi_value : 0.00 deg
#            sample_z_value : 25.00 mm
#           be_heater_value : off
#              pow4hf_value : 0.016 A
#               field_value : 0.029 Gs
#            pow4grad_value : 0.350 A
#            pow2comp_value : 0.000 A
#            pflipper_value : up
#             mc2_rot_value : 0.000 deg
#           be_filter_value : in
#              s2_top_value : 15.00 mm
#                 t2t_value : 0.000 deg
#            sample_y_value : -10.00 mm
#              detarm_value : 0.008 deg
#              s1_top_value : 15.00 mm
#         polarizer_y_value : -36.00 mm
### Scan data
# t2t	;	timer	mon0	mon1	roi1	full	file1	file2
# deg	;	s	cts	cts	-	-	-	-
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
1.000	;	1.000	1.000	1.000	1.000	10.000	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
2.00	;	2.00	2.00	2.00	2.00	9.000	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
3.0	;	3.0	3.0	3.0	3.0	8.00	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
4.	;	4.	4.	4.	4.	7.0	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
5	;	5	5	5	5	6.	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
6.	;	6.	6.	6.	6.	5	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
7.0	;	7.0	7.0	7.0	7.0	4.	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
8.00	;	8.00	8.00	8.00	8.00	3.0	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
9.000	;	9.000	9.000	9.000	9.000	2.00	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
10.000	;	10.000	10.000	10.000	10.000	1.000	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
0.000	;	200.00	528192	358631	177403	217350	p12345_Si_block_00000000_00000000.yaml	p12345_Si_block_00000000_00000000.gz
### End of NICOS data file p12537_00000125.dat
