{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 23:08:12 2012 " "Info: Processing started: Sun Nov 25 23:08:12 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off top_level_fsm -c top_level_fsm " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off top_level_fsm -c top_level_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf " "Info: Using vector source file \"D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.101 " "Warning: Can't display state machine states -- register holding state machine bit \"\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.101\" was synthesized away" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_jtag_debug_module_tck.v" 88 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.011 " "Warning: Can't display state machine states -- register holding state machine bit \"\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.011\" was synthesized away" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_jtag_debug_module_tck.v" 88 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.001 " "Warning: Can't display state machine states -- register holding state machine bit \"\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|DRsize.001\" was synthesized away" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/cpu_0_jtag_debug_module_tck.v" 88 -1 0 } }  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|current_cmd_state.s_RESET_CMD " "Warning: Can't display state machine states -- register holding state machine bit \"\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|current_cmd_state.s_RESET_CMD\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|current_state.s_RESET " "Warning: Can't display state machine states -- register holding state machine bit \"\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|current_state.s_RESET\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_MACHINE_BIT_NOT_FOUND" "\|wrapper\|AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_master_FSM:master_FSM\|master_state.010 " "Warning: Can't display state machine states -- register holding state machine bit \"\|wrapper\|AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_clock_0:the_AUDIO_SOPC_clock_0\|AUDIO_SOPC_clock_0_master_FSM:master_FSM\|master_state.010\" was synthesized away" {  } {  } 0 0 "Can't display state machine states -- register holding state machine bit \"%1!s!\" was synthesized away" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[7\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[6\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[5\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[4\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[3\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[2\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[1\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data\[0\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "data_trig " "Warning: Ignored node in vector source file. Can't find corresponding node name \"data_trig\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "data_trig" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "clk50m " "Warning: Ignored node in vector source file. Can't find corresponding node name \"clk50m\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "clk50m" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[7\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[6\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[5\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[4\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[3\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[2\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[1\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg1_clk\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg1_clk\[0\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg1_clk\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[7\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[6\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[5\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[4\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[3\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[2\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[1\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg2_clk\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg2_clk\[0\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg2_clk\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[7\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[6\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[5\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[4\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[3\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[2\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[1\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "arg3_clk\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"arg3_clk\[0\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "arg3_clk\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[7\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[7\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[7\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[6\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[6\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[6\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[5\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[4\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[3\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[2\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[1\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "verb_clk\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"verb_clk\[0\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "verb_clk\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state\[5\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state\[5\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "state\[5\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state\[4\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state\[4\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "state\[4\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state\[3\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "state\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state\[2\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "state\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state\[1\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "state\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "state\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"state\[0\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "state\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sound_ID\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sound_ID\[3\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "sound_ID\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sound_ID\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sound_ID\[2\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "sound_ID\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sound_ID\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sound_ID\[1\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "sound_ID\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sound_ID\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sound_ID\[0\]\" in design." {  } { { "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "" { Waveform "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.vwf" "sound_ID\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[8\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[8\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[9\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[9\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[10\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[10\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[11\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[11\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[12\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[12\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[13\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[13\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[14\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[14\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|DRAM_DQ\[15\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|DRAM_DQ\[15\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[8\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[8\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[9\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[9\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[10\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[10\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[11\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[11\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[12\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[12\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[13\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[13\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[14\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[14\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SRAM_DQ\[15\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SRAM_DQ\[15\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SD_CMD " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SD_CMD\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SD_DATA " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SD_DATA\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|SD_DAT3 " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|SD_DAT3\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|AUD_BCLK " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|AUD_BCLK\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|AUD_ADCLRCK " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|AUD_ADCLRCK\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|AUD_DACLRCK " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|AUD_DACLRCK\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|I2C_SDAT " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|I2C_SDAT\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|KEY\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|KEY\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|KEY\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|KEY\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|KEY\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|KEY\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|CLOCK_27\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|CLOCK_27\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|CLOCK_50 " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|CLOCK_50\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|CLOCK_27\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|CLOCK_27\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|KEY\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|KEY\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|serial_receive " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|serial_receive\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|wrapper\|AUD_ADCDAT " "Warning: Can't find signal in vector source file for input pin \"\|wrapper\|AUD_ADCDAT\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_cmd\[0\]~dup " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_cmd\[0\]~dup" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_cmd\[1\]~dup " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_cmd\[1\]~dup" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_cmd\[2\]~dup " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|m_cmd\[2\]~dup" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_addr\[11\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_addr\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[0\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[1\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[2\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|i_cmd\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_waitrequest " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|cpu_0_data_master_waitrequest" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave\|fifo_contains_ones_n " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_data_master_to_sram_0_avalon_sram_slave\|fifo_contains_ones_n" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|i_read " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|i_read" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|F_pc\[22\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|F_pc\[22\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|F_pc\[17\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|F_pc\[17\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave\|fifo_contains_ones_n " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave_module:rdv_fifo_for_cpu_0_instruction_master_to_sram_0_avalon_sram_slave\|fifo_contains_ones_n" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|t_dav " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|t_dav" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|count\[9\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|count\[9\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\|fifo_contains_ones_n " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1\|fifo_contains_ones_n" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|sdram_0_s1_arb_addend\[0\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|sdram_0_s1_arb_addend\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\|fifo_contains_ones_n " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1\|fifo_contains_ones_n" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[12\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[12\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[9\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[9\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[8\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[7\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[3\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0:the_sdram_0\|refresh_counter\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_addend\[0\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_arb_addend\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|av_waitrequest " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|av_waitrequest" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|sram_0_avalon_sram_slave_reg_firsttransfer " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|sram_0_avalon_sram_slave_reg_firsttransfer" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|bit_to_send " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|bit_to_send" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|dataout_1bit " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|dataout_1bit" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|sdram_0_s1_reg_firsttransfer " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|sdram_0_s1_arbitrator:the_sdram_0_s1\|sdram_0_s1_reg_firsttransfer" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_reg_firsttransfer" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|hbreak_enabled " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|hbreak_enabled" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[3\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[2\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[1\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[0\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|motor_pos_clk\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|rst2 " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\|rst2" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|bit_counter\[2\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|bit_counter\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|bit_counter\[1\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|bit_counter\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|bit_counter\[0\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|bit_counter\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|oci_ienable\[0\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|oci_ienable\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|oci_ienable\[1\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|oci_ienable\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[7\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[6\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[5\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[4\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[3\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[2\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[1\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[0\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:red_tokens\|servo_pos_clked\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[7\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[6\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[5\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[4\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[3\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[2\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[1\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[0\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:green_tokens\|servo_pos_clked\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[7\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[6\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[5\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[4\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[3\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[0\] " "Info: Register: \|wrapper\|top_level_fsm:fsm\|disp_x_token:blue_tokens\|servo_pos_clked\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|shift_crc_bits " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\|shift_crc_bits" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[0\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[24\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[24\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[23\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[23\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[22\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[22\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[21\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[21\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[20\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[20\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[19\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[19\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[18\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[18\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[17\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[17\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[16\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[16\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[15\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[15\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[14\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[14\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[13\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[13\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[12\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[12\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[11\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[11\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[10\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[10\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[9\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[9\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[8\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[8\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[7\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[6\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[5\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[4\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[3\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[2\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[1\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|last_direct_clk " "Info: Register: \|wrapper\|top_level_fsm:fsm\|motor_control:motor1\|last_direct_clk" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[31\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[31\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[30\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[30\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[29\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[29\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[28\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[28\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[27\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[27\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[26\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[26\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[25\] " "Info: Register: \|wrapper\|AUDIO_SOPC:sopc_inst\|SDCARD:the_SDCARD\|Altera_UP_SD_Card_Avalon_Interface:sdcard\|Altera_UP_SD_Card_Interface:SD_Card_Port\|SD_REG_response_R1\[25\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|wrapper\|sld_hub:auto_hub\|tdo " "Info: Register: \|wrapper\|sld_hub:auto_hub\|tdo" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored. " "Info: System task: Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored." {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_System\|pll " "Info: System task: Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_System\|pll" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL is enabled " "Info: System task:  Note : CycloneII PLL is enabled" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_System\|pll " "Info: System task: Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_System\|pll" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored. " "Info: System task: Warning : Invalid transition to 'X' detected on CycloneII PLL input clk. This edge will be ignored." {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_Audio\|pll " "Info: System task: Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_Audio\|pll" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : CycloneII PLL is enabled " "Info: System task:  Note : CycloneII PLL is enabled" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_Audio\|pll " "Info: System task: Time: 0  Instance: sopc_inst\|the_clocks_0\|DE_Clock_Generator_Audio\|pll" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      0.00 % " "Info: Simulation coverage is       0.00 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1 " "Info: Number of transitions in simulation is 1" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 106 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 23:08:19 2012 " "Info: Processing ended: Sun Nov 25 23:08:19 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
