Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 06:46:38 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[15]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[11]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[15]/CK (DFF_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[15]/Q (DFF_X1)                           0.08       0.08 f
  U1058/Z (BUF_X1)                                        0.04       0.12 f
  U2027/ZN (NOR2_X1)                                      0.05       0.17 r
  U921/ZN (NAND2_X1)                                      0.03       0.20 f
  U1102/ZN (AND2_X1)                                      0.04       0.24 f
  U1646/ZN (AND2_X1)                                      0.05       0.29 f
  U2481/ZN (AOI21_X1)                                     0.05       0.34 r
  U1878/ZN (XNOR2_X1)                                     0.07       0.40 r
  U1876/ZN (INV_X1)                                       0.03       0.43 f
  U1030/ZN (NAND2_X1)                                     0.03       0.46 r
  U2483/ZN (NAND2_X1)                                     0.03       0.49 f
  U2509/S (FA_X1)                                         0.13       0.62 r
  U1213/ZN (INV_X1)                                       0.03       0.65 f
  U2660/S (FA_X1)                                         0.15       0.80 r
  U2740/ZN (XNOR2_X1)                                     0.06       0.86 r
  U2741/ZN (XNOR2_X1)                                     0.06       0.92 r
  U1901/ZN (XNOR2_X1)                                     0.07       0.98 r
  add_3003/B[4] (mbeDadda_mult_wRegs_DW01_add_0)          0.00       0.98 r
  add_3003/U536/ZN (NAND2_X1)                             0.04       1.02 f
  add_3003/U550/ZN (OAI21_X1)                             0.04       1.06 r
  add_3003/U399/ZN (AOI21_X1)                             0.03       1.09 f
  add_3003/U402/ZN (OAI21_X1)                             0.05       1.14 r
  add_3003/U401/Z (BUF_X2)                                0.06       1.20 r
  add_3003/U583/ZN (AOI21_X1)                             0.04       1.24 f
  add_3003/U367/ZN (XNOR2_X1)                             0.05       1.29 f
  add_3003/SUM[12] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.29 f
  p_reg_out/Q_reg[11]/D (DFF_X1)                          0.01       1.30 f
  data arrival time                                                  1.30

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[11]/CK (DFF_X1)                         0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.41


1
