/**/
/**/

library(EDGE) {

  /* general attributes */

  delay_model : table_lookup;
  in_place_swap_mode : match_footprint;
  library_features(report_delay_calculation);
  bus_naming_style : "%s_______%d";

  /* documentation attributes */

  revision : 1.0;
  date : "2017";
  comment : ""

  /* unit attributes */

  time_unit : "1ns";
  voltage_unit : "1V";
  current_unit : "1mA";
  capacitive_load_unit (1,pf);
  pulling_resistance_unit : "1kohm";
  leakage_power_unit : "1pW";

  /* operation conditions */

  nom_process     : 1;
  nom_temperature : 125;
  nom_voltage     : 0.9;
  operating_conditions(typical) {
    process     : 1;
    temperature : 125;
    voltage     : 0.9;
    tree_type   : balanced_tree
  }
  default_operating_conditions : typical;

  /* threshold definitions */

  slew_lower_threshold_pct_fall : 33.3;
  slew_upper_threshold_pct_fall : 66.7;
  slew_lower_threshold_pct_rise : 33.3;
  slew_upper_threshold_pct_rise : 66.7;
  input_threshold_pct_fall      : 50.0;
  input_threshold_pct_rise      : 50.0;
  output_threshold_pct_fall     : 50.0;
  output_threshold_pct_rise     : 50.0;

  /* default attributes */

  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.0;
  default_cell_leakage_power    : 0.0;
  default_fanout_load           : 1.0;
  default_output_pin_cap        : 0.0;
  default_inout_pin_cap         : 0.0;
  default_input_pin_cap         : 0.0;
  default_max_transition        : 0.1;
  default_max_capacitance       : 0.25;
  default_max_fanout            : 64.0;



cell (EDGE_DFF_R) {
  area : 1;
  cell_footprint : "EDGE_DFF_R";
  ff("IQ", "IQN") {
    next_state : "D";
    clocked_on : "CK";
    clear : "R";
  }

  pin(D) {
    direction : input;
    capacitance : 0.0;
    timing() { /* hold time constraint for a rising transition on G */
      timing_type : hold_rising;
      rise_constraint(scalar) { values("0.0"); }
      fall_constraint(scalar) { values("0.0"); }
      related_pin : "CK";
    }
    timing() { /* setup time constraint for a rising transition on G */
      timing_type : setup_rising;
      rise_constraint(scalar) { values("0.0"); }
      fall_constraint(scalar) { values("0.0"); }
      related_pin : "CK";
    }
  } /* end of pin D */

  pin ( CK ) {
    direction : input;
    capacitance : 0.0;
    clock : true;
  } /* end of pin CLK */

  pin ( R ) {
    direction : input;
    capacitance : 0.0;
  } /* end of pin R */

  pin ( Q ) {
    direction : output;
    function : "IQ";
    max_fanout : 4.0;
    timing () { /* propagation delay from rising edge of CLK to Q */
      timing_type : rising_edge;
      cell_rise(scalar) { values( "0.01" );}
      rise_transition(scalar) { values( "0.01" );}
      cell_fall(scalar) { values( "0.01" );}
      fall_transition(scalar) { values( "0.01" );}
      related_pin : "CK";
    } /* end of Q timing related to CK */

    timing () { /* propagation delay from falling edge of clear to Q=0 */
      timing_type : clear;
      timing_sense : positive_unate;
      cell_fall(scalar) { values( "0.0" );}
      fall_transition(scalar) { values( "0.0" );}
      related_pin : "R";
    } /* end of Q timing related to R */

  } /* end of pin Q */

  pin ( QN ) {
    direction : output;
    function : "IQN";
    max_fanout : 4.0;
    timing () { /* propagation delay from rising edge of CLK to QN */
      timing_type : rising_edge;
      cell_rise(scalar) { values( "0.01" );}
      rise_transition(scalar) { values( "0.01" );}
      cell_fall(scalar) { values( "0.01" );}
      fall_transition(scalar) { values( "0.01" );}
      related_pin : "CK";
    } /* end of Q timing related to CK */
 
    timing () { /* propagation delay from rising edge of set to QN=0 */
      timing_type : preset;
      timing_sense : negative_unate;
      cell_rise(scalar) { values( "0.0" );}
      rise_transition(scalar) { values( "0.0" );}
      related_pin : "R";
    } /* end of QN timing related to R */

  } /* end of pin QN */

} /* end of cell EDGE_DFF_RS */

}
