// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Mon Dec  3 17:55:20 2018
// Host        : L3712-12 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_filter_0_0_sim_netlist.v
// Design      : design_1_sobel_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_filter_0_0,sobel_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "sobel_filter,Vivado 2018.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [31:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [31:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [31:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [31:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_gmem1_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem0_ARADDR;
  wire [1:0]m_axi_gmem0_ARBURST;
  wire [3:0]m_axi_gmem0_ARCACHE;
  wire [7:0]m_axi_gmem0_ARLEN;
  wire [1:0]m_axi_gmem0_ARLOCK;
  wire [2:0]m_axi_gmem0_ARPROT;
  wire [3:0]m_axi_gmem0_ARQOS;
  wire m_axi_gmem0_ARREADY;
  wire [3:0]m_axi_gmem0_ARREGION;
  wire [2:0]m_axi_gmem0_ARSIZE;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_AWADDR;
  wire [1:0]m_axi_gmem0_AWBURST;
  wire [3:0]m_axi_gmem0_AWCACHE;
  wire [7:0]m_axi_gmem0_AWLEN;
  wire [1:0]m_axi_gmem0_AWLOCK;
  wire [2:0]m_axi_gmem0_AWPROT;
  wire [3:0]m_axi_gmem0_AWQOS;
  wire m_axi_gmem0_AWREADY;
  wire [3:0]m_axi_gmem0_AWREGION;
  wire [2:0]m_axi_gmem0_AWSIZE;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire [1:0]m_axi_gmem0_BRESP;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [31:0]m_axi_gmem1_ARADDR;
  wire [1:0]m_axi_gmem1_ARBURST;
  wire [3:0]m_axi_gmem1_ARCACHE;
  wire [7:0]m_axi_gmem1_ARLEN;
  wire [1:0]m_axi_gmem1_ARLOCK;
  wire [2:0]m_axi_gmem1_ARPROT;
  wire [3:0]m_axi_gmem1_ARQOS;
  wire m_axi_gmem1_ARREADY;
  wire [3:0]m_axi_gmem1_ARREGION;
  wire [2:0]m_axi_gmem1_ARSIZE;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_AWADDR;
  wire [1:0]m_axi_gmem1_AWBURST;
  wire [3:0]m_axi_gmem1_AWCACHE;
  wire [7:0]m_axi_gmem1_AWLEN;
  wire [1:0]m_axi_gmem1_AWLOCK;
  wire [2:0]m_axi_gmem1_AWPROT;
  wire [3:0]m_axi_gmem1_AWQOS;
  wire m_axi_gmem1_AWREADY;
  wire [3:0]m_axi_gmem1_AWREGION;
  wire [2:0]m_axi_gmem1_AWSIZE;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire [1:0]m_axi_gmem1_BRESP;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "27'b000000000000000001000000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "27'b000000100000000000000000000" *) 
  (* ap_ST_fsm_pp1_stage1 = "27'b000001000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "27'b000000000000000000000000001" *) 
  (* ap_ST_fsm_state13 = "27'b000000000000000010000000000" *) 
  (* ap_ST_fsm_state14 = "27'b000000000000000100000000000" *) 
  (* ap_ST_fsm_state15 = "27'b000000000000001000000000000" *) 
  (* ap_ST_fsm_state16 = "27'b000000000000010000000000000" *) 
  (* ap_ST_fsm_state17 = "27'b000000000000100000000000000" *) 
  (* ap_ST_fsm_state18 = "27'b000000000001000000000000000" *) 
  (* ap_ST_fsm_state19 = "27'b000000000010000000000000000" *) 
  (* ap_ST_fsm_state2 = "27'b000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "27'b000000000100000000000000000" *) 
  (* ap_ST_fsm_state21 = "27'b000000001000000000000000000" *) 
  (* ap_ST_fsm_state22 = "27'b000000010000000000000000000" *) 
  (* ap_ST_fsm_state3 = "27'b000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "27'b000010000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "27'b000100000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "27'b001000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "27'b010000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "27'b100000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "27'b000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "27'b000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "27'b000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "27'b000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "27'b000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "27'b000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARBURST(m_axi_gmem0_ARBURST),
        .m_axi_gmem0_ARCACHE(m_axi_gmem0_ARCACHE),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARLOCK(m_axi_gmem0_ARLOCK),
        .m_axi_gmem0_ARPROT(m_axi_gmem0_ARPROT),
        .m_axi_gmem0_ARQOS(m_axi_gmem0_ARQOS),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(m_axi_gmem0_ARREGION),
        .m_axi_gmem0_ARSIZE(m_axi_gmem0_ARSIZE),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(m_axi_gmem0_AWADDR),
        .m_axi_gmem0_AWBURST(m_axi_gmem0_AWBURST),
        .m_axi_gmem0_AWCACHE(m_axi_gmem0_AWCACHE),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(m_axi_gmem0_AWLEN),
        .m_axi_gmem0_AWLOCK(m_axi_gmem0_AWLOCK),
        .m_axi_gmem0_AWPROT(m_axi_gmem0_AWPROT),
        .m_axi_gmem0_AWQOS(m_axi_gmem0_AWQOS),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(m_axi_gmem0_AWREGION),
        .m_axi_gmem0_AWSIZE(m_axi_gmem0_AWSIZE),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP(m_axi_gmem0_BRESP),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARBURST(m_axi_gmem1_ARBURST),
        .m_axi_gmem1_ARCACHE(m_axi_gmem1_ARCACHE),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(m_axi_gmem1_ARLEN),
        .m_axi_gmem1_ARLOCK(m_axi_gmem1_ARLOCK),
        .m_axi_gmem1_ARPROT(m_axi_gmem1_ARPROT),
        .m_axi_gmem1_ARQOS(m_axi_gmem1_ARQOS),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(m_axi_gmem1_ARREGION),
        .m_axi_gmem1_ARSIZE(m_axi_gmem1_ARSIZE),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .m_axi_gmem1_AWBURST(m_axi_gmem1_AWBURST),
        .m_axi_gmem1_AWCACHE(m_axi_gmem1_AWCACHE),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(m_axi_gmem1_AWLEN),
        .m_axi_gmem1_AWLOCK(m_axi_gmem1_AWLOCK),
        .m_axi_gmem1_AWPROT(m_axi_gmem1_AWPROT),
        .m_axi_gmem1_AWQOS(m_axi_gmem1_AWQOS),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(m_axi_gmem1_AWREGION),
        .m_axi_gmem1_AWSIZE(m_axi_gmem1_AWSIZE),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP(m_axi_gmem1_BRESP),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "27'b000000000000000001000000000" *) (* ap_ST_fsm_pp1_stage0 = "27'b000000100000000000000000000" *) 
(* ap_ST_fsm_pp1_stage1 = "27'b000001000000000000000000000" *) (* ap_ST_fsm_state1 = "27'b000000000000000000000000001" *) (* ap_ST_fsm_state13 = "27'b000000000000000010000000000" *) 
(* ap_ST_fsm_state14 = "27'b000000000000000100000000000" *) (* ap_ST_fsm_state15 = "27'b000000000000001000000000000" *) (* ap_ST_fsm_state16 = "27'b000000000000010000000000000" *) 
(* ap_ST_fsm_state17 = "27'b000000000000100000000000000" *) (* ap_ST_fsm_state18 = "27'b000000000001000000000000000" *) (* ap_ST_fsm_state19 = "27'b000000000010000000000000000" *) 
(* ap_ST_fsm_state2 = "27'b000000000000000000000000010" *) (* ap_ST_fsm_state20 = "27'b000000000100000000000000000" *) (* ap_ST_fsm_state21 = "27'b000000001000000000000000000" *) 
(* ap_ST_fsm_state22 = "27'b000000010000000000000000000" *) (* ap_ST_fsm_state3 = "27'b000000000000000000000000100" *) (* ap_ST_fsm_state30 = "27'b000010000000000000000000000" *) 
(* ap_ST_fsm_state31 = "27'b000100000000000000000000000" *) (* ap_ST_fsm_state32 = "27'b001000000000000000000000000" *) (* ap_ST_fsm_state33 = "27'b010000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "27'b100000000000000000000000000" *) (* ap_ST_fsm_state4 = "27'b000000000000000000000001000" *) (* ap_ST_fsm_state5 = "27'b000000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "27'b000000000000000000000100000" *) (* ap_ST_fsm_state7 = "27'b000000000000000000001000000" *) (* ap_ST_fsm_state8 = "27'b000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "27'b000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [31:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [31:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [31:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [31:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]I2;
  wire [7:0]I3;
  wire [7:0]I4;
  wire [7:0]I5;
  wire [7:0]I6;
  wire [7:0]I7;
  wire [7:0]I8;
  wire \ap_CS_fsm[10]_i_2_n_3 ;
  wire \ap_CS_fsm[10]_i_3_n_3 ;
  wire \ap_CS_fsm[10]_i_4_n_3 ;
  wire \ap_CS_fsm[21]_i_3_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp1_stage1;
  wire \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_n_3 ;
  wire \ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2_n_3 ;
  wire \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_n_3 ;
  wire \ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1_n_3 ;
  wire \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3 ;
  wire \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3 ;
  wire ap_CS_fsm_reg_gate__0_n_3;
  wire ap_CS_fsm_reg_gate__1_n_3;
  wire ap_CS_fsm_reg_gate_n_3;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[18] ;
  wire \ap_CS_fsm_reg_n_3_[25] ;
  wire \ap_CS_fsm_reg_n_3_[26] ;
  wire ap_CS_fsm_reg_r_0_n_3;
  wire ap_CS_fsm_reg_r_1_n_3;
  wire ap_CS_fsm_reg_r_2_n_3;
  wire ap_CS_fsm_reg_r_3_n_3;
  wire ap_CS_fsm_reg_r_n_3;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state9;
  wire [26:0]ap_NS_fsm;
  wire ap_NS_fsm141_out;
  wire ap_NS_fsm142_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter1_i_3_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter31;
  wire ap_enable_reg_pp1_iter3_reg_n_3;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire ap_reg_ioackin_gmem0_ARREADY_i_1_n_3;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_reg_ioackin_gmem1_WREADY_i_1_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cache_0_addr_2_reg_12590;
  wire cache_0_addr_reg_11590;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire [7:0]cache_0_load_2_reg_1358;
  wire [7:0]cache_0_q0;
  wire [7:0]cache_0_q1;
  wire cache_0_we0;
  wire cache_0_we1;
  wire cache_1_U_n_41;
  wire cache_1_U_n_42;
  wire cache_1_U_n_43;
  wire [10:0]cache_1_addr_reg_1164;
  wire [10:0]cache_1_addr_reg_1164_pp0_iter1_reg;
  wire [10:0]cache_1_address0;
  wire [10:0]cache_1_address1;
  wire [7:0]cache_1_load_2_reg_1365;
  wire [7:0]cache_1_q0;
  wire [7:0]cache_1_q1;
  wire cache_1_we0;
  wire cache_1_we1;
  wire cache_2_U_n_19;
  wire cache_2_U_n_20;
  wire cache_2_U_n_21;
  wire cache_2_U_n_22;
  wire cache_2_U_n_23;
  wire cache_2_U_n_24;
  wire cache_2_U_n_25;
  wire cache_2_U_n_26;
  wire cache_2_ce0;
  wire [7:0]cache_2_load_2_reg_1372;
  wire [7:0]cache_2_q0;
  wire cache_2_we1;
  wire cache_3_U_n_33;
  wire cache_3_U_n_34;
  wire [10:0]cache_3_addr_1_reg_1277;
  wire [10:0]cache_3_address0;
  wire [10:0]cache_3_address1;
  wire [7:0]cache_3_load_2_reg_1379;
  wire cache_3_we1;
  wire clear;
  wire [10:0]cols_assign_cast_reg_1238_reg__0;
  wire cols_assign_reg_377;
  wire cols_assign_reg_3770;
  wire \cols_assign_reg_377_reg_n_3_[0] ;
  wire \cols_assign_reg_377_reg_n_3_[10] ;
  wire \cols_assign_reg_377_reg_n_3_[1] ;
  wire \cols_assign_reg_377_reg_n_3_[2] ;
  wire \cols_assign_reg_377_reg_n_3_[3] ;
  wire \cols_assign_reg_377_reg_n_3_[4] ;
  wire \cols_assign_reg_377_reg_n_3_[5] ;
  wire \cols_assign_reg_377_reg_n_3_[6] ;
  wire \cols_assign_reg_377_reg_n_3_[7] ;
  wire \cols_assign_reg_377_reg_n_3_[8] ;
  wire \cols_assign_reg_377_reg_n_3_[9] ;
  wire cond_reg_11400;
  wire \cond_reg_1140[0]_i_1_n_3 ;
  wire \cond_reg_1140_reg_n_3_[0] ;
  wire [7:0]dout;
  wire [7:0]gmem0_RDATA;
  wire [7:0]gmem0_addr_1_read_reg_1333;
  wire gmem0_addr_1_read_reg_13330;
  wire [31:0]gmem0_addr_1_reg_1214;
  wire \gmem0_addr_1_reg_1214[10]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_1214[10]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_1214[10]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_1214[10]_i_5_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_10_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_5_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_7_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_8_n_3 ;
  wire \gmem0_addr_1_reg_1214[14]_i_9_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_10_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_5_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_7_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_8_n_3 ;
  wire \gmem0_addr_1_reg_1214[18]_i_9_n_3 ;
  wire \gmem0_addr_1_reg_1214[22]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_1214[22]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_1214[22]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_1214[22]_i_5_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_10_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_11_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_5_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_6_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_8_n_3 ;
  wire \gmem0_addr_1_reg_1214[26]_i_9_n_3 ;
  wire \gmem0_addr_1_reg_1214[30]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_1214[30]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_1214[30]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_1214[30]_i_5_n_3 ;
  wire \gmem0_addr_1_reg_1214[31]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_1214[7]_i_3_n_3 ;
  wire \gmem0_addr_1_reg_1214[7]_i_4_n_3 ;
  wire \gmem0_addr_1_reg_1214[7]_i_5_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[10]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[10]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[10]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[10]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_6_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_6_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_6_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[14]_i_6_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_6_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_6_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_6_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[18]_i_6_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[22]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[22]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[22]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[22]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_2_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_7_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_7_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_7_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[26]_i_7_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[30]_i_1_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[30]_i_1_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[30]_i_1_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[30]_i_1_n_6 ;
  wire \gmem0_addr_1_reg_1214_reg[7]_i_2_n_3 ;
  wire \gmem0_addr_1_reg_1214_reg[7]_i_2_n_4 ;
  wire \gmem0_addr_1_reg_1214_reg[7]_i_2_n_5 ;
  wire \gmem0_addr_1_reg_1214_reg[7]_i_2_n_6 ;
  wire [7:0]gmem0_addr_read_reg_1169;
  wire [31:0]gmem0_addr_reg_1144;
  wire \gmem0_addr_reg_1144[13]_i_2_n_3 ;
  wire \gmem0_addr_reg_1144[17]_i_2_n_3 ;
  wire \gmem0_addr_reg_1144[17]_i_3_n_3 ;
  wire \gmem0_addr_reg_1144[17]_i_4_n_3 ;
  wire \gmem0_addr_reg_1144[17]_i_5_n_3 ;
  wire \gmem0_addr_reg_1144[21]_i_2_n_3 ;
  wire \gmem0_addr_reg_1144[21]_i_3_n_3 ;
  wire \gmem0_addr_reg_1144[21]_i_4_n_3 ;
  wire \gmem0_addr_reg_1144[21]_i_5_n_3 ;
  wire \gmem0_addr_reg_1144[25]_i_2_n_3 ;
  wire \gmem0_addr_reg_1144[25]_i_3_n_3 ;
  wire \gmem0_addr_reg_1144[25]_i_4_n_3 ;
  wire \gmem0_addr_reg_1144[25]_i_5_n_3 ;
  wire \gmem0_addr_reg_1144[29]_i_2_n_3 ;
  wire \gmem0_addr_reg_1144[29]_i_3_n_3 ;
  wire \gmem0_addr_reg_1144[29]_i_4_n_3 ;
  wire \gmem0_addr_reg_1144[29]_i_5_n_3 ;
  wire \gmem0_addr_reg_1144[31]_i_3_n_3 ;
  wire \gmem0_addr_reg_1144[31]_i_4_n_3 ;
  wire \gmem0_addr_reg_1144[9]_i_2_n_3 ;
  wire \gmem0_addr_reg_1144[9]_i_3_n_3 ;
  wire \gmem0_addr_reg_1144[9]_i_4_n_3 ;
  wire \gmem0_addr_reg_1144_reg[13]_i_1_n_3 ;
  wire \gmem0_addr_reg_1144_reg[13]_i_1_n_4 ;
  wire \gmem0_addr_reg_1144_reg[13]_i_1_n_5 ;
  wire \gmem0_addr_reg_1144_reg[13]_i_1_n_6 ;
  wire \gmem0_addr_reg_1144_reg[17]_i_1_n_3 ;
  wire \gmem0_addr_reg_1144_reg[17]_i_1_n_4 ;
  wire \gmem0_addr_reg_1144_reg[17]_i_1_n_5 ;
  wire \gmem0_addr_reg_1144_reg[17]_i_1_n_6 ;
  wire \gmem0_addr_reg_1144_reg[21]_i_1_n_3 ;
  wire \gmem0_addr_reg_1144_reg[21]_i_1_n_4 ;
  wire \gmem0_addr_reg_1144_reg[21]_i_1_n_5 ;
  wire \gmem0_addr_reg_1144_reg[21]_i_1_n_6 ;
  wire \gmem0_addr_reg_1144_reg[25]_i_1_n_3 ;
  wire \gmem0_addr_reg_1144_reg[25]_i_1_n_4 ;
  wire \gmem0_addr_reg_1144_reg[25]_i_1_n_5 ;
  wire \gmem0_addr_reg_1144_reg[25]_i_1_n_6 ;
  wire \gmem0_addr_reg_1144_reg[29]_i_1_n_3 ;
  wire \gmem0_addr_reg_1144_reg[29]_i_1_n_4 ;
  wire \gmem0_addr_reg_1144_reg[29]_i_1_n_5 ;
  wire \gmem0_addr_reg_1144_reg[29]_i_1_n_6 ;
  wire \gmem0_addr_reg_1144_reg[31]_i_2_n_6 ;
  wire \gmem0_addr_reg_1144_reg[9]_i_1_n_3 ;
  wire \gmem0_addr_reg_1144_reg[9]_i_1_n_4 ;
  wire \gmem0_addr_reg_1144_reg[9]_i_1_n_5 ;
  wire \gmem0_addr_reg_1144_reg[9]_i_1_n_6 ;
  wire gmem1_BREADY;
  wire [29:0]gmem1_addr_reg_1208;
  wire gmem1_addr_reg_12080;
  wire \gmem1_addr_reg_1208[10]_i_2_n_3 ;
  wire \gmem1_addr_reg_1208[10]_i_3_n_3 ;
  wire \gmem1_addr_reg_1208[10]_i_4_n_3 ;
  wire \gmem1_addr_reg_1208[10]_i_5_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_10_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_2_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_3_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_4_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_5_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_7_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_8_n_3 ;
  wire \gmem1_addr_reg_1208[14]_i_9_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_10_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_2_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_3_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_4_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_5_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_7_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_8_n_3 ;
  wire \gmem1_addr_reg_1208[18]_i_9_n_3 ;
  wire \gmem1_addr_reg_1208[22]_i_2_n_3 ;
  wire \gmem1_addr_reg_1208[22]_i_3_n_3 ;
  wire \gmem1_addr_reg_1208[22]_i_4_n_3 ;
  wire \gmem1_addr_reg_1208[22]_i_5_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_10_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_11_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_3_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_4_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_5_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_6_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_8_n_3 ;
  wire \gmem1_addr_reg_1208[26]_i_9_n_3 ;
  wire \gmem1_addr_reg_1208[29]_i_2_n_3 ;
  wire \gmem1_addr_reg_1208[29]_i_3_n_3 ;
  wire \gmem1_addr_reg_1208[29]_i_4_n_3 ;
  wire \gmem1_addr_reg_1208[7]_i_3_n_3 ;
  wire \gmem1_addr_reg_1208[7]_i_4_n_3 ;
  wire \gmem1_addr_reg_1208[7]_i_5_n_3 ;
  wire \gmem1_addr_reg_1208_reg[10]_i_1_n_3 ;
  wire \gmem1_addr_reg_1208_reg[10]_i_1_n_4 ;
  wire \gmem1_addr_reg_1208_reg[10]_i_1_n_5 ;
  wire \gmem1_addr_reg_1208_reg[10]_i_1_n_6 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_1_n_3 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_1_n_4 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_1_n_5 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_1_n_6 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_6_n_3 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_6_n_4 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_6_n_5 ;
  wire \gmem1_addr_reg_1208_reg[14]_i_6_n_6 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_1_n_3 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_1_n_4 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_1_n_5 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_1_n_6 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_6_n_3 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_6_n_4 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_6_n_5 ;
  wire \gmem1_addr_reg_1208_reg[18]_i_6_n_6 ;
  wire \gmem1_addr_reg_1208_reg[22]_i_1_n_3 ;
  wire \gmem1_addr_reg_1208_reg[22]_i_1_n_4 ;
  wire \gmem1_addr_reg_1208_reg[22]_i_1_n_5 ;
  wire \gmem1_addr_reg_1208_reg[22]_i_1_n_6 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_1_n_3 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_1_n_4 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_1_n_5 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_1_n_6 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_2_n_6 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_7_n_3 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_7_n_4 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_7_n_5 ;
  wire \gmem1_addr_reg_1208_reg[26]_i_7_n_6 ;
  wire \gmem1_addr_reg_1208_reg[29]_i_1_n_5 ;
  wire \gmem1_addr_reg_1208_reg[29]_i_1_n_6 ;
  wire \gmem1_addr_reg_1208_reg[7]_i_2_n_3 ;
  wire \gmem1_addr_reg_1208_reg[7]_i_2_n_4 ;
  wire \gmem1_addr_reg_1208_reg[7]_i_2_n_5 ;
  wire \gmem1_addr_reg_1208_reg[7]_i_2_n_6 ;
  wire [1:0]i_1_reg_1135;
  wire \i_1_reg_1135[0]_i_1_n_3 ;
  wire \i_1_reg_1135[1]_i_1_n_3 ;
  wire [10:0]i_2_fu_505_p2;
  wire [10:0]i_2_reg_1178;
  wire \i_2_reg_1178[10]_i_2_n_3 ;
  wire \i_2_reg_1178[6]_i_2_n_3 ;
  wire \i_reg_344_reg_n_3_[1] ;
  wire [31:0]inter_pix;
  wire [31:7]inter_pix2_sum6_fu_642_p2;
  wire [31:6]inter_pix2_sum_fu_466_p2;
  wire interrupt;
  wire [10:0]j_1_fu_487_p2;
  wire [10:0]j_2_fu_682_p2;
  wire \j_2_reg_1247[10]_i_3_n_3 ;
  wire \j_2_reg_1247[10]_i_4_n_3 ;
  wire \j_2_reg_1247[3]_i_2_n_3 ;
  wire \j_2_reg_1247[4]_i_2_n_3 ;
  wire \j_2_reg_1247[4]_i_3_n_3 ;
  wire \j_2_reg_1247[5]_i_2_n_3 ;
  wire \j_2_reg_1247[6]_i_2_n_3 ;
  wire \j_2_reg_1247[6]_i_3_n_3 ;
  wire \j_2_reg_1247[6]_i_4_n_3 ;
  wire \j_2_reg_1247[8]_i_2_n_3 ;
  wire \j_2_reg_1247[9]_i_2_n_3 ;
  wire [10:0]j_2_reg_1247_reg__0;
  wire \j_reg_355[10]_i_4_n_3 ;
  wire [10:0]j_reg_355_reg__0;
  wire [31:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [7:0]mux_1_0;
  wire or_cond2_fu_710_p2;
  wire or_cond2_reg_1253;
  wire \or_cond2_reg_1253[0]_i_3_n_3 ;
  wire \or_cond2_reg_1253[0]_i_4_n_3 ;
  wire \or_cond2_reg_1253[0]_i_5_n_3 ;
  wire \or_cond2_reg_1253[0]_i_6_n_3 ;
  wire \or_cond2_reg_1253[0]_i_7_n_3 ;
  wire \or_cond2_reg_1253[0]_i_8_n_3 ;
  wire or_cond2_reg_1253_pp1_iter1_reg;
  wire or_cond2_reg_1253_pp1_iter2_reg;
  wire [31:2]out_pix;
  wire [29:7]out_pix4_sum_fu_591_p2;
  wire [0:0]p_1_out;
  wire p_25_in;
  wire p_27_in;
  wire [21:11]p_shl1_cast_fu_531_p1;
  wire [11:11]p_shl_cast_fu_430_p1;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sel;
  wire sobel_filter_AXILiteS_s_axi_U_n_3;
  wire sobel_filter_AXILiteS_s_axi_U_n_4;
  wire sobel_filter_AXILiteS_s_axi_U_n_8;
  wire sobel_filter_AXILiteS_s_axi_U_n_9;
  wire sobel_filter_gmem0_m_axi_U_n_14;
  wire sobel_filter_gmem0_m_axi_U_n_16;
  wire sobel_filter_gmem0_m_axi_U_n_27;
  wire sobel_filter_gmem0_m_axi_U_n_3;
  wire sobel_filter_gmem0_m_axi_U_n_4;
  wire sobel_filter_gmem0_m_axi_U_n_5;
  wire sobel_filter_gmem0_m_axi_U_n_6;
  wire sobel_filter_gmem0_m_axi_U_n_7;
  wire sobel_filter_gmem1_m_axi_U_n_11;
  wire sobel_filter_gmem1_m_axi_U_n_24;
  wire sobel_filter_gmem1_m_axi_U_n_3;
  wire sobel_filter_gmem1_m_axi_U_n_9;
  wire [8:0]tmp19_fu_947_p2;
  wire [8:0]tmp19_reg_1417;
  wire [7:0]tmp20_fu_953_p2;
  wire [7:0]tmp20_reg_1422;
  wire [21:7]tmp_10_fu_628_p2;
  wire [1:1]tmp_11_t_fu_657_p2;
  wire [1:0]tmp_11_t_reg_1220;
  wire [1:0]tmp_14_reg_1193;
  wire tmp_16_fu_676_p2;
  wire \tmp_16_reg_1243[0]_i_3_n_3 ;
  wire \tmp_16_reg_1243[0]_i_4_n_3 ;
  wire \tmp_16_reg_1243[0]_i_5_n_3 ;
  wire \tmp_16_reg_1243[0]_i_6_n_3 ;
  wire \tmp_16_reg_1243[0]_i_7_n_3 ;
  wire \tmp_16_reg_1243_reg_n_3_[0] ;
  wire tmp_19_fu_1001_p2;
  wire tmp_19_reg_1427;
  wire \tmp_19_reg_1427[0]_i_10_n_3 ;
  wire \tmp_19_reg_1427[0]_i_11_n_3 ;
  wire \tmp_19_reg_1427[0]_i_12_n_3 ;
  wire \tmp_19_reg_1427[0]_i_13_n_3 ;
  wire \tmp_19_reg_1427[0]_i_14_n_3 ;
  wire \tmp_19_reg_1427[0]_i_15_n_3 ;
  wire \tmp_19_reg_1427[0]_i_16_n_3 ;
  wire \tmp_19_reg_1427[0]_i_17_n_3 ;
  wire \tmp_19_reg_1427[0]_i_18_n_3 ;
  wire \tmp_19_reg_1427[0]_i_19_n_3 ;
  wire \tmp_19_reg_1427[0]_i_20_n_3 ;
  wire \tmp_19_reg_1427[0]_i_21_n_3 ;
  wire \tmp_19_reg_1427[0]_i_22_n_3 ;
  wire \tmp_19_reg_1427[0]_i_5_n_3 ;
  wire \tmp_19_reg_1427[0]_i_6_n_3 ;
  wire \tmp_19_reg_1427[0]_i_7_n_3 ;
  wire \tmp_19_reg_1427[0]_i_8_n_3 ;
  wire \tmp_19_reg_1427[0]_i_9_n_3 ;
  wire \tmp_19_reg_1427_reg[0]_i_2_n_5 ;
  wire \tmp_19_reg_1427_reg[0]_i_2_n_6 ;
  wire \tmp_19_reg_1427_reg[0]_i_3_n_3 ;
  wire \tmp_19_reg_1427_reg[0]_i_3_n_4 ;
  wire \tmp_19_reg_1427_reg[0]_i_3_n_5 ;
  wire \tmp_19_reg_1427_reg[0]_i_3_n_6 ;
  wire \tmp_19_reg_1427_reg[0]_i_4_n_3 ;
  wire \tmp_19_reg_1427_reg[0]_i_4_n_4 ;
  wire \tmp_19_reg_1427_reg[0]_i_4_n_5 ;
  wire \tmp_19_reg_1427_reg[0]_i_4_n_6 ;
  wire [29:0]tmp_1_cast_reg_1121_reg__0;
  wire tmp_22_fu_1022_p2;
  wire tmp_22_reg_1442;
  wire \tmp_22_reg_1442[0]_i_2_n_3 ;
  wire \tmp_22_reg_1442[0]_i_4_n_3 ;
  wire \tmp_22_reg_1442[0]_i_5_n_3 ;
  wire \tmp_22_reg_1442[0]_i_6_n_3 ;
  wire \tmp_22_reg_1442[0]_i_7_n_3 ;
  wire \tmp_22_reg_1442_reg[0]_i_3_n_10 ;
  wire \tmp_22_reg_1442_reg[0]_i_3_n_5 ;
  wire \tmp_22_reg_1442_reg[0]_i_3_n_6 ;
  wire \tmp_22_reg_1442_reg[0]_i_3_n_8 ;
  wire \tmp_22_reg_1442_reg[0]_i_3_n_9 ;
  wire [7:0]tmp_25_fu_1048_p2;
  wire [31:0]tmp_27_cast_reg_1126;
  wire [2:2]tmp_28_fu_569_p2;
  wire [10:0]tmp_29_1_fu_716_p1;
  wire [7:0]tmp_32_reg_1341;
  wire [7:0]tmp_33_reg_1347;
  wire [1:1]tmp_34_0_0_t_fu_662_p2;
  wire [1:1]tmp_34_0_0_t_reg_1224;
  wire [1:1]tmp_34_0_2_t_fu_667_p2;
  wire [1:0]tmp_34_0_2_t_reg_1231;
  wire \tmp_34_0_2_t_reg_1231[0]_i_1_n_3 ;
  wire [7:0]tmp_34_reg_1352;
  wire [7:0]tmp_35_reg_1303;
  wire [7:0]tmp_36_reg_1308;
  wire [7:0]tmp_37_reg_1396;
  wire [5:0]tmp_38_reg_1401;
  wire \tmp_38_reg_1401[0]_i_2_n_3 ;
  wire \tmp_38_reg_1401[0]_i_3_n_3 ;
  wire \tmp_38_reg_1401[0]_i_4_n_3 ;
  wire \tmp_38_reg_1401[0]_i_6_n_3 ;
  wire \tmp_38_reg_1401[0]_i_7_n_3 ;
  wire \tmp_38_reg_1401[0]_i_8_n_3 ;
  wire \tmp_38_reg_1401[0]_i_9_n_3 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_10 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_3 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_4 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_5 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_6 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_7 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_8 ;
  wire \tmp_38_reg_1401_reg[0]_i_1_n_9 ;
  wire [7:0]tmp_39_reg_1406;
  wire [7:0]tmp_40_fu_1011_p2;
  wire [7:1]tmp_40_reg_1432;
  wire \tmp_40_reg_1432[3]_i_2_n_3 ;
  wire \tmp_40_reg_1432[3]_i_3_n_3 ;
  wire \tmp_40_reg_1432[3]_i_4_n_3 ;
  wire \tmp_40_reg_1432[3]_i_5_n_3 ;
  wire \tmp_40_reg_1432[3]_i_6_n_3 ;
  wire \tmp_40_reg_1432[3]_i_7_n_3 ;
  wire \tmp_40_reg_1432[3]_i_8_n_3 ;
  wire \tmp_40_reg_1432[7]_i_2_n_3 ;
  wire \tmp_40_reg_1432[7]_i_3_n_3 ;
  wire \tmp_40_reg_1432[7]_i_4_n_3 ;
  wire \tmp_40_reg_1432[7]_i_5_n_3 ;
  wire \tmp_40_reg_1432[7]_i_6_n_3 ;
  wire \tmp_40_reg_1432[7]_i_7_n_3 ;
  wire \tmp_40_reg_1432[7]_i_8_n_3 ;
  wire \tmp_40_reg_1432_reg[3]_i_1_n_3 ;
  wire \tmp_40_reg_1432_reg[3]_i_1_n_4 ;
  wire \tmp_40_reg_1432_reg[3]_i_1_n_5 ;
  wire \tmp_40_reg_1432_reg[3]_i_1_n_6 ;
  wire \tmp_40_reg_1432_reg[7]_i_1_n_4 ;
  wire \tmp_40_reg_1432_reg[7]_i_1_n_5 ;
  wire \tmp_40_reg_1432_reg[7]_i_1_n_6 ;
  wire [7:0]tmp_41_reg_1437;
  wire \tmp_41_reg_1437[1]_i_1_n_3 ;
  wire \tmp_41_reg_1437[2]_i_1_n_3 ;
  wire \tmp_41_reg_1437[3]_i_1_n_3 ;
  wire \tmp_41_reg_1437[4]_i_1_n_3 ;
  wire \tmp_41_reg_1437[5]_i_1_n_3 ;
  wire \tmp_41_reg_1437[6]_i_1_n_3 ;
  wire \tmp_41_reg_1437[7]_i_1_n_3 ;
  wire \tmp_41_reg_1437[7]_i_2_n_3 ;
  wire [7:0]tmp_43_reg_1411;
  wire [6:1]tmp_44_fu_1038_p3;
  wire [7:1]tmp_45_reg_1447;
  wire \tmp_45_reg_1447[3]_i_2_n_3 ;
  wire \tmp_45_reg_1447[3]_i_3_n_3 ;
  wire \tmp_45_reg_1447[3]_i_4_n_3 ;
  wire \tmp_45_reg_1447[3]_i_5_n_3 ;
  wire \tmp_45_reg_1447[3]_i_6_n_3 ;
  wire \tmp_45_reg_1447[3]_i_7_n_3 ;
  wire \tmp_45_reg_1447[3]_i_8_n_3 ;
  wire \tmp_45_reg_1447[7]_i_2_n_3 ;
  wire \tmp_45_reg_1447[7]_i_3_n_3 ;
  wire \tmp_45_reg_1447[7]_i_4_n_3 ;
  wire \tmp_45_reg_1447[7]_i_5_n_3 ;
  wire \tmp_45_reg_1447[7]_i_6_n_3 ;
  wire \tmp_45_reg_1447[7]_i_7_n_3 ;
  wire \tmp_45_reg_1447[7]_i_8_n_3 ;
  wire \tmp_45_reg_1447[7]_i_9_n_3 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_10 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_3 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_4 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_5 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_6 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_7 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_8 ;
  wire \tmp_45_reg_1447_reg[3]_i_1_n_9 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_10 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_3 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_4 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_5 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_6 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_7 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_8 ;
  wire \tmp_45_reg_1447_reg[7]_i_1_n_9 ;
  wire [7:0]tmp_46_reg_1452;
  wire \tmp_46_reg_1452[1]_i_1_n_3 ;
  wire \tmp_46_reg_1452[2]_i_1_n_3 ;
  wire \tmp_46_reg_1452[3]_i_1_n_3 ;
  wire \tmp_46_reg_1452[4]_i_1_n_3 ;
  wire \tmp_46_reg_1452[5]_i_1_n_3 ;
  wire \tmp_46_reg_1452[6]_i_1_n_3 ;
  wire \tmp_46_reg_1452[7]_i_1_n_3 ;
  wire \tmp_6_reg_1183[0]_i_1_n_3 ;
  wire \tmp_6_reg_1183[0]_i_2_n_3 ;
  wire \tmp_6_reg_1183_reg_n_3_[0] ;
  wire \tmp_7_reg_1188[0]_i_1_n_3 ;
  wire \tmp_7_reg_1188[0]_i_2_n_3 ;
  wire \tmp_7_reg_1188_reg_n_3_[0] ;
  wire [21:7]tmp_8_fu_547_p2;
  wire [10:10]tmp_9_fu_557_p2;
  wire [10:1]tmp_s_fu_575_p3;
  wire [10:1]tmp_s_reg_1202;
  wire \tmp_s_reg_1202[10]_i_3_n_3 ;
  wire \tmp_s_reg_1202[10]_i_4_n_3 ;
  wire \tmp_s_reg_1202[10]_i_6_n_3 ;
  wire \tmp_s_reg_1202[7]_i_2_n_3 ;
  wire \tmp_s_reg_1202[7]_i_3_n_3 ;
  wire \tmp_s_reg_1202[8]_i_2_n_3 ;
  wire \tmp_s_reg_1202[9]_i_2_n_3 ;
  wire \tmp_s_reg_1202[9]_i_3_n_3 ;
  wire \tmp_s_reg_1202[9]_i_4_n_3 ;
  wire [6:0]val_fu_1104_p3;
  wire val_reg_1457;
  wire \val_reg_1457[2]_i_2_n_3 ;
  wire \val_reg_1457[2]_i_3_n_3 ;
  wire \val_reg_1457[5]_i_2_n_3 ;
  wire \val_reg_1457[7]_i_10_n_3 ;
  wire \val_reg_1457[7]_i_11_n_3 ;
  wire \val_reg_1457[7]_i_12_n_3 ;
  wire \val_reg_1457[7]_i_16_n_3 ;
  wire \val_reg_1457[7]_i_17_n_3 ;
  wire \val_reg_1457[7]_i_18_n_3 ;
  wire \val_reg_1457[7]_i_19_n_3 ;
  wire \val_reg_1457[7]_i_2_n_3 ;
  wire \val_reg_1457[7]_i_9_n_3 ;
  wire \val_reg_1457_reg[7]_i_4_n_4 ;
  wire \val_reg_1457_reg[7]_i_4_n_5 ;
  wire \val_reg_1457_reg[7]_i_4_n_6 ;
  wire \val_reg_1457_reg[7]_i_5_n_3 ;
  wire \val_reg_1457_reg[7]_i_5_n_4 ;
  wire \val_reg_1457_reg[7]_i_5_n_5 ;
  wire \val_reg_1457_reg[7]_i_5_n_6 ;
  wire \val_reg_1457_reg_n_3_[0] ;
  wire \val_reg_1457_reg_n_3_[1] ;
  wire \val_reg_1457_reg_n_3_[2] ;
  wire \val_reg_1457_reg_n_3_[3] ;
  wire \val_reg_1457_reg_n_3_[4] ;
  wire \val_reg_1457_reg_n_3_[5] ;
  wire \val_reg_1457_reg_n_3_[6] ;
  wire \val_reg_1457_reg_n_3_[7] ;
  wire [10:6]x_weight_0_2_reg_1386;
  wire \x_weight_0_2_reg_1386[10]_i_2_n_3 ;
  wire \x_weight_0_2_reg_1386[10]_i_3_n_3 ;
  wire \x_weight_0_2_reg_1386[10]_i_4_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_10_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_11_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_12_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_13_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_2_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_3_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_4_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_5_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_6_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_7_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_8_n_3 ;
  wire \x_weight_0_2_reg_1386[6]_i_9_n_3 ;
  wire \x_weight_0_2_reg_1386_reg[10]_i_1_n_10 ;
  wire \x_weight_0_2_reg_1386_reg[10]_i_1_n_5 ;
  wire \x_weight_0_2_reg_1386_reg[10]_i_1_n_6 ;
  wire \x_weight_0_2_reg_1386_reg[10]_i_1_n_8 ;
  wire \x_weight_0_2_reg_1386_reg[10]_i_1_n_9 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_10 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_3 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_4 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_5 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_6 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_7 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_8 ;
  wire \x_weight_0_2_reg_1386_reg[6]_i_1_n_9 ;
  wire [10:0]x_weight_2_2_fu_989_p2;
  wire [7:0]y_weight_0_2_fu_858_p2;
  wire [10:0]y_weight_1_2_fu_896_p2;
  wire [10:0]y_weight_1_2_reg_1391;
  wire \y_weight_1_2_reg_1391[10]_i_10_n_3 ;
  wire \y_weight_1_2_reg_1391[10]_i_11_n_3 ;
  wire \y_weight_1_2_reg_1391[10]_i_12_n_3 ;
  wire \y_weight_1_2_reg_1391[10]_i_3_n_3 ;
  wire \y_weight_1_2_reg_1391[10]_i_4_n_3 ;
  wire \y_weight_1_2_reg_1391[10]_i_5_n_3 ;
  wire \y_weight_1_2_reg_1391[10]_i_6_n_3 ;
  wire \y_weight_1_2_reg_1391[10]_i_9_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_10_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_11_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_2_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_3_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_5_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_6_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_7_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_8_n_3 ;
  wire \y_weight_1_2_reg_1391[3]_i_9_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_2_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_3_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_4_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_5_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_6_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_7_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_8_n_3 ;
  wire \y_weight_1_2_reg_1391[7]_i_9_n_3 ;
  wire \y_weight_1_2_reg_1391_reg[10]_i_2_n_5 ;
  wire \y_weight_1_2_reg_1391_reg[10]_i_2_n_6 ;
  wire \y_weight_1_2_reg_1391_reg[10]_i_7_n_6 ;
  wire \y_weight_1_2_reg_1391_reg[10]_i_8_n_3 ;
  wire \y_weight_1_2_reg_1391_reg[10]_i_8_n_4 ;
  wire \y_weight_1_2_reg_1391_reg[10]_i_8_n_5 ;
  wire \y_weight_1_2_reg_1391_reg[10]_i_8_n_6 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_1_n_3 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_1_n_4 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_1_n_5 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_1_n_6 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_4_n_3 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_4_n_4 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_4_n_5 ;
  wire \y_weight_1_2_reg_1391_reg[3]_i_4_n_6 ;
  wire \y_weight_1_2_reg_1391_reg[7]_i_1_n_3 ;
  wire \y_weight_1_2_reg_1391_reg[7]_i_1_n_4 ;
  wire \y_weight_1_2_reg_1391_reg[7]_i_1_n_5 ;
  wire \y_weight_1_2_reg_1391_reg[7]_i_1_n_6 ;
  wire [0:0]\NLW_gmem0_addr_1_reg_1214_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem0_addr_1_reg_1214_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem0_addr_reg_1144_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem0_addr_reg_1144_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem1_addr_reg_1208_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem1_addr_reg_1208_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmem1_addr_reg_1208_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem1_addr_reg_1208_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem1_addr_reg_1208_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem1_addr_reg_1208_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_19_reg_1427_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_19_reg_1427_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_22_reg_1442_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_reg_1442_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_40_reg_1432_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_val_reg_1457_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_weight_0_2_reg_1386_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_weight_0_2_reg_1386_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_y_weight_1_2_reg_1391_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_weight_1_2_reg_1391_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_y_weight_1_2_reg_1391_reg[10]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_weight_1_2_reg_1391_reg[10]_i_7_O_UNCONNECTED ;

  assign m_axi_gmem0_ARADDR[31:2] = \^m_axi_gmem0_ARADDR [31:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const1> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[31] = \<const0> ;
  assign m_axi_gmem1_ARADDR[30] = \<const0> ;
  assign m_axi_gmem1_ARADDR[29] = \<const0> ;
  assign m_axi_gmem1_ARADDR[28] = \<const0> ;
  assign m_axi_gmem1_ARADDR[27] = \<const0> ;
  assign m_axi_gmem1_ARADDR[26] = \<const0> ;
  assign m_axi_gmem1_ARADDR[25] = \<const0> ;
  assign m_axi_gmem1_ARADDR[24] = \<const0> ;
  assign m_axi_gmem1_ARADDR[23] = \<const0> ;
  assign m_axi_gmem1_ARADDR[22] = \<const0> ;
  assign m_axi_gmem1_ARADDR[21] = \<const0> ;
  assign m_axi_gmem1_ARADDR[20] = \<const0> ;
  assign m_axi_gmem1_ARADDR[19] = \<const0> ;
  assign m_axi_gmem1_ARADDR[18] = \<const0> ;
  assign m_axi_gmem1_ARADDR[17] = \<const0> ;
  assign m_axi_gmem1_ARADDR[16] = \<const0> ;
  assign m_axi_gmem1_ARADDR[15] = \<const0> ;
  assign m_axi_gmem1_ARADDR[14] = \<const0> ;
  assign m_axi_gmem1_ARADDR[13] = \<const0> ;
  assign m_axi_gmem1_ARADDR[12] = \<const0> ;
  assign m_axi_gmem1_ARADDR[11] = \<const0> ;
  assign m_axi_gmem1_ARADDR[10] = \<const0> ;
  assign m_axi_gmem1_ARADDR[9] = \<const0> ;
  assign m_axi_gmem1_ARADDR[8] = \<const0> ;
  assign m_axi_gmem1_ARADDR[7] = \<const0> ;
  assign m_axi_gmem1_ARADDR[6] = \<const0> ;
  assign m_axi_gmem1_ARADDR[5] = \<const0> ;
  assign m_axi_gmem1_ARADDR[4] = \<const0> ;
  assign m_axi_gmem1_ARADDR[3] = \<const0> ;
  assign m_axi_gmem1_ARADDR[2] = \<const0> ;
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3] = \<const0> ;
  assign m_axi_gmem1_ARLEN[2] = \<const0> ;
  assign m_axi_gmem1_ARLEN[1] = \<const0> ;
  assign m_axi_gmem1_ARLEN[0] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARVALID = \<const0> ;
  assign m_axi_gmem1_AWADDR[31:2] = \^m_axi_gmem1_AWADDR [31:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h000088A8)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[10]_i_2_n_3 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(\ap_CS_fsm[10]_i_3_n_3 ),
        .I1(j_reg_355_reg__0[5]),
        .I2(j_reg_355_reg__0[4]),
        .I3(j_reg_355_reg__0[10]),
        .I4(j_reg_355_reg__0[6]),
        .I5(\ap_CS_fsm[10]_i_4_n_3 ),
        .O(\ap_CS_fsm[10]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(j_reg_355_reg__0[8]),
        .I1(j_reg_355_reg__0[7]),
        .I2(j_reg_355_reg__0[9]),
        .O(\ap_CS_fsm[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(j_reg_355_reg__0[1]),
        .I1(j_reg_355_reg__0[0]),
        .I2(j_reg_355_reg__0[3]),
        .I3(j_reg_355_reg__0[2]),
        .O(\ap_CS_fsm[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(sobel_filter_AXILiteS_s_axi_U_n_8),
        .I1(ap_CS_fsm_state14),
        .O(gmem1_addr_reg_12080));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[21]_i_3 
       (.I0(\tmp_16_reg_1243[0]_i_3_n_3 ),
        .I1(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[21]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888A8AA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\ap_CS_fsm[10]_i_2_n_3 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter2_reg_n_3),
        .I5(ap_CS_fsm_state9),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem1_addr_reg_12080),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[14]),
        .Q(\ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_n_3 ));
  FDRE \ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_n_3 ),
        .Q(\ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2_n_3 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__0_n_3),
        .Q(\ap_CS_fsm_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_pp1_stage1),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[22]),
        .Q(\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_n_3 ));
  FDRE \ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_n_3 ),
        .Q(\ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1_n_3 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_3),
        .Q(\ap_CS_fsm_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(\ap_CS_fsm_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3 ));
  FDRE \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3 ),
        .Q(\ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__1_n_3),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[24]_ap_CS_fsm_reg_r_1_n_3 ),
        .I1(ap_CS_fsm_reg_r_1_n_3),
        .O(ap_CS_fsm_reg_gate_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__0
       (.I0(\ap_CS_fsm_reg[17]_ap_CS_fsm_reg_r_2_n_3 ),
        .I1(ap_CS_fsm_reg_r_2_n_3),
        .O(ap_CS_fsm_reg_gate__0_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__1
       (.I0(\ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3 ),
        .I1(ap_CS_fsm_reg_r_3_n_3),
        .O(ap_CS_fsm_reg_gate__1_n_3));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_3),
        .Q(ap_CS_fsm_reg_r_0_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_3),
        .Q(ap_CS_fsm_reg_r_1_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_3),
        .Q(ap_CS_fsm_reg_r_2_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_3),
        .Q(ap_CS_fsm_reg_r_3_n_3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem0_m_axi_U_n_14),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem0_m_axi_U_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem0_m_axi_U_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_9),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    ap_enable_reg_pp1_iter1_i_3
       (.I0(j_2_reg_1247_reg__0[7]),
        .I1(j_2_reg_1247_reg__0[9]),
        .I2(j_2_reg_1247_reg__0[8]),
        .I3(j_2_reg_1247_reg__0[10]),
        .I4(\tmp_16_reg_1243[0]_i_6_n_3 ),
        .O(ap_enable_reg_pp1_iter1_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem0_m_axi_U_n_6),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem0_m_axi_U_n_27),
        .Q(ap_enable_reg_pp1_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem1_m_axi_U_n_3),
        .Q(ap_enable_reg_pp1_iter3_reg_n_3),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    ap_reg_ioackin_gmem0_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_gmem0_ARREADY),
        .I2(ap_CS_fsm_state3),
        .I3(ap_CS_fsm_state16),
        .O(ap_reg_ioackin_gmem0_ARREADY_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem0_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_gmem0_ARREADY_i_1_n_3),
        .Q(ap_reg_ioackin_gmem0_ARREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0888)) 
    ap_reg_ioackin_gmem1_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(ap_enable_reg_pp1_iter3_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_reg_ioackin_gmem1_WREADY_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem1_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_gmem1_WREADY_i_1_n_3),
        .Q(ap_reg_ioackin_gmem1_WREADY),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb cache_0_U
       (.ADDRARDADDR(cache_1_address0),
        .ADDRBWRADDR(cache_1_address1),
        .D(cache_0_q0),
        .DOBDO(cache_0_q1),
        .Q(gmem0_addr_read_reg_1169),
        .WEA(cache_0_we0),
        .WEBWE(cache_0_we1),
        .ap_clk(ap_clk),
        .cache_0_ce0(cache_0_ce0),
        .cache_0_ce1(cache_0_ce1),
        .\gmem0_addr_1_read_reg_1333_reg[7] (gmem0_addr_1_read_reg_1333));
  FDRE \cache_0_addr_2_reg_1259_reg[0] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[0]),
        .Q(cache_3_addr_1_reg_1277[0]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[10] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[10]),
        .Q(cache_3_addr_1_reg_1277[10]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[1] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[1]),
        .Q(cache_3_addr_1_reg_1277[1]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[2] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[2]),
        .Q(cache_3_addr_1_reg_1277[2]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[3] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[3]),
        .Q(cache_3_addr_1_reg_1277[3]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[4] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[4]),
        .Q(cache_3_addr_1_reg_1277[4]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[5] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[5]),
        .Q(cache_3_addr_1_reg_1277[5]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[6] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[6]),
        .Q(cache_3_addr_1_reg_1277[6]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[7] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[7]),
        .Q(cache_3_addr_1_reg_1277[7]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[8] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[8]),
        .Q(cache_3_addr_1_reg_1277[8]),
        .R(1'b0));
  FDRE \cache_0_addr_2_reg_1259_reg[9] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(tmp_29_1_fu_716_p1[9]),
        .Q(cache_3_addr_1_reg_1277[9]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[0]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[10]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[1]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[2]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[3]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[4]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[5]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[6]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[7]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[8]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(cache_1_addr_reg_1164[9]),
        .Q(cache_1_addr_reg_1164_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[0] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[0]),
        .Q(cache_1_addr_reg_1164[0]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[10] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[10]),
        .Q(cache_1_addr_reg_1164[10]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[1] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[1]),
        .Q(cache_1_addr_reg_1164[1]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[2] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[2]),
        .Q(cache_1_addr_reg_1164[2]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[3] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[3]),
        .Q(cache_1_addr_reg_1164[3]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[4] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[4]),
        .Q(cache_1_addr_reg_1164[4]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[5] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[5]),
        .Q(cache_1_addr_reg_1164[5]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[6] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[6]),
        .Q(cache_1_addr_reg_1164[6]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[7] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[7]),
        .Q(cache_1_addr_reg_1164[7]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[8] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[8]),
        .Q(cache_1_addr_reg_1164[8]),
        .R(1'b0));
  FDRE \cache_0_addr_reg_1159_reg[9] 
       (.C(ap_clk),
        .CE(cache_0_addr_reg_11590),
        .D(j_reg_355_reg__0[9]),
        .Q(cache_1_addr_reg_1164[9]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[0]),
        .Q(cache_0_load_2_reg_1358[0]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[1]),
        .Q(cache_0_load_2_reg_1358[1]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[2]),
        .Q(cache_0_load_2_reg_1358[2]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[3]),
        .Q(cache_0_load_2_reg_1358[3]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[4]),
        .Q(cache_0_load_2_reg_1358[4]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[5]),
        .Q(cache_0_load_2_reg_1358[5]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[6]),
        .Q(cache_0_load_2_reg_1358[6]),
        .R(1'b0));
  FDRE \cache_0_load_2_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_0_q0[7]),
        .Q(cache_0_load_2_reg_1358[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_0 cache_1_U
       (.ADDRARDADDR(cache_1_address0),
        .ADDRBWRADDR(cache_1_address1),
        .D(cache_1_q0),
        .DOBDO(cache_1_q1),
        .Q(gmem0_addr_read_reg_1169),
        .WEA(cache_1_we0),
        .WEBWE(cache_1_we1),
        .\ap_CS_fsm_reg[21] ({ap_CS_fsm_pp1_stage1,ap_CS_fsm_pp1_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg_n_3),
        .\cache_0_addr_2_reg_1259_reg[10] (cache_3_addr_1_reg_1277),
        .\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] (cache_1_addr_reg_1164_pp0_iter1_reg),
        .cache_0_ce0(cache_0_ce0),
        .cache_0_ce1(cache_0_ce1),
        .\cols_assign_cast_reg_1238_reg[10] (cols_assign_cast_reg_1238_reg__0),
        .\cols_assign_cast_reg_1238_reg[4] (cache_3_U_n_34),
        .\cols_assign_reg_377_reg[10] ({\cols_assign_reg_377_reg_n_3_[10] ,\cols_assign_reg_377_reg_n_3_[9] ,\cols_assign_reg_377_reg_n_3_[8] ,\cols_assign_reg_377_reg_n_3_[7] ,\cols_assign_reg_377_reg_n_3_[6] ,\cols_assign_reg_377_reg_n_3_[5] ,\cols_assign_reg_377_reg_n_3_[4] ,\cols_assign_reg_377_reg_n_3_[3] ,\cols_assign_reg_377_reg_n_3_[2] ,\cols_assign_reg_377_reg_n_3_[1] ,\cols_assign_reg_377_reg_n_3_[0] }),
        .\gmem0_addr_1_read_reg_1333_reg[7] (gmem0_addr_1_read_reg_1333),
        .\j_2_reg_1247_reg[10] (j_2_reg_1247_reg__0),
        .ram_reg(cache_1_U_n_41),
        .ram_reg_0(cache_1_U_n_42),
        .ram_reg_1(cache_1_U_n_43),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg_n_3_[0] ));
  FDRE \cache_1_load_2_reg_1365_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[0]),
        .Q(cache_1_load_2_reg_1365[0]),
        .R(1'b0));
  FDRE \cache_1_load_2_reg_1365_reg[1] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[1]),
        .Q(cache_1_load_2_reg_1365[1]),
        .R(1'b0));
  FDRE \cache_1_load_2_reg_1365_reg[2] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[2]),
        .Q(cache_1_load_2_reg_1365[2]),
        .R(1'b0));
  FDRE \cache_1_load_2_reg_1365_reg[3] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[3]),
        .Q(cache_1_load_2_reg_1365[3]),
        .R(1'b0));
  FDRE \cache_1_load_2_reg_1365_reg[4] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[4]),
        .Q(cache_1_load_2_reg_1365[4]),
        .R(1'b0));
  FDRE \cache_1_load_2_reg_1365_reg[5] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[5]),
        .Q(cache_1_load_2_reg_1365[5]),
        .R(1'b0));
  FDRE \cache_1_load_2_reg_1365_reg[6] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[6]),
        .Q(cache_1_load_2_reg_1365[6]),
        .R(1'b0));
  FDRE \cache_1_load_2_reg_1365_reg[7] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(cache_1_q0[7]),
        .Q(cache_1_load_2_reg_1365[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe cache_2_U
       (.ADDRARDADDR(cache_3_address1),
        .ADDRBWRADDR(cache_3_address0),
        .DOADO(cache_2_load_2_reg_1372),
        .DOBDO(cache_2_q0),
        .Q(gmem0_addr_1_read_reg_1333),
        .S({cache_2_U_n_19,cache_2_U_n_20,cache_2_U_n_21,cache_2_U_n_22}),
        .WEA(cache_2_we1),
        .ap_clk(ap_clk),
        .cache_0_ce1(cache_0_ce1),
        .cache_2_ce0(cache_2_ce0),
        .mux_1_0(mux_1_0),
        .p_27_in(p_27_in),
        .ram_reg(cache_3_load_2_reg_1379),
        .\tmp19_reg_1417_reg[7] ({cache_2_U_n_23,cache_2_U_n_24,cache_2_U_n_25,cache_2_U_n_26}),
        .tmp_34_0_0_t_reg_1224(tmp_34_0_0_t_reg_1224),
        .tmp_34_0_2_t_reg_1231(tmp_34_0_2_t_reg_1231));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_1 cache_3_U
       (.ADDRARDADDR(cache_3_address1),
        .ADDRBWRADDR(cache_3_address0),
        .D(I7),
        .DOADO(cache_2_load_2_reg_1372),
        .DOBDO(cache_2_q0),
        .Q(gmem0_addr_1_read_reg_1333),
        .S({cache_2_U_n_19,cache_2_U_n_20,cache_2_U_n_21,cache_2_U_n_22}),
        .WEA(cache_3_we1),
        .\ap_CS_fsm_reg[21] ({ap_CS_fsm_pp1_stage1,ap_CS_fsm_pp1_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg_n_3),
        .\cache_0_addr_2_reg_1259_reg[10] (cache_3_addr_1_reg_1277),
        .cache_0_ce1(cache_0_ce1),
        .\cache_0_load_2_reg_1358_reg[7] (cache_0_load_2_reg_1358),
        .\cache_1_load_2_reg_1365_reg[7] (cache_1_load_2_reg_1365),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_cast_reg_1238_reg[10] (cols_assign_cast_reg_1238_reg__0),
        .\cols_assign_cast_reg_1238_reg[3] (cache_1_U_n_41),
        .\cols_assign_cast_reg_1238_reg[4] (cache_1_U_n_42),
        .\cols_assign_cast_reg_1238_reg[6] (cache_1_U_n_43),
        .\cols_assign_reg_377_reg[10] ({\cols_assign_reg_377_reg_n_3_[10] ,\cols_assign_reg_377_reg_n_3_[9] ,\cols_assign_reg_377_reg_n_3_[8] ,\cols_assign_reg_377_reg_n_3_[7] ,\cols_assign_reg_377_reg_n_3_[6] ,\cols_assign_reg_377_reg_n_3_[5] ,\cols_assign_reg_377_reg_n_3_[4] ,\cols_assign_reg_377_reg_n_3_[3] ,\cols_assign_reg_377_reg_n_3_[2] ,\cols_assign_reg_377_reg_n_3_[1] ,\cols_assign_reg_377_reg_n_3_[0] }),
        .\j_2_reg_1247_reg[10] (j_2_reg_1247_reg__0),
        .p_27_in(p_27_in),
        .ram_reg(cache_3_U_n_33),
        .ram_reg_0(cache_3_U_n_34),
        .ram_reg_1(cache_1_q0),
        .ram_reg_2(cache_0_q0),
        .ram_reg_3(cache_1_q1),
        .ram_reg_4(cache_0_q1),
        .\tmp19_reg_1417_reg[8] (tmp19_fu_947_p2),
        .\tmp20_reg_1422_reg[7] (tmp20_fu_953_p2),
        .tmp_14_reg_1193(tmp_14_reg_1193),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg_n_3_[0] ),
        .\tmp_32_reg_1341_reg[7] (I4),
        .\tmp_33_reg_1347_reg[7] (I8),
        .tmp_34_0_0_t_reg_1224(tmp_34_0_0_t_reg_1224),
        .tmp_34_0_2_t_reg_1231(tmp_34_0_2_t_reg_1231),
        .\tmp_34_0_2_t_reg_1231_reg[1] ({cache_2_U_n_23,cache_2_U_n_24,cache_2_U_n_25,cache_2_U_n_26}),
        .\tmp_34_reg_1352_reg[7] (I3),
        .\tmp_35_reg_1303_reg[7] (dout),
        .\tmp_36_reg_1308_reg[7] (I2),
        .\tmp_37_reg_1396_reg[7] (I6),
        .\tmp_39_reg_1406_reg[7] (cache_3_load_2_reg_1379),
        .\tmp_43_reg_1411_reg[7] (I5));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[0]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[0]),
        .O(tmp_29_1_fu_716_p1[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[10]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[10] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[10]),
        .O(tmp_29_1_fu_716_p1[10]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[1]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[1] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[1]),
        .O(tmp_29_1_fu_716_p1[1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[2]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[2] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[2]),
        .O(tmp_29_1_fu_716_p1[2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[3]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[3] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[3]),
        .O(tmp_29_1_fu_716_p1[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[4]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[4] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[4]),
        .O(tmp_29_1_fu_716_p1[4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[5]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[5]),
        .O(tmp_29_1_fu_716_p1[5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[6]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[6]),
        .O(tmp_29_1_fu_716_p1[6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[7]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[7]),
        .O(tmp_29_1_fu_716_p1[7]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[8]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[8] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[8]),
        .O(tmp_29_1_fu_716_p1[8]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \cols_assign_cast_reg_1238[9]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[9]),
        .O(tmp_29_1_fu_716_p1[9]));
  FDRE \cols_assign_cast_reg_1238_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[0]),
        .Q(cols_assign_cast_reg_1238_reg__0[0]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[10]),
        .Q(cols_assign_cast_reg_1238_reg__0[10]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[1]),
        .Q(cols_assign_cast_reg_1238_reg__0[1]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[2]),
        .Q(cols_assign_cast_reg_1238_reg__0[2]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[3]),
        .Q(cols_assign_cast_reg_1238_reg__0[3]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[4]),
        .Q(cols_assign_cast_reg_1238_reg__0[4]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[5]),
        .Q(cols_assign_cast_reg_1238_reg__0[5]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[6]),
        .Q(cols_assign_cast_reg_1238_reg__0[6]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[7]),
        .Q(cols_assign_cast_reg_1238_reg__0[7]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[8]),
        .Q(cols_assign_cast_reg_1238_reg__0[8]),
        .R(1'b0));
  FDRE \cols_assign_cast_reg_1238_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_29_1_fu_716_p1[9]),
        .Q(cols_assign_cast_reg_1238_reg__0[9]),
        .R(1'b0));
  FDRE \cols_assign_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[0]),
        .Q(\cols_assign_reg_377_reg_n_3_[0] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[10]),
        .Q(\cols_assign_reg_377_reg_n_3_[10] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[1]),
        .Q(\cols_assign_reg_377_reg_n_3_[1] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[2]),
        .Q(\cols_assign_reg_377_reg_n_3_[2] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[3]),
        .Q(\cols_assign_reg_377_reg_n_3_[3] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[4]),
        .Q(\cols_assign_reg_377_reg_n_3_[4] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[5]),
        .Q(\cols_assign_reg_377_reg_n_3_[5] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[6]),
        .Q(\cols_assign_reg_377_reg_n_3_[6] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[7]),
        .Q(\cols_assign_reg_377_reg_n_3_[7] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[8]),
        .Q(\cols_assign_reg_377_reg_n_3_[8] ),
        .R(cols_assign_reg_377));
  FDRE \cols_assign_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(cols_assign_reg_3770),
        .D(j_2_reg_1247_reg__0[9]),
        .Q(\cols_assign_reg_377_reg_n_3_[9] ),
        .R(cols_assign_reg_377));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h3F10)) 
    \cond_reg_1140[0]_i_1 
       (.I0(\i_reg_344_reg_n_3_[1] ),
        .I1(p_shl_cast_fu_430_p1),
        .I2(ap_CS_fsm_state2),
        .I3(\cond_reg_1140_reg_n_3_[0] ),
        .O(\cond_reg_1140[0]_i_1_n_3 ));
  FDRE \cond_reg_1140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_reg_1140[0]_i_1_n_3 ),
        .Q(\cond_reg_1140_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[0]),
        .Q(gmem0_addr_1_read_reg_1333[0]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[1]),
        .Q(gmem0_addr_1_read_reg_1333[1]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[2]),
        .Q(gmem0_addr_1_read_reg_1333[2]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[3]),
        .Q(gmem0_addr_1_read_reg_1333[3]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[4]),
        .Q(gmem0_addr_1_read_reg_1333[4]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[5]),
        .Q(gmem0_addr_1_read_reg_1333[5]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[6]),
        .Q(gmem0_addr_1_read_reg_1333[6]),
        .R(1'b0));
  FDRE \gmem0_addr_1_read_reg_1333_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(gmem0_RDATA[7]),
        .Q(gmem0_addr_1_read_reg_1333[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[10]_i_2 
       (.I0(tmp_27_cast_reg_1126[10]),
        .I1(tmp_10_fu_628_p2[10]),
        .O(\gmem0_addr_1_reg_1214[10]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[10]_i_3 
       (.I0(tmp_27_cast_reg_1126[9]),
        .I1(tmp_10_fu_628_p2[9]),
        .O(\gmem0_addr_1_reg_1214[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[10]_i_4 
       (.I0(tmp_27_cast_reg_1126[8]),
        .I1(tmp_10_fu_628_p2[8]),
        .O(\gmem0_addr_1_reg_1214[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[10]_i_5 
       (.I0(tmp_27_cast_reg_1126[7]),
        .I1(tmp_10_fu_628_p2[7]),
        .O(\gmem0_addr_1_reg_1214[10]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[14]_i_10 
       (.I0(tmp_s_reg_1202[3]),
        .O(\gmem0_addr_1_reg_1214[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[14]_i_2 
       (.I0(tmp_27_cast_reg_1126[14]),
        .I1(tmp_10_fu_628_p2[14]),
        .O(\gmem0_addr_1_reg_1214[14]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[14]_i_3 
       (.I0(tmp_27_cast_reg_1126[13]),
        .I1(tmp_10_fu_628_p2[13]),
        .O(\gmem0_addr_1_reg_1214[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[14]_i_4 
       (.I0(tmp_27_cast_reg_1126[12]),
        .I1(tmp_10_fu_628_p2[12]),
        .O(\gmem0_addr_1_reg_1214[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[14]_i_5 
       (.I0(tmp_27_cast_reg_1126[11]),
        .I1(tmp_10_fu_628_p2[11]),
        .O(\gmem0_addr_1_reg_1214[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[14]_i_7 
       (.I0(tmp_s_reg_1202[2]),
        .I1(tmp_s_reg_1202[6]),
        .O(\gmem0_addr_1_reg_1214[14]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[14]_i_8 
       (.I0(tmp_s_reg_1202[1]),
        .I1(tmp_s_reg_1202[5]),
        .O(\gmem0_addr_1_reg_1214[14]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[14]_i_9 
       (.I0(tmp_14_reg_1193[0]),
        .I1(tmp_s_reg_1202[4]),
        .O(\gmem0_addr_1_reg_1214[14]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[18]_i_10 
       (.I0(tmp_s_reg_1202[3]),
        .I1(tmp_s_reg_1202[7]),
        .O(\gmem0_addr_1_reg_1214[18]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[18]_i_2 
       (.I0(tmp_27_cast_reg_1126[18]),
        .I1(tmp_10_fu_628_p2[18]),
        .O(\gmem0_addr_1_reg_1214[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[18]_i_3 
       (.I0(tmp_27_cast_reg_1126[17]),
        .I1(tmp_10_fu_628_p2[17]),
        .O(\gmem0_addr_1_reg_1214[18]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[18]_i_4 
       (.I0(tmp_27_cast_reg_1126[16]),
        .I1(tmp_10_fu_628_p2[16]),
        .O(\gmem0_addr_1_reg_1214[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[18]_i_5 
       (.I0(tmp_27_cast_reg_1126[15]),
        .I1(tmp_10_fu_628_p2[15]),
        .O(\gmem0_addr_1_reg_1214[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[18]_i_7 
       (.I0(tmp_s_reg_1202[6]),
        .I1(tmp_s_reg_1202[10]),
        .O(\gmem0_addr_1_reg_1214[18]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[18]_i_8 
       (.I0(tmp_s_reg_1202[5]),
        .I1(tmp_s_reg_1202[9]),
        .O(\gmem0_addr_1_reg_1214[18]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[18]_i_9 
       (.I0(tmp_s_reg_1202[4]),
        .I1(tmp_s_reg_1202[8]),
        .O(\gmem0_addr_1_reg_1214[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[22]_i_2 
       (.I0(\gmem0_addr_1_reg_1214_reg[26]_i_2_n_6 ),
        .I1(tmp_27_cast_reg_1126[22]),
        .O(\gmem0_addr_1_reg_1214[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[22]_i_3 
       (.I0(tmp_27_cast_reg_1126[21]),
        .I1(tmp_10_fu_628_p2[21]),
        .O(\gmem0_addr_1_reg_1214[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[22]_i_4 
       (.I0(tmp_27_cast_reg_1126[20]),
        .I1(tmp_10_fu_628_p2[20]),
        .O(\gmem0_addr_1_reg_1214[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[22]_i_5 
       (.I0(tmp_27_cast_reg_1126[19]),
        .I1(tmp_10_fu_628_p2[19]),
        .O(\gmem0_addr_1_reg_1214[22]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[26]_i_10 
       (.I0(tmp_s_reg_1202[8]),
        .O(\gmem0_addr_1_reg_1214[26]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[26]_i_11 
       (.I0(tmp_s_reg_1202[7]),
        .O(\gmem0_addr_1_reg_1214[26]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[26]_i_3 
       (.I0(tmp_27_cast_reg_1126[25]),
        .I1(tmp_27_cast_reg_1126[26]),
        .O(\gmem0_addr_1_reg_1214[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[26]_i_4 
       (.I0(tmp_27_cast_reg_1126[24]),
        .I1(tmp_27_cast_reg_1126[25]),
        .O(\gmem0_addr_1_reg_1214[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[26]_i_5 
       (.I0(tmp_27_cast_reg_1126[23]),
        .I1(tmp_27_cast_reg_1126[24]),
        .O(\gmem0_addr_1_reg_1214[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[26]_i_6 
       (.I0(\gmem0_addr_1_reg_1214_reg[26]_i_2_n_6 ),
        .I1(tmp_27_cast_reg_1126[23]),
        .O(\gmem0_addr_1_reg_1214[26]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[26]_i_8 
       (.I0(tmp_s_reg_1202[10]),
        .O(\gmem0_addr_1_reg_1214[26]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[26]_i_9 
       (.I0(tmp_s_reg_1202[9]),
        .O(\gmem0_addr_1_reg_1214[26]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[30]_i_2 
       (.I0(tmp_27_cast_reg_1126[29]),
        .I1(tmp_27_cast_reg_1126[30]),
        .O(\gmem0_addr_1_reg_1214[30]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[30]_i_3 
       (.I0(tmp_27_cast_reg_1126[28]),
        .I1(tmp_27_cast_reg_1126[29]),
        .O(\gmem0_addr_1_reg_1214[30]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[30]_i_4 
       (.I0(tmp_27_cast_reg_1126[27]),
        .I1(tmp_27_cast_reg_1126[28]),
        .O(\gmem0_addr_1_reg_1214[30]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[30]_i_5 
       (.I0(tmp_27_cast_reg_1126[26]),
        .I1(tmp_27_cast_reg_1126[27]),
        .O(\gmem0_addr_1_reg_1214[30]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_1_reg_1214[31]_i_2 
       (.I0(tmp_27_cast_reg_1126[30]),
        .I1(tmp_27_cast_reg_1126[31]),
        .O(\gmem0_addr_1_reg_1214[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_1_reg_1214[7]_i_1 
       (.I0(tmp_27_cast_reg_1126[7]),
        .I1(tmp_10_fu_628_p2[7]),
        .O(inter_pix2_sum6_fu_642_p2[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[7]_i_3 
       (.I0(tmp_14_reg_1193[0]),
        .O(\gmem0_addr_1_reg_1214[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[7]_i_4 
       (.I0(tmp_s_reg_1202[2]),
        .O(\gmem0_addr_1_reg_1214[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem0_addr_1_reg_1214[7]_i_5 
       (.I0(tmp_s_reg_1202[1]),
        .O(\gmem0_addr_1_reg_1214[7]_i_5_n_3 ));
  FDRE \gmem0_addr_1_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp_27_cast_reg_1126[0]),
        .Q(gmem0_addr_1_reg_1214[0]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[10]),
        .Q(gmem0_addr_1_reg_1214[10]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\gmem0_addr_1_reg_1214_reg[10]_i_1_n_3 ,\gmem0_addr_1_reg_1214_reg[10]_i_1_n_4 ,\gmem0_addr_1_reg_1214_reg[10]_i_1_n_5 ,\gmem0_addr_1_reg_1214_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[10:7]),
        .O({inter_pix2_sum6_fu_642_p2[10:8],\NLW_gmem0_addr_1_reg_1214_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem0_addr_1_reg_1214[10]_i_2_n_3 ,\gmem0_addr_1_reg_1214[10]_i_3_n_3 ,\gmem0_addr_1_reg_1214[10]_i_4_n_3 ,\gmem0_addr_1_reg_1214[10]_i_5_n_3 }));
  FDRE \gmem0_addr_1_reg_1214_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[11]),
        .Q(gmem0_addr_1_reg_1214[11]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[12]),
        .Q(gmem0_addr_1_reg_1214[12]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[13]),
        .Q(gmem0_addr_1_reg_1214[13]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[14]),
        .Q(gmem0_addr_1_reg_1214[14]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[14]_i_1 
       (.CI(\gmem0_addr_1_reg_1214_reg[10]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[14]_i_1_n_3 ,\gmem0_addr_1_reg_1214_reg[14]_i_1_n_4 ,\gmem0_addr_1_reg_1214_reg[14]_i_1_n_5 ,\gmem0_addr_1_reg_1214_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[14:11]),
        .O(inter_pix2_sum6_fu_642_p2[14:11]),
        .S({\gmem0_addr_1_reg_1214[14]_i_2_n_3 ,\gmem0_addr_1_reg_1214[14]_i_3_n_3 ,\gmem0_addr_1_reg_1214[14]_i_4_n_3 ,\gmem0_addr_1_reg_1214[14]_i_5_n_3 }));
  CARRY4 \gmem0_addr_1_reg_1214_reg[14]_i_6 
       (.CI(\gmem0_addr_1_reg_1214_reg[7]_i_2_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[14]_i_6_n_3 ,\gmem0_addr_1_reg_1214_reg[14]_i_6_n_4 ,\gmem0_addr_1_reg_1214_reg[14]_i_6_n_5 ,\gmem0_addr_1_reg_1214_reg[14]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_s_reg_1202[2:1],tmp_14_reg_1193[0],1'b0}),
        .O(tmp_10_fu_628_p2[13:10]),
        .S({\gmem0_addr_1_reg_1214[14]_i_7_n_3 ,\gmem0_addr_1_reg_1214[14]_i_8_n_3 ,\gmem0_addr_1_reg_1214[14]_i_9_n_3 ,\gmem0_addr_1_reg_1214[14]_i_10_n_3 }));
  FDRE \gmem0_addr_1_reg_1214_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[15]),
        .Q(gmem0_addr_1_reg_1214[15]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[16]),
        .Q(gmem0_addr_1_reg_1214[16]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[17]),
        .Q(gmem0_addr_1_reg_1214[17]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[18]),
        .Q(gmem0_addr_1_reg_1214[18]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[18]_i_1 
       (.CI(\gmem0_addr_1_reg_1214_reg[14]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[18]_i_1_n_3 ,\gmem0_addr_1_reg_1214_reg[18]_i_1_n_4 ,\gmem0_addr_1_reg_1214_reg[18]_i_1_n_5 ,\gmem0_addr_1_reg_1214_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[18:15]),
        .O(inter_pix2_sum6_fu_642_p2[18:15]),
        .S({\gmem0_addr_1_reg_1214[18]_i_2_n_3 ,\gmem0_addr_1_reg_1214[18]_i_3_n_3 ,\gmem0_addr_1_reg_1214[18]_i_4_n_3 ,\gmem0_addr_1_reg_1214[18]_i_5_n_3 }));
  CARRY4 \gmem0_addr_1_reg_1214_reg[18]_i_6 
       (.CI(\gmem0_addr_1_reg_1214_reg[14]_i_6_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[18]_i_6_n_3 ,\gmem0_addr_1_reg_1214_reg[18]_i_6_n_4 ,\gmem0_addr_1_reg_1214_reg[18]_i_6_n_5 ,\gmem0_addr_1_reg_1214_reg[18]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_1202[6:3]),
        .O(tmp_10_fu_628_p2[17:14]),
        .S({\gmem0_addr_1_reg_1214[18]_i_7_n_3 ,\gmem0_addr_1_reg_1214[18]_i_8_n_3 ,\gmem0_addr_1_reg_1214[18]_i_9_n_3 ,\gmem0_addr_1_reg_1214[18]_i_10_n_3 }));
  FDRE \gmem0_addr_1_reg_1214_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[19]),
        .Q(gmem0_addr_1_reg_1214[19]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp_27_cast_reg_1126[1]),
        .Q(gmem0_addr_1_reg_1214[1]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[20]),
        .Q(gmem0_addr_1_reg_1214[20]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[21]),
        .Q(gmem0_addr_1_reg_1214[21]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[22]),
        .Q(gmem0_addr_1_reg_1214[22]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[22]_i_1 
       (.CI(\gmem0_addr_1_reg_1214_reg[18]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[22]_i_1_n_3 ,\gmem0_addr_1_reg_1214_reg[22]_i_1_n_4 ,\gmem0_addr_1_reg_1214_reg[22]_i_1_n_5 ,\gmem0_addr_1_reg_1214_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[22:19]),
        .O(inter_pix2_sum6_fu_642_p2[22:19]),
        .S({\gmem0_addr_1_reg_1214[22]_i_2_n_3 ,\gmem0_addr_1_reg_1214[22]_i_3_n_3 ,\gmem0_addr_1_reg_1214[22]_i_4_n_3 ,\gmem0_addr_1_reg_1214[22]_i_5_n_3 }));
  FDRE \gmem0_addr_1_reg_1214_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[23]),
        .Q(gmem0_addr_1_reg_1214[23]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[24]),
        .Q(gmem0_addr_1_reg_1214[24]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[25]),
        .Q(gmem0_addr_1_reg_1214[25]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[26]),
        .Q(gmem0_addr_1_reg_1214[26]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[26]_i_1 
       (.CI(\gmem0_addr_1_reg_1214_reg[22]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[26]_i_1_n_3 ,\gmem0_addr_1_reg_1214_reg[26]_i_1_n_4 ,\gmem0_addr_1_reg_1214_reg[26]_i_1_n_5 ,\gmem0_addr_1_reg_1214_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_27_cast_reg_1126[25:23],\gmem0_addr_1_reg_1214_reg[26]_i_2_n_6 }),
        .O(inter_pix2_sum6_fu_642_p2[26:23]),
        .S({\gmem0_addr_1_reg_1214[26]_i_3_n_3 ,\gmem0_addr_1_reg_1214[26]_i_4_n_3 ,\gmem0_addr_1_reg_1214[26]_i_5_n_3 ,\gmem0_addr_1_reg_1214[26]_i_6_n_3 }));
  CARRY4 \gmem0_addr_1_reg_1214_reg[26]_i_2 
       (.CI(\gmem0_addr_1_reg_1214_reg[26]_i_7_n_3 ),
        .CO({\NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_CO_UNCONNECTED [3:1],\gmem0_addr_1_reg_1214_reg[26]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmem0_addr_1_reg_1214_reg[26]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \gmem0_addr_1_reg_1214_reg[26]_i_7 
       (.CI(\gmem0_addr_1_reg_1214_reg[18]_i_6_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[26]_i_7_n_3 ,\gmem0_addr_1_reg_1214_reg[26]_i_7_n_4 ,\gmem0_addr_1_reg_1214_reg[26]_i_7_n_5 ,\gmem0_addr_1_reg_1214_reg[26]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_1202[10:7]),
        .O(tmp_10_fu_628_p2[21:18]),
        .S({\gmem0_addr_1_reg_1214[26]_i_8_n_3 ,\gmem0_addr_1_reg_1214[26]_i_9_n_3 ,\gmem0_addr_1_reg_1214[26]_i_10_n_3 ,\gmem0_addr_1_reg_1214[26]_i_11_n_3 }));
  FDRE \gmem0_addr_1_reg_1214_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[27]),
        .Q(gmem0_addr_1_reg_1214[27]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[28]),
        .Q(gmem0_addr_1_reg_1214[28]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[29]),
        .Q(gmem0_addr_1_reg_1214[29]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp_27_cast_reg_1126[2]),
        .Q(gmem0_addr_1_reg_1214[2]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[30]),
        .Q(gmem0_addr_1_reg_1214[30]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[30]_i_1 
       (.CI(\gmem0_addr_1_reg_1214_reg[26]_i_1_n_3 ),
        .CO({\gmem0_addr_1_reg_1214_reg[30]_i_1_n_3 ,\gmem0_addr_1_reg_1214_reg[30]_i_1_n_4 ,\gmem0_addr_1_reg_1214_reg[30]_i_1_n_5 ,\gmem0_addr_1_reg_1214_reg[30]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[29:26]),
        .O(inter_pix2_sum6_fu_642_p2[30:27]),
        .S({\gmem0_addr_1_reg_1214[30]_i_2_n_3 ,\gmem0_addr_1_reg_1214[30]_i_3_n_3 ,\gmem0_addr_1_reg_1214[30]_i_4_n_3 ,\gmem0_addr_1_reg_1214[30]_i_5_n_3 }));
  FDRE \gmem0_addr_1_reg_1214_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[31]),
        .Q(gmem0_addr_1_reg_1214[31]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[31]_i_1 
       (.CI(\gmem0_addr_1_reg_1214_reg[30]_i_1_n_3 ),
        .CO(\NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem0_addr_1_reg_1214_reg[31]_i_1_O_UNCONNECTED [3:1],inter_pix2_sum6_fu_642_p2[31]}),
        .S({1'b0,1'b0,1'b0,\gmem0_addr_1_reg_1214[31]_i_2_n_3 }));
  FDRE \gmem0_addr_1_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp_27_cast_reg_1126[3]),
        .Q(gmem0_addr_1_reg_1214[3]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp_27_cast_reg_1126[4]),
        .Q(gmem0_addr_1_reg_1214[4]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp_27_cast_reg_1126[5]),
        .Q(gmem0_addr_1_reg_1214[5]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(tmp_27_cast_reg_1126[6]),
        .Q(gmem0_addr_1_reg_1214[6]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[7]),
        .Q(gmem0_addr_1_reg_1214[7]),
        .R(1'b0));
  CARRY4 \gmem0_addr_1_reg_1214_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\gmem0_addr_1_reg_1214_reg[7]_i_2_n_3 ,\gmem0_addr_1_reg_1214_reg[7]_i_2_n_4 ,\gmem0_addr_1_reg_1214_reg[7]_i_2_n_5 ,\gmem0_addr_1_reg_1214_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gmem0_addr_1_reg_1214[7]_i_3_n_3 ,1'b0}),
        .O({tmp_10_fu_628_p2[9:7],\NLW_gmem0_addr_1_reg_1214_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\gmem0_addr_1_reg_1214[7]_i_4_n_3 ,\gmem0_addr_1_reg_1214[7]_i_5_n_3 ,tmp_14_reg_1193[0],1'b0}));
  FDRE \gmem0_addr_1_reg_1214_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[8]),
        .Q(gmem0_addr_1_reg_1214[8]),
        .R(1'b0));
  FDRE \gmem0_addr_1_reg_1214_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(inter_pix2_sum6_fu_642_p2[9]),
        .Q(gmem0_addr_1_reg_1214[9]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[0] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[0]),
        .Q(gmem0_addr_read_reg_1169[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[1] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[1]),
        .Q(gmem0_addr_read_reg_1169[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[2] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[2]),
        .Q(gmem0_addr_read_reg_1169[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[3] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[3]),
        .Q(gmem0_addr_read_reg_1169[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[4] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[4]),
        .Q(gmem0_addr_read_reg_1169[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[5] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[5]),
        .Q(gmem0_addr_read_reg_1169[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[6] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[6]),
        .Q(gmem0_addr_read_reg_1169[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1169_reg[7] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(gmem0_RDATA[7]),
        .Q(gmem0_addr_read_reg_1169[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1144[13]_i_2 
       (.I0(tmp_27_cast_reg_1126[10]),
        .I1(p_shl_cast_fu_430_p1),
        .O(\gmem0_addr_reg_1144[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[17]_i_2 
       (.I0(tmp_27_cast_reg_1126[16]),
        .I1(tmp_27_cast_reg_1126[17]),
        .O(\gmem0_addr_reg_1144[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[17]_i_3 
       (.I0(tmp_27_cast_reg_1126[15]),
        .I1(tmp_27_cast_reg_1126[16]),
        .O(\gmem0_addr_reg_1144[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[17]_i_4 
       (.I0(tmp_27_cast_reg_1126[14]),
        .I1(tmp_27_cast_reg_1126[15]),
        .O(\gmem0_addr_reg_1144[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[17]_i_5 
       (.I0(tmp_27_cast_reg_1126[13]),
        .I1(tmp_27_cast_reg_1126[14]),
        .O(\gmem0_addr_reg_1144[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[21]_i_2 
       (.I0(tmp_27_cast_reg_1126[20]),
        .I1(tmp_27_cast_reg_1126[21]),
        .O(\gmem0_addr_reg_1144[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[21]_i_3 
       (.I0(tmp_27_cast_reg_1126[19]),
        .I1(tmp_27_cast_reg_1126[20]),
        .O(\gmem0_addr_reg_1144[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[21]_i_4 
       (.I0(tmp_27_cast_reg_1126[18]),
        .I1(tmp_27_cast_reg_1126[19]),
        .O(\gmem0_addr_reg_1144[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[21]_i_5 
       (.I0(tmp_27_cast_reg_1126[17]),
        .I1(tmp_27_cast_reg_1126[18]),
        .O(\gmem0_addr_reg_1144[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[25]_i_2 
       (.I0(tmp_27_cast_reg_1126[24]),
        .I1(tmp_27_cast_reg_1126[25]),
        .O(\gmem0_addr_reg_1144[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[25]_i_3 
       (.I0(tmp_27_cast_reg_1126[23]),
        .I1(tmp_27_cast_reg_1126[24]),
        .O(\gmem0_addr_reg_1144[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[25]_i_4 
       (.I0(tmp_27_cast_reg_1126[22]),
        .I1(tmp_27_cast_reg_1126[23]),
        .O(\gmem0_addr_reg_1144[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[25]_i_5 
       (.I0(tmp_27_cast_reg_1126[21]),
        .I1(tmp_27_cast_reg_1126[22]),
        .O(\gmem0_addr_reg_1144[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[29]_i_2 
       (.I0(tmp_27_cast_reg_1126[28]),
        .I1(tmp_27_cast_reg_1126[29]),
        .O(\gmem0_addr_reg_1144[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[29]_i_3 
       (.I0(tmp_27_cast_reg_1126[27]),
        .I1(tmp_27_cast_reg_1126[28]),
        .O(\gmem0_addr_reg_1144[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[29]_i_4 
       (.I0(tmp_27_cast_reg_1126[26]),
        .I1(tmp_27_cast_reg_1126[27]),
        .O(\gmem0_addr_reg_1144[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[29]_i_5 
       (.I0(tmp_27_cast_reg_1126[25]),
        .I1(tmp_27_cast_reg_1126[26]),
        .O(\gmem0_addr_reg_1144[29]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \gmem0_addr_reg_1144[31]_i_1 
       (.I0(\i_reg_344_reg_n_3_[1] ),
        .I1(p_shl_cast_fu_430_p1),
        .I2(ap_CS_fsm_state2),
        .O(cond_reg_11400));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[31]_i_3 
       (.I0(tmp_27_cast_reg_1126[30]),
        .I1(tmp_27_cast_reg_1126[31]),
        .O(\gmem0_addr_reg_1144[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem0_addr_reg_1144[31]_i_4 
       (.I0(tmp_27_cast_reg_1126[29]),
        .I1(tmp_27_cast_reg_1126[30]),
        .O(\gmem0_addr_reg_1144[31]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1144[9]_i_2 
       (.I0(tmp_27_cast_reg_1126[9]),
        .I1(p_shl_cast_fu_430_p1),
        .O(\gmem0_addr_reg_1144[9]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1144[9]_i_3 
       (.I0(tmp_27_cast_reg_1126[8]),
        .I1(p_shl_cast_fu_430_p1),
        .O(\gmem0_addr_reg_1144[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem0_addr_reg_1144[9]_i_4 
       (.I0(tmp_27_cast_reg_1126[7]),
        .I1(p_shl_cast_fu_430_p1),
        .O(\gmem0_addr_reg_1144[9]_i_4_n_3 ));
  FDRE \gmem0_addr_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(tmp_27_cast_reg_1126[0]),
        .Q(gmem0_addr_reg_1144[0]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[10] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[10]),
        .Q(gmem0_addr_reg_1144[10]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[11] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[11]),
        .Q(gmem0_addr_reg_1144[11]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[12] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[12]),
        .Q(gmem0_addr_reg_1144[12]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[13] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[13]),
        .Q(gmem0_addr_reg_1144[13]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1144_reg[13]_i_1 
       (.CI(\gmem0_addr_reg_1144_reg[9]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_1144_reg[13]_i_1_n_3 ,\gmem0_addr_reg_1144_reg[13]_i_1_n_4 ,\gmem0_addr_reg_1144_reg[13]_i_1_n_5 ,\gmem0_addr_reg_1144_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,tmp_27_cast_reg_1126[11:10]}),
        .O(inter_pix2_sum_fu_466_p2[13:10]),
        .S({tmp_27_cast_reg_1126[13:11],\gmem0_addr_reg_1144[13]_i_2_n_3 }));
  FDRE \gmem0_addr_reg_1144_reg[14] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[14]),
        .Q(gmem0_addr_reg_1144[14]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[15] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[15]),
        .Q(gmem0_addr_reg_1144[15]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[16] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[16]),
        .Q(gmem0_addr_reg_1144[16]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[17] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[17]),
        .Q(gmem0_addr_reg_1144[17]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1144_reg[17]_i_1 
       (.CI(\gmem0_addr_reg_1144_reg[13]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_1144_reg[17]_i_1_n_3 ,\gmem0_addr_reg_1144_reg[17]_i_1_n_4 ,\gmem0_addr_reg_1144_reg[17]_i_1_n_5 ,\gmem0_addr_reg_1144_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[16:13]),
        .O(inter_pix2_sum_fu_466_p2[17:14]),
        .S({\gmem0_addr_reg_1144[17]_i_2_n_3 ,\gmem0_addr_reg_1144[17]_i_3_n_3 ,\gmem0_addr_reg_1144[17]_i_4_n_3 ,\gmem0_addr_reg_1144[17]_i_5_n_3 }));
  FDRE \gmem0_addr_reg_1144_reg[18] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[18]),
        .Q(gmem0_addr_reg_1144[18]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[19] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[19]),
        .Q(gmem0_addr_reg_1144[19]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(tmp_27_cast_reg_1126[1]),
        .Q(gmem0_addr_reg_1144[1]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[20] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[20]),
        .Q(gmem0_addr_reg_1144[20]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[21] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[21]),
        .Q(gmem0_addr_reg_1144[21]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1144_reg[21]_i_1 
       (.CI(\gmem0_addr_reg_1144_reg[17]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_1144_reg[21]_i_1_n_3 ,\gmem0_addr_reg_1144_reg[21]_i_1_n_4 ,\gmem0_addr_reg_1144_reg[21]_i_1_n_5 ,\gmem0_addr_reg_1144_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[20:17]),
        .O(inter_pix2_sum_fu_466_p2[21:18]),
        .S({\gmem0_addr_reg_1144[21]_i_2_n_3 ,\gmem0_addr_reg_1144[21]_i_3_n_3 ,\gmem0_addr_reg_1144[21]_i_4_n_3 ,\gmem0_addr_reg_1144[21]_i_5_n_3 }));
  FDRE \gmem0_addr_reg_1144_reg[22] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[22]),
        .Q(gmem0_addr_reg_1144[22]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[23] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[23]),
        .Q(gmem0_addr_reg_1144[23]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[24] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[24]),
        .Q(gmem0_addr_reg_1144[24]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[25] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[25]),
        .Q(gmem0_addr_reg_1144[25]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1144_reg[25]_i_1 
       (.CI(\gmem0_addr_reg_1144_reg[21]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_1144_reg[25]_i_1_n_3 ,\gmem0_addr_reg_1144_reg[25]_i_1_n_4 ,\gmem0_addr_reg_1144_reg[25]_i_1_n_5 ,\gmem0_addr_reg_1144_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[24:21]),
        .O(inter_pix2_sum_fu_466_p2[25:22]),
        .S({\gmem0_addr_reg_1144[25]_i_2_n_3 ,\gmem0_addr_reg_1144[25]_i_3_n_3 ,\gmem0_addr_reg_1144[25]_i_4_n_3 ,\gmem0_addr_reg_1144[25]_i_5_n_3 }));
  FDRE \gmem0_addr_reg_1144_reg[26] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[26]),
        .Q(gmem0_addr_reg_1144[26]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[27] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[27]),
        .Q(gmem0_addr_reg_1144[27]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[28] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[28]),
        .Q(gmem0_addr_reg_1144[28]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[29] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[29]),
        .Q(gmem0_addr_reg_1144[29]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1144_reg[29]_i_1 
       (.CI(\gmem0_addr_reg_1144_reg[25]_i_1_n_3 ),
        .CO({\gmem0_addr_reg_1144_reg[29]_i_1_n_3 ,\gmem0_addr_reg_1144_reg[29]_i_1_n_4 ,\gmem0_addr_reg_1144_reg[29]_i_1_n_5 ,\gmem0_addr_reg_1144_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1126[28:25]),
        .O(inter_pix2_sum_fu_466_p2[29:26]),
        .S({\gmem0_addr_reg_1144[29]_i_2_n_3 ,\gmem0_addr_reg_1144[29]_i_3_n_3 ,\gmem0_addr_reg_1144[29]_i_4_n_3 ,\gmem0_addr_reg_1144[29]_i_5_n_3 }));
  FDRE \gmem0_addr_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(tmp_27_cast_reg_1126[2]),
        .Q(gmem0_addr_reg_1144[2]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[30] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[30]),
        .Q(gmem0_addr_reg_1144[30]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[31] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[31]),
        .Q(gmem0_addr_reg_1144[31]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1144_reg[31]_i_2 
       (.CI(\gmem0_addr_reg_1144_reg[29]_i_1_n_3 ),
        .CO({\NLW_gmem0_addr_reg_1144_reg[31]_i_2_CO_UNCONNECTED [3:1],\gmem0_addr_reg_1144_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_27_cast_reg_1126[29]}),
        .O({\NLW_gmem0_addr_reg_1144_reg[31]_i_2_O_UNCONNECTED [3:2],inter_pix2_sum_fu_466_p2[31:30]}),
        .S({1'b0,1'b0,\gmem0_addr_reg_1144[31]_i_3_n_3 ,\gmem0_addr_reg_1144[31]_i_4_n_3 }));
  FDRE \gmem0_addr_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(tmp_27_cast_reg_1126[3]),
        .Q(gmem0_addr_reg_1144[3]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(tmp_27_cast_reg_1126[4]),
        .Q(gmem0_addr_reg_1144[4]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(tmp_27_cast_reg_1126[5]),
        .Q(gmem0_addr_reg_1144[5]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[6]),
        .Q(gmem0_addr_reg_1144[6]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[7]),
        .Q(gmem0_addr_reg_1144[7]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[8]),
        .Q(gmem0_addr_reg_1144[8]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(cond_reg_11400),
        .D(inter_pix2_sum_fu_466_p2[9]),
        .Q(gmem0_addr_reg_1144[9]),
        .R(1'b0));
  CARRY4 \gmem0_addr_reg_1144_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\gmem0_addr_reg_1144_reg[9]_i_1_n_3 ,\gmem0_addr_reg_1144_reg[9]_i_1_n_4 ,\gmem0_addr_reg_1144_reg[9]_i_1_n_5 ,\gmem0_addr_reg_1144_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_27_cast_reg_1126[9:7],1'b0}),
        .O(inter_pix2_sum_fu_466_p2[9:6]),
        .S({\gmem0_addr_reg_1144[9]_i_2_n_3 ,\gmem0_addr_reg_1144[9]_i_3_n_3 ,\gmem0_addr_reg_1144[9]_i_4_n_3 ,tmp_27_cast_reg_1126[6]}));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[10]_i_2 
       (.I0(tmp_1_cast_reg_1121_reg__0[10]),
        .I1(tmp_8_fu_547_p2[10]),
        .O(\gmem1_addr_reg_1208[10]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[10]_i_3 
       (.I0(tmp_1_cast_reg_1121_reg__0[9]),
        .I1(tmp_8_fu_547_p2[9]),
        .O(\gmem1_addr_reg_1208[10]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[10]_i_4 
       (.I0(tmp_1_cast_reg_1121_reg__0[8]),
        .I1(tmp_8_fu_547_p2[8]),
        .O(\gmem1_addr_reg_1208[10]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[10]_i_5 
       (.I0(tmp_1_cast_reg_1121_reg__0[7]),
        .I1(tmp_8_fu_547_p2[7]),
        .O(\gmem1_addr_reg_1208[10]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[14]_i_10 
       (.I0(p_shl1_cast_fu_531_p1[14]),
        .O(\gmem1_addr_reg_1208[14]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[14]_i_2 
       (.I0(tmp_1_cast_reg_1121_reg__0[14]),
        .I1(tmp_8_fu_547_p2[14]),
        .O(\gmem1_addr_reg_1208[14]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[14]_i_3 
       (.I0(tmp_1_cast_reg_1121_reg__0[13]),
        .I1(tmp_8_fu_547_p2[13]),
        .O(\gmem1_addr_reg_1208[14]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[14]_i_4 
       (.I0(tmp_1_cast_reg_1121_reg__0[12]),
        .I1(tmp_8_fu_547_p2[12]),
        .O(\gmem1_addr_reg_1208[14]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[14]_i_5 
       (.I0(tmp_1_cast_reg_1121_reg__0[11]),
        .I1(tmp_8_fu_547_p2[11]),
        .O(\gmem1_addr_reg_1208[14]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[14]_i_7 
       (.I0(p_shl1_cast_fu_531_p1[13]),
        .I1(p_shl1_cast_fu_531_p1[17]),
        .O(\gmem1_addr_reg_1208[14]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[14]_i_8 
       (.I0(p_shl1_cast_fu_531_p1[12]),
        .I1(p_shl1_cast_fu_531_p1[16]),
        .O(\gmem1_addr_reg_1208[14]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[14]_i_9 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(p_shl1_cast_fu_531_p1[15]),
        .O(\gmem1_addr_reg_1208[14]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[18]_i_10 
       (.I0(p_shl1_cast_fu_531_p1[14]),
        .I1(p_shl1_cast_fu_531_p1[18]),
        .O(\gmem1_addr_reg_1208[18]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[18]_i_2 
       (.I0(tmp_1_cast_reg_1121_reg__0[18]),
        .I1(tmp_8_fu_547_p2[18]),
        .O(\gmem1_addr_reg_1208[18]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[18]_i_3 
       (.I0(tmp_1_cast_reg_1121_reg__0[17]),
        .I1(tmp_8_fu_547_p2[17]),
        .O(\gmem1_addr_reg_1208[18]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[18]_i_4 
       (.I0(tmp_1_cast_reg_1121_reg__0[16]),
        .I1(tmp_8_fu_547_p2[16]),
        .O(\gmem1_addr_reg_1208[18]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[18]_i_5 
       (.I0(tmp_1_cast_reg_1121_reg__0[15]),
        .I1(tmp_8_fu_547_p2[15]),
        .O(\gmem1_addr_reg_1208[18]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[18]_i_7 
       (.I0(p_shl1_cast_fu_531_p1[17]),
        .I1(p_shl1_cast_fu_531_p1[21]),
        .O(\gmem1_addr_reg_1208[18]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[18]_i_8 
       (.I0(p_shl1_cast_fu_531_p1[16]),
        .I1(p_shl1_cast_fu_531_p1[20]),
        .O(\gmem1_addr_reg_1208[18]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[18]_i_9 
       (.I0(p_shl1_cast_fu_531_p1[15]),
        .I1(p_shl1_cast_fu_531_p1[19]),
        .O(\gmem1_addr_reg_1208[18]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[22]_i_2 
       (.I0(\gmem1_addr_reg_1208_reg[26]_i_2_n_6 ),
        .I1(tmp_1_cast_reg_1121_reg__0[22]),
        .O(\gmem1_addr_reg_1208[22]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[22]_i_3 
       (.I0(tmp_1_cast_reg_1121_reg__0[21]),
        .I1(tmp_8_fu_547_p2[21]),
        .O(\gmem1_addr_reg_1208[22]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[22]_i_4 
       (.I0(tmp_1_cast_reg_1121_reg__0[20]),
        .I1(tmp_8_fu_547_p2[20]),
        .O(\gmem1_addr_reg_1208[22]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[22]_i_5 
       (.I0(tmp_1_cast_reg_1121_reg__0[19]),
        .I1(tmp_8_fu_547_p2[19]),
        .O(\gmem1_addr_reg_1208[22]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[26]_i_10 
       (.I0(p_shl1_cast_fu_531_p1[19]),
        .O(\gmem1_addr_reg_1208[26]_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[26]_i_11 
       (.I0(p_shl1_cast_fu_531_p1[18]),
        .O(\gmem1_addr_reg_1208[26]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[26]_i_3 
       (.I0(tmp_1_cast_reg_1121_reg__0[25]),
        .I1(tmp_1_cast_reg_1121_reg__0[26]),
        .O(\gmem1_addr_reg_1208[26]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[26]_i_4 
       (.I0(tmp_1_cast_reg_1121_reg__0[24]),
        .I1(tmp_1_cast_reg_1121_reg__0[25]),
        .O(\gmem1_addr_reg_1208[26]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[26]_i_5 
       (.I0(tmp_1_cast_reg_1121_reg__0[23]),
        .I1(tmp_1_cast_reg_1121_reg__0[24]),
        .O(\gmem1_addr_reg_1208[26]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[26]_i_6 
       (.I0(\gmem1_addr_reg_1208_reg[26]_i_2_n_6 ),
        .I1(tmp_1_cast_reg_1121_reg__0[23]),
        .O(\gmem1_addr_reg_1208[26]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[26]_i_8 
       (.I0(p_shl1_cast_fu_531_p1[21]),
        .O(\gmem1_addr_reg_1208[26]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[26]_i_9 
       (.I0(p_shl1_cast_fu_531_p1[20]),
        .O(\gmem1_addr_reg_1208[26]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[29]_i_2 
       (.I0(tmp_1_cast_reg_1121_reg__0[28]),
        .I1(tmp_1_cast_reg_1121_reg__0[29]),
        .O(\gmem1_addr_reg_1208[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[29]_i_3 
       (.I0(tmp_1_cast_reg_1121_reg__0[27]),
        .I1(tmp_1_cast_reg_1121_reg__0[28]),
        .O(\gmem1_addr_reg_1208[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem1_addr_reg_1208[29]_i_4 
       (.I0(tmp_1_cast_reg_1121_reg__0[26]),
        .I1(tmp_1_cast_reg_1121_reg__0[27]),
        .O(\gmem1_addr_reg_1208[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem1_addr_reg_1208[7]_i_1 
       (.I0(tmp_1_cast_reg_1121_reg__0[7]),
        .I1(tmp_8_fu_547_p2[7]),
        .O(out_pix4_sum_fu_591_p2[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[7]_i_3 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .O(\gmem1_addr_reg_1208[7]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[7]_i_4 
       (.I0(p_shl1_cast_fu_531_p1[13]),
        .O(\gmem1_addr_reg_1208[7]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem1_addr_reg_1208[7]_i_5 
       (.I0(p_shl1_cast_fu_531_p1[12]),
        .O(\gmem1_addr_reg_1208[7]_i_5_n_3 ));
  FDRE \gmem1_addr_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_1_cast_reg_1121_reg__0[0]),
        .Q(gmem1_addr_reg_1208[0]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[10]),
        .Q(gmem1_addr_reg_1208[10]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_1208_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\gmem1_addr_reg_1208_reg[10]_i_1_n_3 ,\gmem1_addr_reg_1208_reg[10]_i_1_n_4 ,\gmem1_addr_reg_1208_reg[10]_i_1_n_5 ,\gmem1_addr_reg_1208_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_1_cast_reg_1121_reg__0[10:7]),
        .O({out_pix4_sum_fu_591_p2[10:8],\NLW_gmem1_addr_reg_1208_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem1_addr_reg_1208[10]_i_2_n_3 ,\gmem1_addr_reg_1208[10]_i_3_n_3 ,\gmem1_addr_reg_1208[10]_i_4_n_3 ,\gmem1_addr_reg_1208[10]_i_5_n_3 }));
  FDRE \gmem1_addr_reg_1208_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[11]),
        .Q(gmem1_addr_reg_1208[11]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[12]),
        .Q(gmem1_addr_reg_1208[12]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[13]),
        .Q(gmem1_addr_reg_1208[13]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[14]),
        .Q(gmem1_addr_reg_1208[14]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_1208_reg[14]_i_1 
       (.CI(\gmem1_addr_reg_1208_reg[10]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_1208_reg[14]_i_1_n_3 ,\gmem1_addr_reg_1208_reg[14]_i_1_n_4 ,\gmem1_addr_reg_1208_reg[14]_i_1_n_5 ,\gmem1_addr_reg_1208_reg[14]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_1_cast_reg_1121_reg__0[14:11]),
        .O(out_pix4_sum_fu_591_p2[14:11]),
        .S({\gmem1_addr_reg_1208[14]_i_2_n_3 ,\gmem1_addr_reg_1208[14]_i_3_n_3 ,\gmem1_addr_reg_1208[14]_i_4_n_3 ,\gmem1_addr_reg_1208[14]_i_5_n_3 }));
  CARRY4 \gmem1_addr_reg_1208_reg[14]_i_6 
       (.CI(\gmem1_addr_reg_1208_reg[7]_i_2_n_3 ),
        .CO({\gmem1_addr_reg_1208_reg[14]_i_6_n_3 ,\gmem1_addr_reg_1208_reg[14]_i_6_n_4 ,\gmem1_addr_reg_1208_reg[14]_i_6_n_5 ,\gmem1_addr_reg_1208_reg[14]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI({p_shl1_cast_fu_531_p1[13:11],1'b0}),
        .O(tmp_8_fu_547_p2[13:10]),
        .S({\gmem1_addr_reg_1208[14]_i_7_n_3 ,\gmem1_addr_reg_1208[14]_i_8_n_3 ,\gmem1_addr_reg_1208[14]_i_9_n_3 ,\gmem1_addr_reg_1208[14]_i_10_n_3 }));
  FDRE \gmem1_addr_reg_1208_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[15]),
        .Q(gmem1_addr_reg_1208[15]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[16]),
        .Q(gmem1_addr_reg_1208[16]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[17]),
        .Q(gmem1_addr_reg_1208[17]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[18]),
        .Q(gmem1_addr_reg_1208[18]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_1208_reg[18]_i_1 
       (.CI(\gmem1_addr_reg_1208_reg[14]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_1208_reg[18]_i_1_n_3 ,\gmem1_addr_reg_1208_reg[18]_i_1_n_4 ,\gmem1_addr_reg_1208_reg[18]_i_1_n_5 ,\gmem1_addr_reg_1208_reg[18]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_1_cast_reg_1121_reg__0[18:15]),
        .O(out_pix4_sum_fu_591_p2[18:15]),
        .S({\gmem1_addr_reg_1208[18]_i_2_n_3 ,\gmem1_addr_reg_1208[18]_i_3_n_3 ,\gmem1_addr_reg_1208[18]_i_4_n_3 ,\gmem1_addr_reg_1208[18]_i_5_n_3 }));
  CARRY4 \gmem1_addr_reg_1208_reg[18]_i_6 
       (.CI(\gmem1_addr_reg_1208_reg[14]_i_6_n_3 ),
        .CO({\gmem1_addr_reg_1208_reg[18]_i_6_n_3 ,\gmem1_addr_reg_1208_reg[18]_i_6_n_4 ,\gmem1_addr_reg_1208_reg[18]_i_6_n_5 ,\gmem1_addr_reg_1208_reg[18]_i_6_n_6 }),
        .CYINIT(1'b0),
        .DI(p_shl1_cast_fu_531_p1[17:14]),
        .O(tmp_8_fu_547_p2[17:14]),
        .S({\gmem1_addr_reg_1208[18]_i_7_n_3 ,\gmem1_addr_reg_1208[18]_i_8_n_3 ,\gmem1_addr_reg_1208[18]_i_9_n_3 ,\gmem1_addr_reg_1208[18]_i_10_n_3 }));
  FDRE \gmem1_addr_reg_1208_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[19]),
        .Q(gmem1_addr_reg_1208[19]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_1_cast_reg_1121_reg__0[1]),
        .Q(gmem1_addr_reg_1208[1]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[20]),
        .Q(gmem1_addr_reg_1208[20]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[21]),
        .Q(gmem1_addr_reg_1208[21]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[22]),
        .Q(gmem1_addr_reg_1208[22]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_1208_reg[22]_i_1 
       (.CI(\gmem1_addr_reg_1208_reg[18]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_1208_reg[22]_i_1_n_3 ,\gmem1_addr_reg_1208_reg[22]_i_1_n_4 ,\gmem1_addr_reg_1208_reg[22]_i_1_n_5 ,\gmem1_addr_reg_1208_reg[22]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_1_cast_reg_1121_reg__0[22:19]),
        .O(out_pix4_sum_fu_591_p2[22:19]),
        .S({\gmem1_addr_reg_1208[22]_i_2_n_3 ,\gmem1_addr_reg_1208[22]_i_3_n_3 ,\gmem1_addr_reg_1208[22]_i_4_n_3 ,\gmem1_addr_reg_1208[22]_i_5_n_3 }));
  FDRE \gmem1_addr_reg_1208_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[23]),
        .Q(gmem1_addr_reg_1208[23]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[24]),
        .Q(gmem1_addr_reg_1208[24]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[25]),
        .Q(gmem1_addr_reg_1208[25]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[26]),
        .Q(gmem1_addr_reg_1208[26]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_1208_reg[26]_i_1 
       (.CI(\gmem1_addr_reg_1208_reg[22]_i_1_n_3 ),
        .CO({\gmem1_addr_reg_1208_reg[26]_i_1_n_3 ,\gmem1_addr_reg_1208_reg[26]_i_1_n_4 ,\gmem1_addr_reg_1208_reg[26]_i_1_n_5 ,\gmem1_addr_reg_1208_reg[26]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_1_cast_reg_1121_reg__0[25:23],\gmem1_addr_reg_1208_reg[26]_i_2_n_6 }),
        .O(out_pix4_sum_fu_591_p2[26:23]),
        .S({\gmem1_addr_reg_1208[26]_i_3_n_3 ,\gmem1_addr_reg_1208[26]_i_4_n_3 ,\gmem1_addr_reg_1208[26]_i_5_n_3 ,\gmem1_addr_reg_1208[26]_i_6_n_3 }));
  CARRY4 \gmem1_addr_reg_1208_reg[26]_i_2 
       (.CI(\gmem1_addr_reg_1208_reg[26]_i_7_n_3 ),
        .CO({\NLW_gmem1_addr_reg_1208_reg[26]_i_2_CO_UNCONNECTED [3:1],\gmem1_addr_reg_1208_reg[26]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmem1_addr_reg_1208_reg[26]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \gmem1_addr_reg_1208_reg[26]_i_7 
       (.CI(\gmem1_addr_reg_1208_reg[18]_i_6_n_3 ),
        .CO({\gmem1_addr_reg_1208_reg[26]_i_7_n_3 ,\gmem1_addr_reg_1208_reg[26]_i_7_n_4 ,\gmem1_addr_reg_1208_reg[26]_i_7_n_5 ,\gmem1_addr_reg_1208_reg[26]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI(p_shl1_cast_fu_531_p1[21:18]),
        .O(tmp_8_fu_547_p2[21:18]),
        .S({\gmem1_addr_reg_1208[26]_i_8_n_3 ,\gmem1_addr_reg_1208[26]_i_9_n_3 ,\gmem1_addr_reg_1208[26]_i_10_n_3 ,\gmem1_addr_reg_1208[26]_i_11_n_3 }));
  FDRE \gmem1_addr_reg_1208_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[27]),
        .Q(gmem1_addr_reg_1208[27]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[28]),
        .Q(gmem1_addr_reg_1208[28]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[29]),
        .Q(gmem1_addr_reg_1208[29]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_1208_reg[29]_i_1 
       (.CI(\gmem1_addr_reg_1208_reg[26]_i_1_n_3 ),
        .CO({\NLW_gmem1_addr_reg_1208_reg[29]_i_1_CO_UNCONNECTED [3:2],\gmem1_addr_reg_1208_reg[29]_i_1_n_5 ,\gmem1_addr_reg_1208_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_1_cast_reg_1121_reg__0[27:26]}),
        .O({\NLW_gmem1_addr_reg_1208_reg[29]_i_1_O_UNCONNECTED [3],out_pix4_sum_fu_591_p2[29:27]}),
        .S({1'b0,\gmem1_addr_reg_1208[29]_i_2_n_3 ,\gmem1_addr_reg_1208[29]_i_3_n_3 ,\gmem1_addr_reg_1208[29]_i_4_n_3 }));
  FDRE \gmem1_addr_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_1_cast_reg_1121_reg__0[2]),
        .Q(gmem1_addr_reg_1208[2]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_1_cast_reg_1121_reg__0[3]),
        .Q(gmem1_addr_reg_1208[3]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_1_cast_reg_1121_reg__0[4]),
        .Q(gmem1_addr_reg_1208[4]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_1_cast_reg_1121_reg__0[5]),
        .Q(gmem1_addr_reg_1208[5]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_1_cast_reg_1121_reg__0[6]),
        .Q(gmem1_addr_reg_1208[6]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[7]),
        .Q(gmem1_addr_reg_1208[7]),
        .R(1'b0));
  CARRY4 \gmem1_addr_reg_1208_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\gmem1_addr_reg_1208_reg[7]_i_2_n_3 ,\gmem1_addr_reg_1208_reg[7]_i_2_n_4 ,\gmem1_addr_reg_1208_reg[7]_i_2_n_5 ,\gmem1_addr_reg_1208_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gmem1_addr_reg_1208[7]_i_3_n_3 ,1'b0}),
        .O({tmp_8_fu_547_p2[9:7],\NLW_gmem1_addr_reg_1208_reg[7]_i_2_O_UNCONNECTED [0]}),
        .S({\gmem1_addr_reg_1208[7]_i_4_n_3 ,\gmem1_addr_reg_1208[7]_i_5_n_3 ,p_shl1_cast_fu_531_p1[11],1'b0}));
  FDRE \gmem1_addr_reg_1208_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[8]),
        .Q(gmem1_addr_reg_1208[8]),
        .R(1'b0));
  FDRE \gmem1_addr_reg_1208_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(out_pix4_sum_fu_591_p2[9]),
        .Q(gmem1_addr_reg_1208[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \i_1_reg_1135[0]_i_1 
       (.I0(p_shl_cast_fu_430_p1),
        .I1(ap_CS_fsm_state2),
        .I2(i_1_reg_1135[0]),
        .O(\i_1_reg_1135[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \i_1_reg_1135[1]_i_1 
       (.I0(p_shl_cast_fu_430_p1),
        .I1(\i_reg_344_reg_n_3_[1] ),
        .I2(ap_CS_fsm_state2),
        .I3(i_1_reg_1135[1]),
        .O(\i_1_reg_1135[1]_i_1_n_3 ));
  FDRE \i_1_reg_1135_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_reg_1135[0]_i_1_n_3 ),
        .Q(i_1_reg_1135[0]),
        .R(1'b0));
  FDRE \i_1_reg_1135_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_1_reg_1135[1]_i_1_n_3 ),
        .Q(i_1_reg_1135[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_1178[0]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .O(i_2_fu_505_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1178[10]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[18]),
        .I1(\i_2_reg_1178[10]_i_2_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[19]),
        .I3(p_shl1_cast_fu_531_p1[11]),
        .I4(p_shl1_cast_fu_531_p1[20]),
        .I5(p_shl1_cast_fu_531_p1[21]),
        .O(i_2_fu_505_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_1178[10]_i_2 
       (.I0(p_shl1_cast_fu_531_p1[16]),
        .I1(p_shl1_cast_fu_531_p1[15]),
        .I2(p_shl1_cast_fu_531_p1[14]),
        .I3(p_shl1_cast_fu_531_p1[12]),
        .I4(p_shl1_cast_fu_531_p1[13]),
        .I5(p_shl1_cast_fu_531_p1[17]),
        .O(\i_2_reg_1178[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1178[1]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(p_shl1_cast_fu_531_p1[12]),
        .O(i_2_fu_505_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1178[2]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(p_shl1_cast_fu_531_p1[12]),
        .I2(p_shl1_cast_fu_531_p1[13]),
        .O(i_2_fu_505_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1178[3]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(p_shl1_cast_fu_531_p1[12]),
        .I2(p_shl1_cast_fu_531_p1[13]),
        .I3(p_shl1_cast_fu_531_p1[14]),
        .O(i_2_fu_505_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1178[4]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[14]),
        .I1(p_shl1_cast_fu_531_p1[13]),
        .I2(p_shl1_cast_fu_531_p1[12]),
        .I3(p_shl1_cast_fu_531_p1[11]),
        .I4(p_shl1_cast_fu_531_p1[15]),
        .O(i_2_fu_505_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1178[5]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[13]),
        .I1(p_shl1_cast_fu_531_p1[12]),
        .I2(p_shl1_cast_fu_531_p1[11]),
        .I3(p_shl1_cast_fu_531_p1[14]),
        .I4(p_shl1_cast_fu_531_p1[15]),
        .I5(p_shl1_cast_fu_531_p1[16]),
        .O(i_2_fu_505_p2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1178[6]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(\i_2_reg_1178[6]_i_2_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[14]),
        .I3(p_shl1_cast_fu_531_p1[15]),
        .I4(p_shl1_cast_fu_531_p1[16]),
        .I5(p_shl1_cast_fu_531_p1[17]),
        .O(i_2_fu_505_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_2_reg_1178[6]_i_2 
       (.I0(p_shl1_cast_fu_531_p1[12]),
        .I1(p_shl1_cast_fu_531_p1[13]),
        .O(\i_2_reg_1178[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1178[7]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(\i_2_reg_1178[10]_i_2_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[18]),
        .O(i_2_fu_505_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1178[8]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(\i_2_reg_1178[10]_i_2_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[18]),
        .I3(p_shl1_cast_fu_531_p1[19]),
        .O(i_2_fu_505_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1178[9]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[11]),
        .I1(p_shl1_cast_fu_531_p1[18]),
        .I2(\i_2_reg_1178[10]_i_2_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[19]),
        .I4(p_shl1_cast_fu_531_p1[20]),
        .O(i_2_fu_505_p2[9]));
  FDRE \i_2_reg_1178_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[0]),
        .Q(i_2_reg_1178[0]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[10]),
        .Q(i_2_reg_1178[10]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[1]),
        .Q(i_2_reg_1178[1]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[2]),
        .Q(i_2_reg_1178[2]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[3]),
        .Q(i_2_reg_1178[3]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[4]),
        .Q(i_2_reg_1178[4]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[5]),
        .Q(i_2_reg_1178[5]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[6]),
        .Q(i_2_reg_1178[6]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[7]),
        .Q(i_2_reg_1178[7]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[8]),
        .Q(i_2_reg_1178[8]),
        .R(1'b0));
  FDRE \i_2_reg_1178_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(i_2_fu_505_p2[9]),
        .Q(i_2_reg_1178[9]),
        .R(1'b0));
  FDRE \i_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_AXILiteS_s_axi_U_n_4),
        .Q(p_shl_cast_fu_430_p1),
        .R(1'b0));
  FDRE \i_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_AXILiteS_s_axi_U_n_3),
        .Q(\i_reg_344_reg_n_3_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \j_2_reg_1247[0]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(j_2_reg_1247_reg__0[0]),
        .O(j_2_fu_682_p2[0]));
  LUT6 #(
    .INIT(64'h15555555EAAAAAAA)) 
    \j_2_reg_1247[10]_i_2 
       (.I0(\j_2_reg_1247[10]_i_3_n_3 ),
        .I1(j_2_reg_1247_reg__0[8]),
        .I2(j_2_reg_1247_reg__0[9]),
        .I3(j_2_reg_1247_reg__0[7]),
        .I4(\j_2_reg_1247[10]_i_4_n_3 ),
        .I5(tmp_29_1_fu_716_p1[10]),
        .O(j_2_fu_682_p2[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \j_2_reg_1247[10]_i_3 
       (.I0(\cols_assign_reg_377_reg_n_3_[8] ),
        .I1(\cols_assign_reg_377_reg_n_3_[9] ),
        .I2(\cols_assign_reg_377_reg_n_3_[7] ),
        .I3(\j_2_reg_1247[8]_i_2_n_3 ),
        .O(\j_2_reg_1247[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \j_2_reg_1247[10]_i_4 
       (.I0(j_2_reg_1247_reg__0[5]),
        .I1(j_2_reg_1247_reg__0[3]),
        .I2(\j_2_reg_1247[4]_i_3_n_3 ),
        .I3(j_2_reg_1247_reg__0[4]),
        .I4(j_2_reg_1247_reg__0[6]),
        .O(\j_2_reg_1247[10]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \j_2_reg_1247[1]_i_1 
       (.I0(j_2_reg_1247_reg__0[0]),
        .I1(\cols_assign_reg_377_reg_n_3_[0] ),
        .I2(j_2_reg_1247_reg__0[1]),
        .I3(cache_3_U_n_33),
        .I4(\cols_assign_reg_377_reg_n_3_[1] ),
        .O(j_2_fu_682_p2[1]));
  LUT6 #(
    .INIT(64'h4C7F7F7FB3808080)) 
    \j_2_reg_1247[2]_i_1 
       (.I0(\cols_assign_reg_377_reg_n_3_[0] ),
        .I1(cache_3_U_n_33),
        .I2(\cols_assign_reg_377_reg_n_3_[1] ),
        .I3(j_2_reg_1247_reg__0[0]),
        .I4(j_2_reg_1247_reg__0[1]),
        .I5(tmp_29_1_fu_716_p1[2]),
        .O(j_2_fu_682_p2[2]));
  LUT6 #(
    .INIT(64'h55155555AAEAAAAA)) 
    \j_2_reg_1247[3]_i_1 
       (.I0(\j_2_reg_1247[3]_i_2_n_3 ),
        .I1(j_2_reg_1247_reg__0[1]),
        .I2(j_2_reg_1247_reg__0[0]),
        .I3(cache_3_U_n_33),
        .I4(j_2_reg_1247_reg__0[2]),
        .I5(tmp_29_1_fu_716_p1[3]),
        .O(j_2_fu_682_p2[3]));
  LUT6 #(
    .INIT(64'hA2AA000000000000)) 
    \j_2_reg_1247[3]_i_2 
       (.I0(\cols_assign_reg_377_reg_n_3_[1] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(\cols_assign_reg_377_reg_n_3_[0] ),
        .I5(\cols_assign_reg_377_reg_n_3_[2] ),
        .O(\j_2_reg_1247[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h151515EAEAEA15EA)) 
    \j_2_reg_1247[4]_i_1 
       (.I0(\j_2_reg_1247[4]_i_2_n_3 ),
        .I1(\j_2_reg_1247[4]_i_3_n_3 ),
        .I2(j_2_reg_1247_reg__0[3]),
        .I3(j_2_reg_1247_reg__0[4]),
        .I4(cache_3_U_n_33),
        .I5(\cols_assign_reg_377_reg_n_3_[4] ),
        .O(j_2_fu_682_p2[4]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \j_2_reg_1247[4]_i_2 
       (.I0(\cols_assign_reg_377_reg_n_3_[2] ),
        .I1(\cols_assign_reg_377_reg_n_3_[0] ),
        .I2(cache_3_U_n_33),
        .I3(\cols_assign_reg_377_reg_n_3_[1] ),
        .I4(\cols_assign_reg_377_reg_n_3_[3] ),
        .O(\j_2_reg_1247[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_2_reg_1247[4]_i_3 
       (.I0(j_2_reg_1247_reg__0[1]),
        .I1(j_2_reg_1247_reg__0[0]),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp1_iter1_reg_n_3),
        .I5(j_2_reg_1247_reg__0[2]),
        .O(\j_2_reg_1247[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h111EEE1E)) 
    \j_2_reg_1247[5]_i_1 
       (.I0(\j_2_reg_1247[6]_i_2_n_3 ),
        .I1(\j_2_reg_1247[5]_i_2_n_3 ),
        .I2(j_2_reg_1247_reg__0[5]),
        .I3(cache_3_U_n_33),
        .I4(\cols_assign_reg_377_reg_n_3_[5] ),
        .O(j_2_fu_682_p2[5]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_2_reg_1247[5]_i_2 
       (.I0(j_2_reg_1247_reg__0[3]),
        .I1(j_2_reg_1247_reg__0[1]),
        .I2(j_2_reg_1247_reg__0[0]),
        .I3(cache_3_U_n_33),
        .I4(j_2_reg_1247_reg__0[2]),
        .I5(j_2_reg_1247_reg__0[4]),
        .O(\j_2_reg_1247[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h070707F8F8F807F8)) 
    \j_2_reg_1247[6]_i_1 
       (.I0(\j_2_reg_1247[6]_i_2_n_3 ),
        .I1(\cols_assign_reg_377_reg_n_3_[5] ),
        .I2(\j_2_reg_1247[6]_i_3_n_3 ),
        .I3(j_2_reg_1247_reg__0[6]),
        .I4(cache_3_U_n_33),
        .I5(\cols_assign_reg_377_reg_n_3_[6] ),
        .O(j_2_fu_682_p2[6]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_2_reg_1247[6]_i_2 
       (.I0(\cols_assign_reg_377_reg_n_3_[3] ),
        .I1(\cols_assign_reg_377_reg_n_3_[1] ),
        .I2(cache_3_U_n_33),
        .I3(\cols_assign_reg_377_reg_n_3_[0] ),
        .I4(\cols_assign_reg_377_reg_n_3_[2] ),
        .I5(\cols_assign_reg_377_reg_n_3_[4] ),
        .O(\j_2_reg_1247[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_2_reg_1247[6]_i_3 
       (.I0(j_2_reg_1247_reg__0[4]),
        .I1(j_2_reg_1247_reg__0[2]),
        .I2(\j_2_reg_1247[6]_i_4_n_3 ),
        .I3(j_2_reg_1247_reg__0[1]),
        .I4(j_2_reg_1247_reg__0[3]),
        .I5(j_2_reg_1247_reg__0[5]),
        .O(\j_2_reg_1247[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \j_2_reg_1247[6]_i_4 
       (.I0(j_2_reg_1247_reg__0[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\j_2_reg_1247[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h111EEE1E)) 
    \j_2_reg_1247[7]_i_1 
       (.I0(\j_2_reg_1247[8]_i_2_n_3 ),
        .I1(\j_2_reg_1247[10]_i_4_n_3 ),
        .I2(j_2_reg_1247_reg__0[7]),
        .I3(cache_3_U_n_33),
        .I4(\cols_assign_reg_377_reg_n_3_[7] ),
        .O(j_2_fu_682_p2[7]));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \j_2_reg_1247[8]_i_1 
       (.I0(\j_2_reg_1247[8]_i_2_n_3 ),
        .I1(\cols_assign_reg_377_reg_n_3_[7] ),
        .I2(\j_2_reg_1247[10]_i_4_n_3 ),
        .I3(j_2_reg_1247_reg__0[7]),
        .I4(tmp_29_1_fu_716_p1[8]),
        .O(j_2_fu_682_p2[8]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \j_2_reg_1247[8]_i_2 
       (.I0(\cols_assign_reg_377_reg_n_3_[5] ),
        .I1(\cols_assign_reg_377_reg_n_3_[3] ),
        .I2(\j_2_reg_1247[3]_i_2_n_3 ),
        .I3(\cols_assign_reg_377_reg_n_3_[4] ),
        .I4(\cols_assign_reg_377_reg_n_3_[6] ),
        .O(\j_2_reg_1247[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h5655A6AA)) 
    \j_2_reg_1247[9]_i_1 
       (.I0(\j_2_reg_1247[9]_i_2_n_3 ),
        .I1(j_2_reg_1247_reg__0[9]),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_3),
        .I4(\cols_assign_reg_377_reg_n_3_[9] ),
        .O(j_2_fu_682_p2[9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \j_2_reg_1247[9]_i_2 
       (.I0(\j_2_reg_1247[10]_i_4_n_3 ),
        .I1(j_2_reg_1247_reg__0[7]),
        .I2(j_2_reg_1247_reg__0[8]),
        .I3(\j_2_reg_1247[8]_i_2_n_3 ),
        .I4(\cols_assign_reg_377_reg_n_3_[7] ),
        .I5(\cols_assign_reg_377_reg_n_3_[8] ),
        .O(\j_2_reg_1247[9]_i_2_n_3 ));
  FDRE \j_2_reg_1247_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[0]),
        .Q(j_2_reg_1247_reg__0[0]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[10]),
        .Q(j_2_reg_1247_reg__0[10]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[1]),
        .Q(j_2_reg_1247_reg__0[1]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[2]),
        .Q(j_2_reg_1247_reg__0[2]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[3]),
        .Q(j_2_reg_1247_reg__0[3]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[4]),
        .Q(j_2_reg_1247_reg__0[4]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[5]),
        .Q(j_2_reg_1247_reg__0[5]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[6]),
        .Q(j_2_reg_1247_reg__0[6]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[7]),
        .Q(j_2_reg_1247_reg__0[7]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[8]),
        .Q(j_2_reg_1247_reg__0[8]),
        .R(1'b0));
  FDRE \j_2_reg_1247_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(j_2_fu_682_p2[9]),
        .Q(j_2_reg_1247_reg__0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_355[0]_i_1 
       (.I0(j_reg_355_reg__0[0]),
        .O(j_1_fu_487_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_355[10]_i_3 
       (.I0(\j_reg_355[10]_i_4_n_3 ),
        .I1(j_reg_355_reg__0[6]),
        .I2(j_reg_355_reg__0[8]),
        .I3(j_reg_355_reg__0[7]),
        .I4(j_reg_355_reg__0[9]),
        .I5(j_reg_355_reg__0[10]),
        .O(j_1_fu_487_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_355[10]_i_4 
       (.I0(j_reg_355_reg__0[4]),
        .I1(j_reg_355_reg__0[2]),
        .I2(j_reg_355_reg__0[0]),
        .I3(j_reg_355_reg__0[1]),
        .I4(j_reg_355_reg__0[3]),
        .I5(j_reg_355_reg__0[5]),
        .O(\j_reg_355[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_355[1]_i_1 
       (.I0(j_reg_355_reg__0[0]),
        .I1(j_reg_355_reg__0[1]),
        .O(j_1_fu_487_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_355[2]_i_1 
       (.I0(j_reg_355_reg__0[1]),
        .I1(j_reg_355_reg__0[0]),
        .I2(j_reg_355_reg__0[2]),
        .O(j_1_fu_487_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_355[3]_i_1 
       (.I0(j_reg_355_reg__0[2]),
        .I1(j_reg_355_reg__0[0]),
        .I2(j_reg_355_reg__0[1]),
        .I3(j_reg_355_reg__0[3]),
        .O(j_1_fu_487_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_355[4]_i_1 
       (.I0(j_reg_355_reg__0[3]),
        .I1(j_reg_355_reg__0[1]),
        .I2(j_reg_355_reg__0[0]),
        .I3(j_reg_355_reg__0[2]),
        .I4(j_reg_355_reg__0[4]),
        .O(j_1_fu_487_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_355[5]_i_1 
       (.I0(j_reg_355_reg__0[4]),
        .I1(j_reg_355_reg__0[2]),
        .I2(j_reg_355_reg__0[0]),
        .I3(j_reg_355_reg__0[1]),
        .I4(j_reg_355_reg__0[3]),
        .I5(j_reg_355_reg__0[5]),
        .O(j_1_fu_487_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_355[6]_i_1 
       (.I0(\j_reg_355[10]_i_4_n_3 ),
        .I1(j_reg_355_reg__0[6]),
        .O(j_1_fu_487_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_355[7]_i_1 
       (.I0(\j_reg_355[10]_i_4_n_3 ),
        .I1(j_reg_355_reg__0[6]),
        .I2(j_reg_355_reg__0[7]),
        .O(j_1_fu_487_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_355[8]_i_1 
       (.I0(\j_reg_355[10]_i_4_n_3 ),
        .I1(j_reg_355_reg__0[6]),
        .I2(j_reg_355_reg__0[7]),
        .I3(j_reg_355_reg__0[8]),
        .O(j_1_fu_487_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_355[9]_i_1 
       (.I0(\j_reg_355[10]_i_4_n_3 ),
        .I1(j_reg_355_reg__0[6]),
        .I2(j_reg_355_reg__0[7]),
        .I3(j_reg_355_reg__0[8]),
        .I4(j_reg_355_reg__0[9]),
        .O(j_1_fu_487_p2[9]));
  FDRE \j_reg_355_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[0]),
        .Q(j_reg_355_reg__0[0]),
        .R(clear));
  FDRE \j_reg_355_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[10]),
        .Q(j_reg_355_reg__0[10]),
        .R(clear));
  FDRE \j_reg_355_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[1]),
        .Q(j_reg_355_reg__0[1]),
        .R(clear));
  FDRE \j_reg_355_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[2]),
        .Q(j_reg_355_reg__0[2]),
        .R(clear));
  FDRE \j_reg_355_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[3]),
        .Q(j_reg_355_reg__0[3]),
        .R(clear));
  FDRE \j_reg_355_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[4]),
        .Q(j_reg_355_reg__0[4]),
        .R(clear));
  FDRE \j_reg_355_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[5]),
        .Q(j_reg_355_reg__0[5]),
        .R(clear));
  FDRE \j_reg_355_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[6]),
        .Q(j_reg_355_reg__0[6]),
        .R(clear));
  FDRE \j_reg_355_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[7]),
        .Q(j_reg_355_reg__0[7]),
        .R(clear));
  FDRE \j_reg_355_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[8]),
        .Q(j_reg_355_reg__0[8]),
        .R(clear));
  FDRE \j_reg_355_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem0_m_axi_U_n_16),
        .D(j_1_fu_487_p2[9]),
        .Q(j_reg_355_reg__0[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAE)) 
    \or_cond2_reg_1253[0]_i_2 
       (.I0(\or_cond2_reg_1253[0]_i_4_n_3 ),
        .I1(\or_cond2_reg_1253[0]_i_5_n_3 ),
        .I2(cache_3_U_n_33),
        .I3(\or_cond2_reg_1253[0]_i_6_n_3 ),
        .I4(\tmp_6_reg_1183_reg_n_3_[0] ),
        .I5(\tmp_7_reg_1188_reg_n_3_[0] ),
        .O(or_cond2_fu_710_p2));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0C000800)) 
    \or_cond2_reg_1253[0]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_i_3_n_3),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(j_2_reg_1247_reg__0[0]),
        .O(\or_cond2_reg_1253[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h020202020202FF02)) 
    \or_cond2_reg_1253[0]_i_4 
       (.I0(\j_2_reg_1247[10]_i_4_n_3 ),
        .I1(\or_cond2_reg_1253[0]_i_7_n_3 ),
        .I2(j_2_reg_1247_reg__0[7]),
        .I3(\j_2_reg_1247[8]_i_2_n_3 ),
        .I4(\or_cond2_reg_1253[0]_i_8_n_3 ),
        .I5(\cols_assign_reg_377_reg_n_3_[7] ),
        .O(\or_cond2_reg_1253[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \or_cond2_reg_1253[0]_i_5 
       (.I0(j_2_reg_1247_reg__0[9]),
        .I1(j_2_reg_1247_reg__0[10]),
        .I2(j_2_reg_1247_reg__0[8]),
        .I3(j_2_reg_1247_reg__0[7]),
        .I4(j_2_reg_1247_reg__0[0]),
        .I5(\tmp_16_reg_1243[0]_i_6_n_3 ),
        .O(\or_cond2_reg_1253[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \or_cond2_reg_1253[0]_i_6 
       (.I0(cache_3_U_n_33),
        .I1(\cols_assign_reg_377_reg_n_3_[8] ),
        .I2(\cols_assign_reg_377_reg_n_3_[7] ),
        .I3(\cols_assign_reg_377_reg_n_3_[10] ),
        .I4(\cols_assign_reg_377_reg_n_3_[9] ),
        .I5(\tmp_16_reg_1243[0]_i_5_n_3 ),
        .O(\or_cond2_reg_1253[0]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \or_cond2_reg_1253[0]_i_7 
       (.I0(j_2_reg_1247_reg__0[9]),
        .I1(j_2_reg_1247_reg__0[8]),
        .I2(j_2_reg_1247_reg__0[10]),
        .O(\or_cond2_reg_1253[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \or_cond2_reg_1253[0]_i_8 
       (.I0(\cols_assign_reg_377_reg_n_3_[9] ),
        .I1(\cols_assign_reg_377_reg_n_3_[8] ),
        .I2(\cols_assign_reg_377_reg_n_3_[10] ),
        .O(\or_cond2_reg_1253[0]_i_8_n_3 ));
  FDRE \or_cond2_reg_1253_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(or_cond2_reg_1253),
        .Q(or_cond2_reg_1253_pp1_iter1_reg),
        .R(1'b0));
  FDRE \or_cond2_reg_1253_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(or_cond2_reg_1253_pp1_iter1_reg),
        .Q(or_cond2_reg_1253_pp1_iter2_reg),
        .R(1'b0));
  FDRE \or_cond2_reg_1253_reg[0] 
       (.C(ap_clk),
        .CE(cache_0_addr_2_reg_12590),
        .D(or_cond2_fu_710_p2),
        .Q(or_cond2_reg_1253),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \rows_assign_reg_366[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_reg_344_reg_n_3_[1] ),
        .I2(p_shl_cast_fu_430_p1),
        .O(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[0]),
        .Q(p_shl1_cast_fu_531_p1[11]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[10]),
        .Q(p_shl1_cast_fu_531_p1[21]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[1]),
        .Q(p_shl1_cast_fu_531_p1[12]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[2]),
        .Q(p_shl1_cast_fu_531_p1[13]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[3]),
        .Q(p_shl1_cast_fu_531_p1[14]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[4]),
        .Q(p_shl1_cast_fu_531_p1[15]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[5]),
        .Q(p_shl1_cast_fu_531_p1[16]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[6]),
        .Q(p_shl1_cast_fu_531_p1[17]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[7]),
        .Q(p_shl1_cast_fu_531_p1[18]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[8]),
        .Q(p_shl1_cast_fu_531_p1[19]),
        .R(ap_NS_fsm141_out));
  FDRE \rows_assign_reg_366_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_BREADY),
        .D(i_2_reg_1178[9]),
        .Q(p_shl1_cast_fu_531_p1[20]),
        .R(ap_NS_fsm141_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi sobel_filter_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .E(ap_NS_fsm142_out),
        .Q({ap_CS_fsm_state14,ap_CS_fsm_state13,\ap_CS_fsm_reg_n_3_[0] }),
        .\ap_CS_fsm_reg[0] (sobel_filter_AXILiteS_s_axi_U_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_1_reg_1135(i_1_reg_1135),
        .\i_reg_344_reg[0] (sobel_filter_AXILiteS_s_axi_U_n_4),
        .\i_reg_344_reg[1] (sobel_filter_AXILiteS_s_axi_U_n_3),
        .\i_reg_344_reg[1]_0 (\i_reg_344_reg_n_3_[1] ),
        .inter_pix(inter_pix),
        .interrupt(interrupt),
        .out({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .out_pix(out_pix),
        .p_shl_cast_fu_430_p1(p_shl_cast_fu_430_p1),
        .\rows_assign_reg_366_reg[10] (p_shl1_cast_fu_531_p1),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\tmp_7_reg_1188_reg[0] (sobel_filter_AXILiteS_s_axi_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi sobel_filter_gmem0_m_axi_U
       (.ARLEN(\^m_axi_gmem0_ARLEN ),
        .D({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .E(cache_0_addr_reg_11590),
        .I_RDATA(gmem0_RDATA),
        .I_RVALID(sobel_filter_gmem0_m_axi_U_n_4),
        .Q(j_2_reg_1247_reg__0[0]),
        .SR(clear),
        .WEA(cache_0_we0),
        .\ap_CS_fsm_reg[21] ({ap_CS_fsm_pp1_stage1,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_NS_fsm({ap_NS_fsm[21],ap_NS_fsm[14:13],ap_NS_fsm[3:2]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(sobel_filter_gmem0_m_axi_U_n_14),
        .ap_enable_reg_pp0_iter1_reg(sobel_filter_gmem0_m_axi_U_n_3),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter2_reg(sobel_filter_gmem0_m_axi_U_n_5),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(\ap_CS_fsm[21]_i_3_n_3 ),
        .ap_enable_reg_pp1_iter1_reg(sobel_filter_gmem0_m_axi_U_n_6),
        .ap_enable_reg_pp1_iter1_reg_0(sobel_filter_gmem0_m_axi_U_n_7),
        .ap_enable_reg_pp1_iter1_reg_1(cache_3_U_n_33),
        .ap_enable_reg_pp1_iter1_reg_2(ap_enable_reg_pp1_iter1_reg_n_3),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(sobel_filter_gmem0_m_axi_U_n_27),
        .ap_enable_reg_pp1_iter2_reg_0(sobel_filter_gmem1_m_axi_U_n_11),
        .ap_reg_ioackin_gmem0_ARREADY(ap_reg_ioackin_gmem0_ARREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cache_0_ce0(cache_0_ce0),
        .cache_0_ce1(cache_0_ce1),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_reg_377_reg[7] (\tmp_16_reg_1243[0]_i_3_n_3 ),
        .\cond_reg_1140_reg[0] (\cond_reg_1140_reg_n_3_[0] ),
        .\gmem0_addr_1_read_reg_1333_reg[0] (gmem0_addr_1_read_reg_13330),
        .\gmem0_addr_1_reg_1214_reg[31] (gmem0_addr_1_reg_1214),
        .\gmem0_addr_read_reg_1169_reg[0] (p_25_in),
        .\gmem0_addr_reg_1144_reg[31] (gmem0_addr_reg_1144),
        .\i_reg_344_reg[1] (\i_reg_344_reg_n_3_[1] ),
        .\j_2_reg_1247_reg[7] (ap_enable_reg_pp1_iter1_i_3_n_3),
        .\j_reg_355_reg[0] (sobel_filter_gmem0_m_axi_U_n_16),
        .\j_reg_355_reg[5] (\ap_CS_fsm[10]_i_2_n_3 ),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .or_cond2_reg_1253_pp1_iter2_reg(or_cond2_reg_1253_pp1_iter2_reg),
        .p_27_in(p_27_in),
        .p_shl_cast_fu_430_p1(p_shl_cast_fu_430_p1),
        .ram_reg(cache_1_we0),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg_n_3_[0] ),
        .tmp_25_fu_1048_p2(tmp_25_fu_1048_p2[7:2]),
        .\val_reg_1457_reg[0] (val_reg_1457),
        .\y_weight_1_2_reg_1391_reg[10] (ap_enable_reg_pp1_iter10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi sobel_filter_gmem1_m_axi_U
       (.AWLEN(\^m_axi_gmem1_AWLEN ),
        .E(cache_0_addr_2_reg_12590),
        .I_RVALID(sobel_filter_gmem0_m_axi_U_n_4),
        .Q({\ap_CS_fsm_reg_n_3_[26] ,ap_CS_fsm_pp1_stage1,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state22,ap_CS_fsm_state2}),
        .SR(cols_assign_reg_377),
        .WEA(cache_2_we1),
        .WEBWE(cache_0_we1),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg_n_3_[18] ),
        .\ap_CS_fsm_reg[21] (sobel_filter_gmem1_m_axi_U_n_11),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg_n_3_[25] ),
        .ap_NS_fsm({ap_NS_fsm[26],ap_NS_fsm[22],ap_NS_fsm[20:19],ap_NS_fsm[11]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(sobel_filter_gmem1_m_axi_U_n_9),
        .ap_enable_reg_pp1_iter0_reg_0(sobel_filter_gmem0_m_axi_U_n_7),
        .ap_enable_reg_pp1_iter0_reg_1(\ap_CS_fsm[21]_i_3_n_3 ),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg_n_3),
        .ap_enable_reg_pp1_iter1_reg_0(cache_3_U_n_33),
        .ap_enable_reg_pp1_iter1_reg_1(\or_cond2_reg_1253[0]_i_3_n_3 ),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3_reg(sobel_filter_gmem1_m_axi_U_n_3),
        .ap_enable_reg_pp1_iter3_reg_0(ap_enable_reg_pp1_iter3_reg_n_3),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_cast_reg_1238_reg[0] (ap_enable_reg_pp1_iter31),
        .\cols_assign_reg_377_reg[0] (cols_assign_reg_3770),
        .\cols_assign_reg_377_reg[7] (\tmp_16_reg_1243[0]_i_3_n_3 ),
        .\data_p2_reg[0] (sobel_filter_gmem1_m_axi_U_n_24),
        .\gmem1_addr_reg_1208_reg[29] (gmem1_addr_reg_1208),
        .\i_reg_344_reg[1] (\i_reg_344_reg_n_3_[1] ),
        .\j_2_reg_1247_reg[0] (sel),
        .\j_2_reg_1247_reg[10] (\tmp_16_reg_1243[0]_i_4_n_3 ),
        .m_axi_gmem1_AWADDR(\^m_axi_gmem1_AWADDR ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .p_27_in(p_27_in),
        .p_shl_cast_fu_430_p1(p_shl_cast_fu_430_p1),
        .ram_reg(cache_1_we1),
        .ram_reg_0(cache_3_we1),
        .\rows_assign_reg_366_reg[0] (gmem1_BREADY),
        .\tmp_11_t_reg_1220_reg[1] (tmp_11_t_reg_1220),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg_n_3_[0] ),
        .\val_reg_1457_reg[7] ({\val_reg_1457_reg_n_3_[7] ,\val_reg_1457_reg_n_3_[6] ,\val_reg_1457_reg_n_3_[5] ,\val_reg_1457_reg_n_3_[4] ,\val_reg_1457_reg_n_3_[3] ,\val_reg_1457_reg_n_3_[2] ,\val_reg_1457_reg_n_3_[1] ,\val_reg_1457_reg_n_3_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[3]_i_6 
       (.I0(cache_1_load_2_reg_1365[3]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[3]),
        .O(mux_1_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[3]_i_7 
       (.I0(cache_1_load_2_reg_1365[2]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[2]),
        .O(mux_1_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[3]_i_8 
       (.I0(cache_1_load_2_reg_1365[1]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[1]),
        .O(mux_1_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[3]_i_9 
       (.I0(cache_1_load_2_reg_1365[0]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[0]),
        .O(mux_1_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[7]_i_6 
       (.I0(cache_1_load_2_reg_1365[7]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[7]),
        .O(mux_1_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[7]_i_7 
       (.I0(cache_1_load_2_reg_1365[6]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[6]),
        .O(mux_1_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[7]_i_8 
       (.I0(cache_1_load_2_reg_1365[5]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[5]),
        .O(mux_1_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp19_reg_1417[7]_i_9 
       (.I0(cache_1_load_2_reg_1365[4]),
        .I1(tmp_34_0_2_t_reg_1231[0]),
        .I2(cache_0_load_2_reg_1358[4]),
        .O(mux_1_0[4]));
  FDRE \tmp19_reg_1417_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[0]),
        .Q(tmp19_reg_1417[0]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[1]),
        .Q(tmp19_reg_1417[1]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[2]),
        .Q(tmp19_reg_1417[2]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[3]),
        .Q(tmp19_reg_1417[3]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[4]),
        .Q(tmp19_reg_1417[4]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[5]),
        .Q(tmp19_reg_1417[5]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[6]),
        .Q(tmp19_reg_1417[6]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[7]),
        .Q(tmp19_reg_1417[7]),
        .R(1'b0));
  FDRE \tmp19_reg_1417_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp19_fu_947_p2[8]),
        .Q(tmp19_reg_1417[8]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[0]),
        .Q(tmp20_reg_1422[0]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[1]),
        .Q(tmp20_reg_1422[1]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[2]),
        .Q(tmp20_reg_1422[2]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[3]),
        .Q(tmp20_reg_1422[3]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[4]),
        .Q(tmp20_reg_1422[4]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[5]),
        .Q(tmp20_reg_1422[5]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[6]),
        .Q(tmp20_reg_1422[6]),
        .R(1'b0));
  FDRE \tmp20_reg_1422_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(tmp20_fu_953_p2[7]),
        .Q(tmp20_reg_1422[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_11_t_reg_1220[1]_i_1 
       (.I0(tmp_14_reg_1193[1]),
        .O(tmp_11_t_fu_657_p2));
  FDRE \tmp_11_t_reg_1220_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_24),
        .D(tmp_14_reg_1193[0]),
        .Q(tmp_11_t_reg_1220[0]),
        .R(1'b0));
  FDRE \tmp_11_t_reg_1220_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_24),
        .D(tmp_11_t_fu_657_p2),
        .Q(tmp_11_t_reg_1220[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(p_shl1_cast_fu_531_p1[11]),
        .Q(tmp_14_reg_1193[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_1193_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(p_shl1_cast_fu_531_p1[12]),
        .Q(tmp_14_reg_1193[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \tmp_16_reg_1243[0]_i_2 
       (.I0(\tmp_16_reg_1243[0]_i_3_n_3 ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\tmp_16_reg_1243_reg_n_3_[0] ),
        .I3(\tmp_16_reg_1243[0]_i_4_n_3 ),
        .O(tmp_16_fu_676_p2));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \tmp_16_reg_1243[0]_i_3 
       (.I0(\cols_assign_reg_377_reg_n_3_[7] ),
        .I1(\cols_assign_reg_377_reg_n_3_[9] ),
        .I2(\cols_assign_reg_377_reg_n_3_[8] ),
        .I3(\cols_assign_reg_377_reg_n_3_[10] ),
        .I4(\tmp_16_reg_1243[0]_i_5_n_3 ),
        .O(\tmp_16_reg_1243[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \tmp_16_reg_1243[0]_i_4 
       (.I0(\tmp_16_reg_1243[0]_i_6_n_3 ),
        .I1(j_2_reg_1247_reg__0[10]),
        .I2(j_2_reg_1247_reg__0[8]),
        .I3(j_2_reg_1247_reg__0[9]),
        .I4(j_2_reg_1247_reg__0[7]),
        .I5(j_2_reg_1247_reg__0[0]),
        .O(\tmp_16_reg_1243[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_16_reg_1243[0]_i_5 
       (.I0(\tmp_16_reg_1243[0]_i_7_n_3 ),
        .I1(\cols_assign_reg_377_reg_n_3_[0] ),
        .I2(\cols_assign_reg_377_reg_n_3_[5] ),
        .I3(\cols_assign_reg_377_reg_n_3_[6] ),
        .O(\tmp_16_reg_1243[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_16_reg_1243[0]_i_6 
       (.I0(j_2_reg_1247_reg__0[5]),
        .I1(j_2_reg_1247_reg__0[6]),
        .I2(j_2_reg_1247_reg__0[3]),
        .I3(j_2_reg_1247_reg__0[4]),
        .I4(j_2_reg_1247_reg__0[2]),
        .I5(j_2_reg_1247_reg__0[1]),
        .O(\tmp_16_reg_1243[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_16_reg_1243[0]_i_7 
       (.I0(\cols_assign_reg_377_reg_n_3_[2] ),
        .I1(\cols_assign_reg_377_reg_n_3_[1] ),
        .I2(\cols_assign_reg_377_reg_n_3_[4] ),
        .I3(\cols_assign_reg_377_reg_n_3_[3] ),
        .O(\tmp_16_reg_1243[0]_i_7_n_3 ));
  FDRE \tmp_16_reg_1243_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_16_fu_676_p2),
        .Q(\tmp_16_reg_1243_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_19_reg_1427[0]_i_1 
       (.I0(x_weight_2_2_fu_989_p2[8]),
        .I1(x_weight_2_2_fu_989_p2[3]),
        .I2(x_weight_2_2_fu_989_p2[4]),
        .I3(x_weight_2_2_fu_989_p2[0]),
        .I4(\tmp_19_reg_1427[0]_i_5_n_3 ),
        .I5(x_weight_2_2_fu_989_p2[10]),
        .O(tmp_19_fu_1001_p2));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_19_reg_1427[0]_i_10 
       (.I0(tmp_38_reg_1401[2]),
        .I1(tmp19_reg_1417[2]),
        .I2(tmp_39_reg_1406[1]),
        .O(\tmp_19_reg_1427[0]_i_10_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_19_reg_1427[0]_i_11 
       (.I0(tmp_39_reg_1406[2]),
        .I1(tmp_38_reg_1401[3]),
        .I2(tmp19_reg_1417[3]),
        .I3(\tmp_19_reg_1427[0]_i_9_n_3 ),
        .O(\tmp_19_reg_1427[0]_i_11_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \tmp_19_reg_1427[0]_i_12 
       (.I0(tmp_38_reg_1401[2]),
        .I1(tmp_39_reg_1406[1]),
        .I2(tmp19_reg_1417[2]),
        .I3(tmp_39_reg_1406[0]),
        .I4(tmp19_reg_1417[1]),
        .O(\tmp_19_reg_1427[0]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_19_reg_1427[0]_i_13 
       (.I0(tmp_39_reg_1406[0]),
        .I1(tmp19_reg_1417[1]),
        .I2(tmp_38_reg_1401[1]),
        .O(\tmp_19_reg_1427[0]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_1427[0]_i_14 
       (.I0(tmp_38_reg_1401[0]),
        .I1(tmp19_reg_1417[0]),
        .O(\tmp_19_reg_1427[0]_i_14_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_19_reg_1427[0]_i_15 
       (.I0(tmp_39_reg_1406[5]),
        .I1(x_weight_0_2_reg_1386[6]),
        .I2(tmp19_reg_1417[6]),
        .O(\tmp_19_reg_1427[0]_i_15_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_19_reg_1427[0]_i_16 
       (.I0(tmp_39_reg_1406[4]),
        .I1(tmp_38_reg_1401[5]),
        .I2(tmp19_reg_1417[5]),
        .O(\tmp_19_reg_1427[0]_i_16_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_19_reg_1427[0]_i_17 
       (.I0(tmp_39_reg_1406[3]),
        .I1(tmp_38_reg_1401[4]),
        .I2(tmp19_reg_1417[4]),
        .O(\tmp_19_reg_1427[0]_i_17_n_3 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_19_reg_1427[0]_i_18 
       (.I0(tmp_39_reg_1406[2]),
        .I1(tmp_38_reg_1401[3]),
        .I2(tmp19_reg_1417[3]),
        .O(\tmp_19_reg_1427[0]_i_18_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_19_reg_1427[0]_i_19 
       (.I0(tmp_39_reg_1406[6]),
        .I1(x_weight_0_2_reg_1386[7]),
        .I2(tmp19_reg_1417[7]),
        .I3(\tmp_19_reg_1427[0]_i_15_n_3 ),
        .O(\tmp_19_reg_1427[0]_i_19_n_3 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_19_reg_1427[0]_i_20 
       (.I0(tmp_39_reg_1406[5]),
        .I1(x_weight_0_2_reg_1386[6]),
        .I2(tmp19_reg_1417[6]),
        .I3(\tmp_19_reg_1427[0]_i_16_n_3 ),
        .O(\tmp_19_reg_1427[0]_i_20_n_3 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_19_reg_1427[0]_i_21 
       (.I0(tmp_39_reg_1406[4]),
        .I1(tmp_38_reg_1401[5]),
        .I2(tmp19_reg_1417[5]),
        .I3(\tmp_19_reg_1427[0]_i_17_n_3 ),
        .O(\tmp_19_reg_1427[0]_i_21_n_3 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_19_reg_1427[0]_i_22 
       (.I0(tmp_39_reg_1406[3]),
        .I1(tmp_38_reg_1401[4]),
        .I2(tmp19_reg_1417[4]),
        .I3(\tmp_19_reg_1427[0]_i_18_n_3 ),
        .O(\tmp_19_reg_1427[0]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_19_reg_1427[0]_i_5 
       (.I0(x_weight_2_2_fu_989_p2[2]),
        .I1(x_weight_2_2_fu_989_p2[1]),
        .I2(x_weight_2_2_fu_989_p2[5]),
        .I3(x_weight_2_2_fu_989_p2[6]),
        .I4(x_weight_2_2_fu_989_p2[7]),
        .I5(x_weight_2_2_fu_989_p2[9]),
        .O(\tmp_19_reg_1427[0]_i_5_n_3 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_19_reg_1427[0]_i_6 
       (.I0(tmp_39_reg_1406[6]),
        .I1(x_weight_0_2_reg_1386[7]),
        .I2(tmp19_reg_1417[7]),
        .O(\tmp_19_reg_1427[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \tmp_19_reg_1427[0]_i_7 
       (.I0(tmp19_reg_1417[8]),
        .I1(x_weight_0_2_reg_1386[8]),
        .I2(tmp_39_reg_1406[7]),
        .I3(x_weight_0_2_reg_1386[9]),
        .O(\tmp_19_reg_1427[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_19_reg_1427[0]_i_8 
       (.I0(\tmp_19_reg_1427[0]_i_6_n_3 ),
        .I1(tmp_39_reg_1406[7]),
        .I2(x_weight_0_2_reg_1386[8]),
        .I3(tmp19_reg_1417[8]),
        .O(\tmp_19_reg_1427[0]_i_8_n_3 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_19_reg_1427[0]_i_9 
       (.I0(tmp_38_reg_1401[2]),
        .I1(tmp_39_reg_1406[1]),
        .I2(tmp19_reg_1417[2]),
        .O(\tmp_19_reg_1427[0]_i_9_n_3 ));
  FDRE \tmp_19_reg_1427_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_19_fu_1001_p2),
        .Q(tmp_19_reg_1427),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1427_reg[0]_i_2 
       (.CI(\tmp_19_reg_1427_reg[0]_i_4_n_3 ),
        .CO({\NLW_tmp_19_reg_1427_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_19_reg_1427_reg[0]_i_2_n_5 ,\tmp_19_reg_1427_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x_weight_0_2_reg_1386[9],\tmp_19_reg_1427[0]_i_6_n_3 }),
        .O({\NLW_tmp_19_reg_1427_reg[0]_i_2_O_UNCONNECTED [3],x_weight_2_2_fu_989_p2[10:8]}),
        .S({1'b0,x_weight_0_2_reg_1386[10],\tmp_19_reg_1427[0]_i_7_n_3 ,\tmp_19_reg_1427[0]_i_8_n_3 }));
  CARRY4 \tmp_19_reg_1427_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_19_reg_1427_reg[0]_i_3_n_3 ,\tmp_19_reg_1427_reg[0]_i_3_n_4 ,\tmp_19_reg_1427_reg[0]_i_3_n_5 ,\tmp_19_reg_1427_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_19_reg_1427[0]_i_9_n_3 ,\tmp_19_reg_1427[0]_i_10_n_3 ,tmp_38_reg_1401[1:0]}),
        .O(x_weight_2_2_fu_989_p2[3:0]),
        .S({\tmp_19_reg_1427[0]_i_11_n_3 ,\tmp_19_reg_1427[0]_i_12_n_3 ,\tmp_19_reg_1427[0]_i_13_n_3 ,\tmp_19_reg_1427[0]_i_14_n_3 }));
  CARRY4 \tmp_19_reg_1427_reg[0]_i_4 
       (.CI(\tmp_19_reg_1427_reg[0]_i_3_n_3 ),
        .CO({\tmp_19_reg_1427_reg[0]_i_4_n_3 ,\tmp_19_reg_1427_reg[0]_i_4_n_4 ,\tmp_19_reg_1427_reg[0]_i_4_n_5 ,\tmp_19_reg_1427_reg[0]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_19_reg_1427[0]_i_15_n_3 ,\tmp_19_reg_1427[0]_i_16_n_3 ,\tmp_19_reg_1427[0]_i_17_n_3 ,\tmp_19_reg_1427[0]_i_18_n_3 }),
        .O(x_weight_2_2_fu_989_p2[7:4]),
        .S({\tmp_19_reg_1427[0]_i_19_n_3 ,\tmp_19_reg_1427[0]_i_20_n_3 ,\tmp_19_reg_1427[0]_i_21_n_3 ,\tmp_19_reg_1427[0]_i_22_n_3 }));
  FDRE \tmp_1_cast_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[2]),
        .Q(tmp_1_cast_reg_1121_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[12]),
        .Q(tmp_1_cast_reg_1121_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[13]),
        .Q(tmp_1_cast_reg_1121_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[14]),
        .Q(tmp_1_cast_reg_1121_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[15]),
        .Q(tmp_1_cast_reg_1121_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[16]),
        .Q(tmp_1_cast_reg_1121_reg__0[14]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[17]),
        .Q(tmp_1_cast_reg_1121_reg__0[15]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[18]),
        .Q(tmp_1_cast_reg_1121_reg__0[16]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[19]),
        .Q(tmp_1_cast_reg_1121_reg__0[17]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[20]),
        .Q(tmp_1_cast_reg_1121_reg__0[18]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[21]),
        .Q(tmp_1_cast_reg_1121_reg__0[19]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[3]),
        .Q(tmp_1_cast_reg_1121_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[22]),
        .Q(tmp_1_cast_reg_1121_reg__0[20]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[23]),
        .Q(tmp_1_cast_reg_1121_reg__0[21]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[24]),
        .Q(tmp_1_cast_reg_1121_reg__0[22]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[25]),
        .Q(tmp_1_cast_reg_1121_reg__0[23]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[26]),
        .Q(tmp_1_cast_reg_1121_reg__0[24]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[27]),
        .Q(tmp_1_cast_reg_1121_reg__0[25]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[28]),
        .Q(tmp_1_cast_reg_1121_reg__0[26]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[29]),
        .Q(tmp_1_cast_reg_1121_reg__0[27]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[30]),
        .Q(tmp_1_cast_reg_1121_reg__0[28]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[31]),
        .Q(tmp_1_cast_reg_1121_reg__0[29]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[4]),
        .Q(tmp_1_cast_reg_1121_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[5]),
        .Q(tmp_1_cast_reg_1121_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[6]),
        .Q(tmp_1_cast_reg_1121_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[7]),
        .Q(tmp_1_cast_reg_1121_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[8]),
        .Q(tmp_1_cast_reg_1121_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[9]),
        .Q(tmp_1_cast_reg_1121_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[10]),
        .Q(tmp_1_cast_reg_1121_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_1_cast_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(out_pix[11]),
        .Q(tmp_1_cast_reg_1121_reg__0[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_22_reg_1442[0]_i_1 
       (.I0(\tmp_22_reg_1442[0]_i_2_n_3 ),
        .I1(\tmp_45_reg_1447_reg[7]_i_1_n_8 ),
        .I2(\tmp_45_reg_1447_reg[7]_i_1_n_7 ),
        .I3(\tmp_22_reg_1442_reg[0]_i_3_n_10 ),
        .I4(\tmp_22_reg_1442_reg[0]_i_3_n_9 ),
        .I5(\tmp_22_reg_1442_reg[0]_i_3_n_8 ),
        .O(tmp_22_fu_1022_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_22_reg_1442[0]_i_2 
       (.I0(\tmp_45_reg_1447_reg[7]_i_1_n_9 ),
        .I1(\tmp_45_reg_1447_reg[3]_i_1_n_7 ),
        .I2(\tmp_45_reg_1447_reg[3]_i_1_n_10 ),
        .I3(\tmp_45_reg_1447_reg[3]_i_1_n_9 ),
        .I4(\tmp_45_reg_1447_reg[3]_i_1_n_8 ),
        .I5(\tmp_45_reg_1447_reg[7]_i_1_n_10 ),
        .O(\tmp_22_reg_1442[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_22_reg_1442[0]_i_4 
       (.I0(tmp_37_reg_1396[7]),
        .I1(tmp_43_reg_1411[7]),
        .I2(y_weight_1_2_reg_1391[7]),
        .O(\tmp_22_reg_1442[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_22_reg_1442[0]_i_5 
       (.I0(y_weight_1_2_reg_1391[9]),
        .I1(y_weight_1_2_reg_1391[10]),
        .O(\tmp_22_reg_1442[0]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_22_reg_1442[0]_i_6 
       (.I0(y_weight_1_2_reg_1391[8]),
        .I1(y_weight_1_2_reg_1391[9]),
        .O(\tmp_22_reg_1442[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hB24D)) 
    \tmp_22_reg_1442[0]_i_7 
       (.I0(y_weight_1_2_reg_1391[7]),
        .I1(tmp_43_reg_1411[7]),
        .I2(tmp_37_reg_1396[7]),
        .I3(y_weight_1_2_reg_1391[8]),
        .O(\tmp_22_reg_1442[0]_i_7_n_3 ));
  FDRE \tmp_22_reg_1442_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_22_fu_1022_p2),
        .Q(tmp_22_reg_1442),
        .R(1'b0));
  CARRY4 \tmp_22_reg_1442_reg[0]_i_3 
       (.CI(\tmp_45_reg_1447_reg[7]_i_1_n_3 ),
        .CO({\NLW_tmp_22_reg_1442_reg[0]_i_3_CO_UNCONNECTED [3:2],\tmp_22_reg_1442_reg[0]_i_3_n_5 ,\tmp_22_reg_1442_reg[0]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,y_weight_1_2_reg_1391[8],\tmp_22_reg_1442[0]_i_4_n_3 }),
        .O({\NLW_tmp_22_reg_1442_reg[0]_i_3_O_UNCONNECTED [3],\tmp_22_reg_1442_reg[0]_i_3_n_8 ,\tmp_22_reg_1442_reg[0]_i_3_n_9 ,\tmp_22_reg_1442_reg[0]_i_3_n_10 }),
        .S({1'b0,\tmp_22_reg_1442[0]_i_5_n_3 ,\tmp_22_reg_1442[0]_i_6_n_3 ,\tmp_22_reg_1442[0]_i_7_n_3 }));
  FDRE \tmp_27_cast_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[0]),
        .Q(tmp_27_cast_reg_1126[0]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[10]),
        .Q(tmp_27_cast_reg_1126[10]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[11]),
        .Q(tmp_27_cast_reg_1126[11]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[12]),
        .Q(tmp_27_cast_reg_1126[12]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[13]),
        .Q(tmp_27_cast_reg_1126[13]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[14]),
        .Q(tmp_27_cast_reg_1126[14]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[15]),
        .Q(tmp_27_cast_reg_1126[15]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[16]),
        .Q(tmp_27_cast_reg_1126[16]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[17]),
        .Q(tmp_27_cast_reg_1126[17]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[18]),
        .Q(tmp_27_cast_reg_1126[18]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[19]),
        .Q(tmp_27_cast_reg_1126[19]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[1]),
        .Q(tmp_27_cast_reg_1126[1]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[20]),
        .Q(tmp_27_cast_reg_1126[20]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[21]),
        .Q(tmp_27_cast_reg_1126[21]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[22]),
        .Q(tmp_27_cast_reg_1126[22]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[23]),
        .Q(tmp_27_cast_reg_1126[23]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[24]),
        .Q(tmp_27_cast_reg_1126[24]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[25]),
        .Q(tmp_27_cast_reg_1126[25]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[26]),
        .Q(tmp_27_cast_reg_1126[26]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[27]),
        .Q(tmp_27_cast_reg_1126[27]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[28]),
        .Q(tmp_27_cast_reg_1126[28]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[29]),
        .Q(tmp_27_cast_reg_1126[29]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[2]),
        .Q(tmp_27_cast_reg_1126[2]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[30]),
        .Q(tmp_27_cast_reg_1126[30]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[31]),
        .Q(tmp_27_cast_reg_1126[31]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[3]),
        .Q(tmp_27_cast_reg_1126[3]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[4]),
        .Q(tmp_27_cast_reg_1126[4]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[5]),
        .Q(tmp_27_cast_reg_1126[5]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[6]),
        .Q(tmp_27_cast_reg_1126[6]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[7]),
        .Q(tmp_27_cast_reg_1126[7]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[8]),
        .Q(tmp_27_cast_reg_1126[8]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1126_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm142_out),
        .D(inter_pix[9]),
        .Q(tmp_27_cast_reg_1126[9]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[0]),
        .Q(tmp_32_reg_1341[0]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[1]),
        .Q(tmp_32_reg_1341[1]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[2]),
        .Q(tmp_32_reg_1341[2]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[3]),
        .Q(tmp_32_reg_1341[3]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[4]),
        .Q(tmp_32_reg_1341[4]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[5]),
        .Q(tmp_32_reg_1341[5]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[6]),
        .Q(tmp_32_reg_1341[6]),
        .R(1'b0));
  FDRE \tmp_32_reg_1341_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I4[7]),
        .Q(tmp_32_reg_1341[7]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[0]),
        .Q(tmp_33_reg_1347[0]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[1]),
        .Q(tmp_33_reg_1347[1]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[2]),
        .Q(tmp_33_reg_1347[2]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[3]),
        .Q(tmp_33_reg_1347[3]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[4]),
        .Q(tmp_33_reg_1347[4]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[5]),
        .Q(tmp_33_reg_1347[5]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[6]),
        .Q(tmp_33_reg_1347[6]),
        .R(1'b0));
  FDRE \tmp_33_reg_1347_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I8[7]),
        .Q(tmp_33_reg_1347[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_34_0_0_t_reg_1224[1]_i_1 
       (.I0(tmp_14_reg_1193[1]),
        .I1(tmp_14_reg_1193[0]),
        .O(tmp_34_0_0_t_fu_662_p2));
  FDRE \tmp_34_0_0_t_reg_1224_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_24),
        .D(tmp_34_0_0_t_fu_662_p2),
        .Q(tmp_34_0_0_t_reg_1224),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_34_0_2_t_reg_1231[0]_i_1 
       (.I0(tmp_14_reg_1193[0]),
        .O(\tmp_34_0_2_t_reg_1231[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_34_0_2_t_reg_1231[1]_i_1 
       (.I0(tmp_14_reg_1193[0]),
        .I1(tmp_14_reg_1193[1]),
        .O(tmp_34_0_2_t_fu_667_p2));
  FDRE \tmp_34_0_2_t_reg_1231_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_24),
        .D(\tmp_34_0_2_t_reg_1231[0]_i_1_n_3 ),
        .Q(tmp_34_0_2_t_reg_1231[0]),
        .R(1'b0));
  FDRE \tmp_34_0_2_t_reg_1231_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem1_m_axi_U_n_24),
        .D(tmp_34_0_2_t_fu_667_p2),
        .Q(tmp_34_0_2_t_reg_1231[1]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[0]),
        .Q(tmp_34_reg_1352[0]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[1]),
        .Q(tmp_34_reg_1352[1]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[2]),
        .Q(tmp_34_reg_1352[2]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[3]),
        .Q(tmp_34_reg_1352[3]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[4]),
        .Q(tmp_34_reg_1352[4]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[5]),
        .Q(tmp_34_reg_1352[5]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[6]),
        .Q(tmp_34_reg_1352[6]),
        .R(1'b0));
  FDRE \tmp_34_reg_1352_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(I3[7]),
        .Q(tmp_34_reg_1352[7]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[0]),
        .Q(tmp_35_reg_1303[0]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[1]),
        .Q(tmp_35_reg_1303[1]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[2]),
        .Q(tmp_35_reg_1303[2]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[3]),
        .Q(tmp_35_reg_1303[3]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[4]),
        .Q(tmp_35_reg_1303[4]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[5]),
        .Q(tmp_35_reg_1303[5]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[6]),
        .Q(tmp_35_reg_1303[6]),
        .R(1'b0));
  FDRE \tmp_35_reg_1303_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(dout[7]),
        .Q(tmp_35_reg_1303[7]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[0]),
        .Q(tmp_36_reg_1308[0]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[1]),
        .Q(tmp_36_reg_1308[1]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[2]),
        .Q(tmp_36_reg_1308[2]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[3]),
        .Q(tmp_36_reg_1308[3]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[4]),
        .Q(tmp_36_reg_1308[4]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[5]),
        .Q(tmp_36_reg_1308[5]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[6]),
        .Q(tmp_36_reg_1308[6]),
        .R(1'b0));
  FDRE \tmp_36_reg_1308_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_1_read_reg_13330),
        .D(I2[7]),
        .Q(tmp_36_reg_1308[7]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[0]),
        .Q(tmp_37_reg_1396[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[1]),
        .Q(tmp_37_reg_1396[1]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[2]),
        .Q(tmp_37_reg_1396[2]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[3]),
        .Q(tmp_37_reg_1396[3]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[4]),
        .Q(tmp_37_reg_1396[4]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[5]),
        .Q(tmp_37_reg_1396[5]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[6]),
        .Q(tmp_37_reg_1396[6]),
        .R(1'b0));
  FDRE \tmp_37_reg_1396_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I6[7]),
        .Q(tmp_37_reg_1396[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h01FEFE01FE0101FE)) 
    \tmp_38_reg_1401[0]_i_2 
       (.I0(tmp_33_reg_1347[1]),
        .I1(tmp_32_reg_1341[1]),
        .I2(tmp_34_reg_1352[1]),
        .I3(tmp_34_reg_1352[3]),
        .I4(tmp_32_reg_1341[3]),
        .I5(tmp_33_reg_1347[2]),
        .O(\tmp_38_reg_1401[0]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_38_reg_1401[0]_i_3 
       (.I0(tmp_32_reg_1341[2]),
        .I1(tmp_34_reg_1352[2]),
        .O(\tmp_38_reg_1401[0]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1401[0]_i_4 
       (.I0(tmp_34_reg_1352[1]),
        .I1(tmp_32_reg_1341[1]),
        .O(\tmp_38_reg_1401[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_38_reg_1401[0]_i_5 
       (.I0(tmp_34_reg_1352[0]),
        .O(p_1_out));
  LUT3 #(
    .INIT(8'h95)) 
    \tmp_38_reg_1401[0]_i_6 
       (.I0(\tmp_38_reg_1401[0]_i_2_n_3 ),
        .I1(tmp_32_reg_1341[2]),
        .I2(tmp_34_reg_1352[2]),
        .O(\tmp_38_reg_1401[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \tmp_38_reg_1401[0]_i_7 
       (.I0(tmp_32_reg_1341[2]),
        .I1(tmp_34_reg_1352[2]),
        .I2(tmp_33_reg_1347[1]),
        .I3(tmp_32_reg_1341[1]),
        .I4(tmp_34_reg_1352[1]),
        .O(\tmp_38_reg_1401[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_38_reg_1401[0]_i_8 
       (.I0(tmp_32_reg_1341[1]),
        .I1(tmp_34_reg_1352[1]),
        .I2(tmp_33_reg_1347[0]),
        .O(\tmp_38_reg_1401[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_38_reg_1401[0]_i_9 
       (.I0(tmp_34_reg_1352[0]),
        .I1(tmp_32_reg_1341[0]),
        .O(\tmp_38_reg_1401[0]_i_9_n_3 ));
  FDRE \tmp_38_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\tmp_38_reg_1401_reg[0]_i_1_n_10 ),
        .Q(tmp_38_reg_1401[0]),
        .R(1'b0));
  CARRY4 \tmp_38_reg_1401_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tmp_38_reg_1401_reg[0]_i_1_n_3 ,\tmp_38_reg_1401_reg[0]_i_1_n_4 ,\tmp_38_reg_1401_reg[0]_i_1_n_5 ,\tmp_38_reg_1401_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_38_reg_1401[0]_i_2_n_3 ,\tmp_38_reg_1401[0]_i_3_n_3 ,\tmp_38_reg_1401[0]_i_4_n_3 ,p_1_out}),
        .O({\tmp_38_reg_1401_reg[0]_i_1_n_7 ,\tmp_38_reg_1401_reg[0]_i_1_n_8 ,\tmp_38_reg_1401_reg[0]_i_1_n_9 ,\tmp_38_reg_1401_reg[0]_i_1_n_10 }),
        .S({\tmp_38_reg_1401[0]_i_6_n_3 ,\tmp_38_reg_1401[0]_i_7_n_3 ,\tmp_38_reg_1401[0]_i_8_n_3 ,\tmp_38_reg_1401[0]_i_9_n_3 }));
  FDRE \tmp_38_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\tmp_38_reg_1401_reg[0]_i_1_n_9 ),
        .Q(tmp_38_reg_1401[1]),
        .R(1'b0));
  FDRE \tmp_38_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\tmp_38_reg_1401_reg[0]_i_1_n_8 ),
        .Q(tmp_38_reg_1401[2]),
        .R(1'b0));
  FDRE \tmp_38_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\tmp_38_reg_1401_reg[0]_i_1_n_7 ),
        .Q(tmp_38_reg_1401[3]),
        .R(1'b0));
  FDRE \tmp_38_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\x_weight_0_2_reg_1386_reg[6]_i_1_n_10 ),
        .Q(tmp_38_reg_1401[4]),
        .R(1'b0));
  FDRE \tmp_38_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\x_weight_0_2_reg_1386_reg[6]_i_1_n_9 ),
        .Q(tmp_38_reg_1401[5]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[0]),
        .Q(tmp_39_reg_1406[0]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[1]),
        .Q(tmp_39_reg_1406[1]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[2]),
        .Q(tmp_39_reg_1406[2]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[3]),
        .Q(tmp_39_reg_1406[3]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[4]),
        .Q(tmp_39_reg_1406[4]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[5]),
        .Q(tmp_39_reg_1406[5]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[6]),
        .Q(tmp_39_reg_1406[6]),
        .R(1'b0));
  FDRE \tmp_39_reg_1406_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I7[7]),
        .Q(tmp_39_reg_1406[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_1432[3]_i_2 
       (.I0(tmp_38_reg_1401[2]),
        .I1(tmp20_reg_1422[2]),
        .I2(tmp_43_reg_1411[2]),
        .O(\tmp_40_reg_1432[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_1432[3]_i_3 
       (.I0(tmp_38_reg_1401[1]),
        .I1(tmp20_reg_1422[1]),
        .I2(tmp_43_reg_1411[1]),
        .O(\tmp_40_reg_1432[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_1432[3]_i_4 
       (.I0(tmp20_reg_1422[0]),
        .I1(tmp_38_reg_1401[0]),
        .I2(tmp_43_reg_1411[0]),
        .O(\tmp_40_reg_1432[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_1432[3]_i_5 
       (.I0(tmp_38_reg_1401[3]),
        .I1(tmp20_reg_1422[3]),
        .I2(tmp_43_reg_1411[3]),
        .I3(\tmp_40_reg_1432[3]_i_2_n_3 ),
        .O(\tmp_40_reg_1432[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_1432[3]_i_6 
       (.I0(tmp_38_reg_1401[2]),
        .I1(tmp20_reg_1422[2]),
        .I2(tmp_43_reg_1411[2]),
        .I3(\tmp_40_reg_1432[3]_i_3_n_3 ),
        .O(\tmp_40_reg_1432[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_1432[3]_i_7 
       (.I0(tmp_38_reg_1401[1]),
        .I1(tmp20_reg_1422[1]),
        .I2(tmp_43_reg_1411[1]),
        .I3(\tmp_40_reg_1432[3]_i_4_n_3 ),
        .O(\tmp_40_reg_1432[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_40_reg_1432[3]_i_8 
       (.I0(tmp20_reg_1422[0]),
        .I1(tmp_38_reg_1401[0]),
        .I2(tmp_43_reg_1411[0]),
        .O(\tmp_40_reg_1432[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_1432[7]_i_2 
       (.I0(tmp_38_reg_1401[5]),
        .I1(tmp20_reg_1422[5]),
        .I2(tmp_43_reg_1411[5]),
        .O(\tmp_40_reg_1432[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_1432[7]_i_3 
       (.I0(tmp_38_reg_1401[4]),
        .I1(tmp20_reg_1422[4]),
        .I2(tmp_43_reg_1411[4]),
        .O(\tmp_40_reg_1432[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_40_reg_1432[7]_i_4 
       (.I0(tmp_38_reg_1401[3]),
        .I1(tmp20_reg_1422[3]),
        .I2(tmp_43_reg_1411[3]),
        .O(\tmp_40_reg_1432[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_40_reg_1432[7]_i_5 
       (.I0(x_weight_0_2_reg_1386[6]),
        .I1(tmp20_reg_1422[6]),
        .I2(tmp_43_reg_1411[6]),
        .I3(x_weight_0_2_reg_1386[7]),
        .I4(tmp_43_reg_1411[7]),
        .I5(tmp20_reg_1422[7]),
        .O(\tmp_40_reg_1432[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_1432[7]_i_6 
       (.I0(\tmp_40_reg_1432[7]_i_2_n_3 ),
        .I1(x_weight_0_2_reg_1386[6]),
        .I2(tmp20_reg_1422[6]),
        .I3(tmp_43_reg_1411[6]),
        .O(\tmp_40_reg_1432[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_1432[7]_i_7 
       (.I0(tmp_38_reg_1401[5]),
        .I1(tmp20_reg_1422[5]),
        .I2(tmp_43_reg_1411[5]),
        .I3(\tmp_40_reg_1432[7]_i_3_n_3 ),
        .O(\tmp_40_reg_1432[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_40_reg_1432[7]_i_8 
       (.I0(tmp_38_reg_1401[4]),
        .I1(tmp20_reg_1422[4]),
        .I2(tmp_43_reg_1411[4]),
        .I3(\tmp_40_reg_1432[7]_i_4_n_3 ),
        .O(\tmp_40_reg_1432[7]_i_8_n_3 ));
  FDRE \tmp_40_reg_1432_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[1]),
        .Q(tmp_40_reg_1432[1]),
        .R(1'b0));
  FDRE \tmp_40_reg_1432_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[2]),
        .Q(tmp_40_reg_1432[2]),
        .R(1'b0));
  FDRE \tmp_40_reg_1432_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[3]),
        .Q(tmp_40_reg_1432[3]),
        .R(1'b0));
  CARRY4 \tmp_40_reg_1432_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_40_reg_1432_reg[3]_i_1_n_3 ,\tmp_40_reg_1432_reg[3]_i_1_n_4 ,\tmp_40_reg_1432_reg[3]_i_1_n_5 ,\tmp_40_reg_1432_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_40_reg_1432[3]_i_2_n_3 ,\tmp_40_reg_1432[3]_i_3_n_3 ,\tmp_40_reg_1432[3]_i_4_n_3 ,1'b0}),
        .O(tmp_40_fu_1011_p2[3:0]),
        .S({\tmp_40_reg_1432[3]_i_5_n_3 ,\tmp_40_reg_1432[3]_i_6_n_3 ,\tmp_40_reg_1432[3]_i_7_n_3 ,\tmp_40_reg_1432[3]_i_8_n_3 }));
  FDRE \tmp_40_reg_1432_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[4]),
        .Q(tmp_40_reg_1432[4]),
        .R(1'b0));
  FDRE \tmp_40_reg_1432_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[5]),
        .Q(tmp_40_reg_1432[5]),
        .R(1'b0));
  FDRE \tmp_40_reg_1432_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[6]),
        .Q(tmp_40_reg_1432[6]),
        .R(1'b0));
  FDRE \tmp_40_reg_1432_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[7]),
        .Q(tmp_40_reg_1432[7]),
        .R(1'b0));
  CARRY4 \tmp_40_reg_1432_reg[7]_i_1 
       (.CI(\tmp_40_reg_1432_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp_40_reg_1432_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_40_reg_1432_reg[7]_i_1_n_4 ,\tmp_40_reg_1432_reg[7]_i_1_n_5 ,\tmp_40_reg_1432_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_40_reg_1432[7]_i_2_n_3 ,\tmp_40_reg_1432[7]_i_3_n_3 ,\tmp_40_reg_1432[7]_i_4_n_3 }),
        .O(tmp_40_fu_1011_p2[7:4]),
        .S({\tmp_40_reg_1432[7]_i_5_n_3 ,\tmp_40_reg_1432[7]_i_6_n_3 ,\tmp_40_reg_1432[7]_i_7_n_3 ,\tmp_40_reg_1432[7]_i_8_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_41_reg_1437[1]_i_1 
       (.I0(tmp_40_fu_1011_p2[0]),
        .I1(tmp_40_fu_1011_p2[1]),
        .O(\tmp_41_reg_1437[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_41_reg_1437[2]_i_1 
       (.I0(tmp_40_fu_1011_p2[2]),
        .I1(tmp_40_fu_1011_p2[1]),
        .I2(tmp_40_fu_1011_p2[0]),
        .O(\tmp_41_reg_1437[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \tmp_41_reg_1437[3]_i_1 
       (.I0(tmp_40_fu_1011_p2[3]),
        .I1(tmp_40_fu_1011_p2[0]),
        .I2(tmp_40_fu_1011_p2[1]),
        .I3(tmp_40_fu_1011_p2[2]),
        .O(\tmp_41_reg_1437[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \tmp_41_reg_1437[4]_i_1 
       (.I0(tmp_40_fu_1011_p2[4]),
        .I1(tmp_40_fu_1011_p2[2]),
        .I2(tmp_40_fu_1011_p2[1]),
        .I3(tmp_40_fu_1011_p2[0]),
        .I4(tmp_40_fu_1011_p2[3]),
        .O(\tmp_41_reg_1437[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \tmp_41_reg_1437[5]_i_1 
       (.I0(tmp_40_fu_1011_p2[5]),
        .I1(tmp_40_fu_1011_p2[3]),
        .I2(tmp_40_fu_1011_p2[0]),
        .I3(tmp_40_fu_1011_p2[1]),
        .I4(tmp_40_fu_1011_p2[2]),
        .I5(tmp_40_fu_1011_p2[4]),
        .O(\tmp_41_reg_1437[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_41_reg_1437[6]_i_1 
       (.I0(tmp_40_fu_1011_p2[6]),
        .I1(\tmp_41_reg_1437[7]_i_2_n_3 ),
        .O(\tmp_41_reg_1437[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_41_reg_1437[7]_i_1 
       (.I0(tmp_40_fu_1011_p2[7]),
        .I1(\tmp_41_reg_1437[7]_i_2_n_3 ),
        .I2(tmp_40_fu_1011_p2[6]),
        .O(\tmp_41_reg_1437[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_41_reg_1437[7]_i_2 
       (.I0(tmp_40_fu_1011_p2[5]),
        .I1(tmp_40_fu_1011_p2[3]),
        .I2(tmp_40_fu_1011_p2[0]),
        .I3(tmp_40_fu_1011_p2[1]),
        .I4(tmp_40_fu_1011_p2[2]),
        .I5(tmp_40_fu_1011_p2[4]),
        .O(\tmp_41_reg_1437[7]_i_2_n_3 ));
  FDRE \tmp_41_reg_1437_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(tmp_40_fu_1011_p2[0]),
        .Q(tmp_41_reg_1437[0]),
        .R(1'b0));
  FDRE \tmp_41_reg_1437_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_41_reg_1437[1]_i_1_n_3 ),
        .Q(tmp_41_reg_1437[1]),
        .R(1'b0));
  FDRE \tmp_41_reg_1437_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_41_reg_1437[2]_i_1_n_3 ),
        .Q(tmp_41_reg_1437[2]),
        .R(1'b0));
  FDRE \tmp_41_reg_1437_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_41_reg_1437[3]_i_1_n_3 ),
        .Q(tmp_41_reg_1437[3]),
        .R(1'b0));
  FDRE \tmp_41_reg_1437_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_41_reg_1437[4]_i_1_n_3 ),
        .Q(tmp_41_reg_1437[4]),
        .R(1'b0));
  FDRE \tmp_41_reg_1437_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_41_reg_1437[5]_i_1_n_3 ),
        .Q(tmp_41_reg_1437[5]),
        .R(1'b0));
  FDRE \tmp_41_reg_1437_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_41_reg_1437[6]_i_1_n_3 ),
        .Q(tmp_41_reg_1437[6]),
        .R(1'b0));
  FDRE \tmp_41_reg_1437_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_41_reg_1437[7]_i_1_n_3 ),
        .Q(tmp_41_reg_1437[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[0]),
        .Q(tmp_43_reg_1411[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[1]),
        .Q(tmp_43_reg_1411[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[2]),
        .Q(tmp_43_reg_1411[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[3]),
        .Q(tmp_43_reg_1411[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[4]),
        .Q(tmp_43_reg_1411[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[5]),
        .Q(tmp_43_reg_1411[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[6]),
        .Q(tmp_43_reg_1411[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_1411_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(I5[7]),
        .Q(tmp_43_reg_1411[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_45_reg_1447[3]_i_2 
       (.I0(tmp_37_reg_1396[2]),
        .I1(tmp_43_reg_1411[2]),
        .I2(y_weight_1_2_reg_1391[2]),
        .O(\tmp_45_reg_1447[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_45_reg_1447[3]_i_3 
       (.I0(tmp_37_reg_1396[1]),
        .I1(tmp_43_reg_1411[1]),
        .I2(y_weight_1_2_reg_1391[1]),
        .O(\tmp_45_reg_1447[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_45_reg_1447[3]_i_4 
       (.I0(y_weight_1_2_reg_1391[0]),
        .I1(tmp_43_reg_1411[0]),
        .O(\tmp_45_reg_1447[3]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_45_reg_1447[3]_i_5 
       (.I0(tmp_37_reg_1396[3]),
        .I1(tmp_43_reg_1411[3]),
        .I2(y_weight_1_2_reg_1391[3]),
        .I3(\tmp_45_reg_1447[3]_i_2_n_3 ),
        .O(\tmp_45_reg_1447[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_45_reg_1447[3]_i_6 
       (.I0(tmp_37_reg_1396[2]),
        .I1(tmp_43_reg_1411[2]),
        .I2(y_weight_1_2_reg_1391[2]),
        .I3(\tmp_45_reg_1447[3]_i_3_n_3 ),
        .O(\tmp_45_reg_1447[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_45_reg_1447[3]_i_7 
       (.I0(tmp_37_reg_1396[1]),
        .I1(tmp_43_reg_1411[1]),
        .I2(y_weight_1_2_reg_1391[1]),
        .I3(\tmp_45_reg_1447[3]_i_4_n_3 ),
        .O(\tmp_45_reg_1447[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_45_reg_1447[3]_i_8 
       (.I0(y_weight_1_2_reg_1391[0]),
        .I1(tmp_43_reg_1411[0]),
        .I2(tmp_37_reg_1396[0]),
        .O(\tmp_45_reg_1447[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_45_reg_1447[7]_i_2 
       (.I0(tmp_37_reg_1396[6]),
        .I1(tmp_43_reg_1411[6]),
        .I2(y_weight_1_2_reg_1391[6]),
        .O(\tmp_45_reg_1447[7]_i_2_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_45_reg_1447[7]_i_3 
       (.I0(tmp_37_reg_1396[5]),
        .I1(tmp_43_reg_1411[5]),
        .I2(y_weight_1_2_reg_1391[5]),
        .O(\tmp_45_reg_1447[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_45_reg_1447[7]_i_4 
       (.I0(tmp_37_reg_1396[4]),
        .I1(tmp_43_reg_1411[4]),
        .I2(y_weight_1_2_reg_1391[4]),
        .O(\tmp_45_reg_1447[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \tmp_45_reg_1447[7]_i_5 
       (.I0(tmp_37_reg_1396[3]),
        .I1(tmp_43_reg_1411[3]),
        .I2(y_weight_1_2_reg_1391[3]),
        .O(\tmp_45_reg_1447[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_45_reg_1447[7]_i_6 
       (.I0(\tmp_45_reg_1447[7]_i_2_n_3 ),
        .I1(tmp_37_reg_1396[7]),
        .I2(tmp_43_reg_1411[7]),
        .I3(y_weight_1_2_reg_1391[7]),
        .O(\tmp_45_reg_1447[7]_i_6_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_45_reg_1447[7]_i_7 
       (.I0(tmp_37_reg_1396[6]),
        .I1(tmp_43_reg_1411[6]),
        .I2(y_weight_1_2_reg_1391[6]),
        .I3(\tmp_45_reg_1447[7]_i_3_n_3 ),
        .O(\tmp_45_reg_1447[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_45_reg_1447[7]_i_8 
       (.I0(tmp_37_reg_1396[5]),
        .I1(tmp_43_reg_1411[5]),
        .I2(y_weight_1_2_reg_1391[5]),
        .I3(\tmp_45_reg_1447[7]_i_4_n_3 ),
        .O(\tmp_45_reg_1447[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_45_reg_1447[7]_i_9 
       (.I0(tmp_37_reg_1396[4]),
        .I1(tmp_43_reg_1411[4]),
        .I2(y_weight_1_2_reg_1391[4]),
        .I3(\tmp_45_reg_1447[7]_i_5_n_3 ),
        .O(\tmp_45_reg_1447[7]_i_9_n_3 ));
  FDRE \tmp_45_reg_1447_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[3]_i_1_n_9 ),
        .Q(tmp_45_reg_1447[1]),
        .R(1'b0));
  FDRE \tmp_45_reg_1447_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[3]_i_1_n_8 ),
        .Q(tmp_45_reg_1447[2]),
        .R(1'b0));
  FDRE \tmp_45_reg_1447_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[3]_i_1_n_7 ),
        .Q(tmp_45_reg_1447[3]),
        .R(1'b0));
  CARRY4 \tmp_45_reg_1447_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_45_reg_1447_reg[3]_i_1_n_3 ,\tmp_45_reg_1447_reg[3]_i_1_n_4 ,\tmp_45_reg_1447_reg[3]_i_1_n_5 ,\tmp_45_reg_1447_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_45_reg_1447[3]_i_2_n_3 ,\tmp_45_reg_1447[3]_i_3_n_3 ,\tmp_45_reg_1447[3]_i_4_n_3 ,tmp_37_reg_1396[0]}),
        .O({\tmp_45_reg_1447_reg[3]_i_1_n_7 ,\tmp_45_reg_1447_reg[3]_i_1_n_8 ,\tmp_45_reg_1447_reg[3]_i_1_n_9 ,\tmp_45_reg_1447_reg[3]_i_1_n_10 }),
        .S({\tmp_45_reg_1447[3]_i_5_n_3 ,\tmp_45_reg_1447[3]_i_6_n_3 ,\tmp_45_reg_1447[3]_i_7_n_3 ,\tmp_45_reg_1447[3]_i_8_n_3 }));
  FDRE \tmp_45_reg_1447_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[7]_i_1_n_10 ),
        .Q(tmp_45_reg_1447[4]),
        .R(1'b0));
  FDRE \tmp_45_reg_1447_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[7]_i_1_n_9 ),
        .Q(tmp_45_reg_1447[5]),
        .R(1'b0));
  FDRE \tmp_45_reg_1447_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[7]_i_1_n_8 ),
        .Q(tmp_45_reg_1447[6]),
        .R(1'b0));
  FDRE \tmp_45_reg_1447_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[7]_i_1_n_7 ),
        .Q(tmp_45_reg_1447[7]),
        .R(1'b0));
  CARRY4 \tmp_45_reg_1447_reg[7]_i_1 
       (.CI(\tmp_45_reg_1447_reg[3]_i_1_n_3 ),
        .CO({\tmp_45_reg_1447_reg[7]_i_1_n_3 ,\tmp_45_reg_1447_reg[7]_i_1_n_4 ,\tmp_45_reg_1447_reg[7]_i_1_n_5 ,\tmp_45_reg_1447_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_45_reg_1447[7]_i_2_n_3 ,\tmp_45_reg_1447[7]_i_3_n_3 ,\tmp_45_reg_1447[7]_i_4_n_3 ,\tmp_45_reg_1447[7]_i_5_n_3 }),
        .O({\tmp_45_reg_1447_reg[7]_i_1_n_7 ,\tmp_45_reg_1447_reg[7]_i_1_n_8 ,\tmp_45_reg_1447_reg[7]_i_1_n_9 ,\tmp_45_reg_1447_reg[7]_i_1_n_10 }),
        .S({\tmp_45_reg_1447[7]_i_6_n_3 ,\tmp_45_reg_1447[7]_i_7_n_3 ,\tmp_45_reg_1447[7]_i_8_n_3 ,\tmp_45_reg_1447[7]_i_9_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_46_reg_1452[1]_i_1 
       (.I0(\tmp_45_reg_1447_reg[3]_i_1_n_10 ),
        .I1(\tmp_45_reg_1447_reg[3]_i_1_n_9 ),
        .O(\tmp_46_reg_1452[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_46_reg_1452[2]_i_1 
       (.I0(\tmp_45_reg_1447_reg[3]_i_1_n_8 ),
        .I1(\tmp_45_reg_1447_reg[3]_i_1_n_9 ),
        .I2(\tmp_45_reg_1447_reg[3]_i_1_n_10 ),
        .O(\tmp_46_reg_1452[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \tmp_46_reg_1452[3]_i_1 
       (.I0(\tmp_45_reg_1447_reg[3]_i_1_n_7 ),
        .I1(\tmp_45_reg_1447_reg[3]_i_1_n_10 ),
        .I2(\tmp_45_reg_1447_reg[3]_i_1_n_9 ),
        .I3(\tmp_45_reg_1447_reg[3]_i_1_n_8 ),
        .O(\tmp_46_reg_1452[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \tmp_46_reg_1452[4]_i_1 
       (.I0(\tmp_45_reg_1447_reg[7]_i_1_n_10 ),
        .I1(\tmp_45_reg_1447_reg[3]_i_1_n_8 ),
        .I2(\tmp_45_reg_1447_reg[3]_i_1_n_9 ),
        .I3(\tmp_45_reg_1447_reg[3]_i_1_n_10 ),
        .I4(\tmp_45_reg_1447_reg[3]_i_1_n_7 ),
        .O(\tmp_46_reg_1452[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \tmp_46_reg_1452[5]_i_1 
       (.I0(\tmp_45_reg_1447_reg[7]_i_1_n_9 ),
        .I1(\tmp_45_reg_1447_reg[3]_i_1_n_7 ),
        .I2(\tmp_45_reg_1447_reg[3]_i_1_n_10 ),
        .I3(\tmp_45_reg_1447_reg[3]_i_1_n_9 ),
        .I4(\tmp_45_reg_1447_reg[3]_i_1_n_8 ),
        .I5(\tmp_45_reg_1447_reg[7]_i_1_n_10 ),
        .O(\tmp_46_reg_1452[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_46_reg_1452[6]_i_1 
       (.I0(\tmp_45_reg_1447_reg[7]_i_1_n_8 ),
        .I1(\tmp_22_reg_1442[0]_i_2_n_3 ),
        .O(\tmp_46_reg_1452[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \tmp_46_reg_1452[7]_i_1 
       (.I0(\tmp_45_reg_1447_reg[7]_i_1_n_8 ),
        .I1(\tmp_22_reg_1442[0]_i_2_n_3 ),
        .I2(\tmp_45_reg_1447_reg[7]_i_1_n_7 ),
        .O(\tmp_46_reg_1452[7]_i_1_n_3 ));
  FDRE \tmp_46_reg_1452_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_45_reg_1447_reg[3]_i_1_n_10 ),
        .Q(tmp_46_reg_1452[0]),
        .R(1'b0));
  FDRE \tmp_46_reg_1452_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_46_reg_1452[1]_i_1_n_3 ),
        .Q(tmp_46_reg_1452[1]),
        .R(1'b0));
  FDRE \tmp_46_reg_1452_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_46_reg_1452[2]_i_1_n_3 ),
        .Q(tmp_46_reg_1452[2]),
        .R(1'b0));
  FDRE \tmp_46_reg_1452_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_46_reg_1452[3]_i_1_n_3 ),
        .Q(tmp_46_reg_1452[3]),
        .R(1'b0));
  FDRE \tmp_46_reg_1452_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_46_reg_1452[4]_i_1_n_3 ),
        .Q(tmp_46_reg_1452[4]),
        .R(1'b0));
  FDRE \tmp_46_reg_1452_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_46_reg_1452[5]_i_1_n_3 ),
        .Q(tmp_46_reg_1452[5]),
        .R(1'b0));
  FDRE \tmp_46_reg_1452_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_46_reg_1452[6]_i_1_n_3 ),
        .Q(tmp_46_reg_1452[6]),
        .R(1'b0));
  FDRE \tmp_46_reg_1452_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter31),
        .D(\tmp_46_reg_1452[7]_i_1_n_3 ),
        .Q(tmp_46_reg_1452[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \tmp_6_reg_1183[0]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[13]),
        .I1(p_shl1_cast_fu_531_p1[12]),
        .I2(p_shl1_cast_fu_531_p1[11]),
        .I3(\tmp_6_reg_1183[0]_i_2_n_3 ),
        .I4(gmem1_addr_reg_12080),
        .I5(\tmp_6_reg_1183_reg_n_3_[0] ),
        .O(\tmp_6_reg_1183[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \tmp_6_reg_1183[0]_i_2 
       (.I0(ap_CS_fsm_state14),
        .I1(p_shl1_cast_fu_531_p1[21]),
        .I2(p_shl1_cast_fu_531_p1[16]),
        .I3(p_shl1_cast_fu_531_p1[15]),
        .I4(p_shl1_cast_fu_531_p1[14]),
        .I5(sobel_filter_AXILiteS_s_axi_U_n_9),
        .O(\tmp_6_reg_1183[0]_i_2_n_3 ));
  FDRE \tmp_6_reg_1183_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_1183[0]_i_1_n_3 ),
        .Q(\tmp_6_reg_1183_reg_n_3_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \tmp_7_reg_1188[0]_i_1 
       (.I0(sobel_filter_AXILiteS_s_axi_U_n_9),
        .I1(p_shl1_cast_fu_531_p1[21]),
        .I2(\tmp_7_reg_1188[0]_i_2_n_3 ),
        .I3(gmem1_addr_reg_12080),
        .I4(\tmp_7_reg_1188_reg_n_3_[0] ),
        .O(\tmp_7_reg_1188[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \tmp_7_reg_1188[0]_i_2 
       (.I0(p_shl1_cast_fu_531_p1[15]),
        .I1(p_shl1_cast_fu_531_p1[16]),
        .I2(ap_CS_fsm_state14),
        .I3(p_shl1_cast_fu_531_p1[14]),
        .I4(p_shl1_cast_fu_531_p1[11]),
        .I5(\i_2_reg_1178[6]_i_2_n_3 ),
        .O(\tmp_7_reg_1188[0]_i_2_n_3 ));
  FDRE \tmp_7_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_reg_1188[0]_i_1_n_3 ),
        .Q(\tmp_7_reg_1188_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1E1E0000FF1E0000)) 
    \tmp_s_reg_1202[10]_i_1 
       (.I0(sobel_filter_AXILiteS_s_axi_U_n_9),
        .I1(\tmp_s_reg_1202[10]_i_3_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[21]),
        .I3(\tmp_s_reg_1202[10]_i_4_n_3 ),
        .I4(tmp_9_fu_557_p2),
        .I5(\tmp_s_reg_1202[10]_i_6_n_3 ),
        .O(tmp_s_fu_575_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hF8000000)) 
    \tmp_s_reg_1202[10]_i_3 
       (.I0(p_shl1_cast_fu_531_p1[12]),
        .I1(p_shl1_cast_fu_531_p1[13]),
        .I2(p_shl1_cast_fu_531_p1[14]),
        .I3(p_shl1_cast_fu_531_p1[15]),
        .I4(p_shl1_cast_fu_531_p1[16]),
        .O(\tmp_s_reg_1202[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hF77F7F7F)) 
    \tmp_s_reg_1202[10]_i_4 
       (.I0(p_shl1_cast_fu_531_p1[15]),
        .I1(p_shl1_cast_fu_531_p1[16]),
        .I2(p_shl1_cast_fu_531_p1[14]),
        .I3(p_shl1_cast_fu_531_p1[12]),
        .I4(p_shl1_cast_fu_531_p1[13]),
        .O(\tmp_s_reg_1202[10]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \tmp_s_reg_1202[10]_i_5 
       (.I0(p_shl1_cast_fu_531_p1[20]),
        .I1(p_shl1_cast_fu_531_p1[18]),
        .I2(\i_2_reg_1178[10]_i_2_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[19]),
        .I4(p_shl1_cast_fu_531_p1[21]),
        .O(tmp_9_fu_557_p2));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \tmp_s_reg_1202[10]_i_6 
       (.I0(p_shl1_cast_fu_531_p1[19]),
        .I1(p_shl1_cast_fu_531_p1[17]),
        .I2(\tmp_s_reg_1202[7]_i_3_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[18]),
        .I4(p_shl1_cast_fu_531_p1[20]),
        .O(\tmp_s_reg_1202[10]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_1202[1]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[12]),
        .O(tmp_s_fu_575_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_s_reg_1202[2]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[12]),
        .I1(p_shl1_cast_fu_531_p1[13]),
        .O(tmp_28_fu_569_p2));
  LUT6 #(
    .INIT(64'h8888577757778888)) 
    \tmp_s_reg_1202[3]_i_1 
       (.I0(tmp_9_fu_557_p2),
        .I1(\tmp_s_reg_1202[10]_i_6_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[15]),
        .I3(p_shl1_cast_fu_531_p1[16]),
        .I4(p_shl1_cast_fu_531_p1[14]),
        .I5(\i_2_reg_1178[6]_i_2_n_3 ),
        .O(tmp_s_fu_575_p3[3]));
  LUT6 #(
    .INIT(64'h00FF37C037C0FF00)) 
    \tmp_s_reg_1202[4]_i_1 
       (.I0(p_shl1_cast_fu_531_p1[16]),
        .I1(tmp_9_fu_557_p2),
        .I2(\tmp_s_reg_1202[10]_i_6_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[15]),
        .I4(\i_2_reg_1178[6]_i_2_n_3 ),
        .I5(p_shl1_cast_fu_531_p1[14]),
        .O(tmp_s_fu_575_p3[4]));
  LUT6 #(
    .INIT(64'h0FF058F058F0F0F0)) 
    \tmp_s_reg_1202[5]_i_1 
       (.I0(tmp_9_fu_557_p2),
        .I1(\tmp_s_reg_1202[10]_i_6_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[16]),
        .I3(p_shl1_cast_fu_531_p1[15]),
        .I4(p_shl1_cast_fu_531_p1[14]),
        .I5(\i_2_reg_1178[6]_i_2_n_3 ),
        .O(tmp_s_fu_575_p3[5]));
  LUT6 #(
    .INIT(64'hBF000FF000FE0FF0)) 
    \tmp_s_reg_1202[6]_i_1 
       (.I0(\tmp_s_reg_1202[7]_i_2_n_3 ),
        .I1(p_shl1_cast_fu_531_p1[18]),
        .I2(\tmp_s_reg_1202[7]_i_3_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[17]),
        .I4(tmp_9_fu_557_p2),
        .I5(\tmp_s_reg_1202[10]_i_3_n_3 ),
        .O(tmp_s_fu_575_p3[6]));
  LUT6 #(
    .INIT(64'hBF3F00C08C3F32C0)) 
    \tmp_s_reg_1202[7]_i_1 
       (.I0(\tmp_s_reg_1202[7]_i_2_n_3 ),
        .I1(p_shl1_cast_fu_531_p1[17]),
        .I2(\tmp_s_reg_1202[7]_i_3_n_3 ),
        .I3(tmp_9_fu_557_p2),
        .I4(p_shl1_cast_fu_531_p1[18]),
        .I5(\tmp_s_reg_1202[10]_i_3_n_3 ),
        .O(tmp_s_fu_575_p3[7]));
  LUT5 #(
    .INIT(32'h7FEAFFFF)) 
    \tmp_s_reg_1202[7]_i_2 
       (.I0(p_shl1_cast_fu_531_p1[19]),
        .I1(\i_2_reg_1178[10]_i_2_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[18]),
        .I3(p_shl1_cast_fu_531_p1[20]),
        .I4(\tmp_s_reg_1202[10]_i_4_n_3 ),
        .O(\tmp_s_reg_1202[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \tmp_s_reg_1202[7]_i_3 
       (.I0(p_shl1_cast_fu_531_p1[13]),
        .I1(p_shl1_cast_fu_531_p1[12]),
        .I2(p_shl1_cast_fu_531_p1[14]),
        .I3(p_shl1_cast_fu_531_p1[15]),
        .I4(p_shl1_cast_fu_531_p1[16]),
        .O(\tmp_s_reg_1202[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000FF03FFE8FF0)) 
    \tmp_s_reg_1202[8]_i_1 
       (.I0(\tmp_s_reg_1202[9]_i_2_n_3 ),
        .I1(p_shl1_cast_fu_531_p1[20]),
        .I2(\tmp_s_reg_1202[9]_i_3_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[19]),
        .I4(p_shl1_cast_fu_531_p1[21]),
        .I5(\tmp_s_reg_1202[8]_i_2_n_3 ),
        .O(tmp_s_fu_575_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \tmp_s_reg_1202[8]_i_2 
       (.I0(p_shl1_cast_fu_531_p1[17]),
        .I1(p_shl1_cast_fu_531_p1[18]),
        .I2(\tmp_s_reg_1202[10]_i_3_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[19]),
        .O(\tmp_s_reg_1202[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h003F00C03FBFFEC0)) 
    \tmp_s_reg_1202[9]_i_1 
       (.I0(\tmp_s_reg_1202[9]_i_2_n_3 ),
        .I1(p_shl1_cast_fu_531_p1[19]),
        .I2(\tmp_s_reg_1202[9]_i_3_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[21]),
        .I4(p_shl1_cast_fu_531_p1[20]),
        .I5(\tmp_s_reg_1202[9]_i_4_n_3 ),
        .O(tmp_s_fu_575_p3[9]));
  LUT6 #(
    .INIT(64'h7FFEEEEEEEEEEEEE)) 
    \tmp_s_reg_1202[9]_i_2 
       (.I0(p_shl1_cast_fu_531_p1[17]),
        .I1(p_shl1_cast_fu_531_p1[18]),
        .I2(\i_2_reg_1178[6]_i_2_n_3 ),
        .I3(p_shl1_cast_fu_531_p1[14]),
        .I4(p_shl1_cast_fu_531_p1[16]),
        .I5(p_shl1_cast_fu_531_p1[15]),
        .O(\tmp_s_reg_1202[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_s_reg_1202[9]_i_3 
       (.I0(p_shl1_cast_fu_531_p1[17]),
        .I1(\i_2_reg_1178[6]_i_2_n_3 ),
        .I2(p_shl1_cast_fu_531_p1[14]),
        .I3(p_shl1_cast_fu_531_p1[15]),
        .I4(p_shl1_cast_fu_531_p1[16]),
        .I5(p_shl1_cast_fu_531_p1[18]),
        .O(\tmp_s_reg_1202[9]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \tmp_s_reg_1202[9]_i_4 
       (.I0(p_shl1_cast_fu_531_p1[18]),
        .I1(p_shl1_cast_fu_531_p1[17]),
        .I2(p_shl1_cast_fu_531_p1[19]),
        .I3(\tmp_s_reg_1202[10]_i_3_n_3 ),
        .I4(p_shl1_cast_fu_531_p1[20]),
        .O(\tmp_s_reg_1202[9]_i_4_n_3 ));
  FDRE \tmp_s_reg_1202_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[10]),
        .Q(tmp_s_reg_1202[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[1]),
        .Q(tmp_s_reg_1202[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_28_fu_569_p2),
        .Q(tmp_s_reg_1202[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[3]),
        .Q(tmp_s_reg_1202[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[4]),
        .Q(tmp_s_reg_1202[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[5]),
        .Q(tmp_s_reg_1202[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[6]),
        .Q(tmp_s_reg_1202[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[7]),
        .Q(tmp_s_reg_1202[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[8]),
        .Q(tmp_s_reg_1202[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_1202_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_reg_12080),
        .D(tmp_s_fu_575_p3[9]),
        .Q(tmp_s_reg_1202[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hABABFFABFFABFFAB)) 
    \val_reg_1457[0]_i_1 
       (.I0(\val_reg_1457[2]_i_2_n_3 ),
        .I1(tmp_25_fu_1048_p2[0]),
        .I2(or_cond2_reg_1253_pp1_iter2_reg),
        .I3(\val_reg_1457[2]_i_3_n_3 ),
        .I4(tmp_25_fu_1048_p2[1]),
        .I5(tmp_25_fu_1048_p2[2]),
        .O(val_fu_1104_p3[0]));
  LUT6 #(
    .INIT(64'hBAFABAFABAFAFFFF)) 
    \val_reg_1457[1]_i_1 
       (.I0(\val_reg_1457[2]_i_2_n_3 ),
        .I1(tmp_25_fu_1048_p2[0]),
        .I2(\val_reg_1457[2]_i_3_n_3 ),
        .I3(tmp_25_fu_1048_p2[2]),
        .I4(or_cond2_reg_1253_pp1_iter2_reg),
        .I5(tmp_25_fu_1048_p2[1]),
        .O(val_fu_1104_p3[1]));
  LUT6 #(
    .INIT(64'hBAFABAFABAFAFFFF)) 
    \val_reg_1457[2]_i_1 
       (.I0(\val_reg_1457[2]_i_2_n_3 ),
        .I1(tmp_25_fu_1048_p2[0]),
        .I2(\val_reg_1457[2]_i_3_n_3 ),
        .I3(tmp_25_fu_1048_p2[1]),
        .I4(or_cond2_reg_1253_pp1_iter2_reg),
        .I5(tmp_25_fu_1048_p2[2]),
        .O(val_fu_1104_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h00000007)) 
    \val_reg_1457[2]_i_2 
       (.I0(tmp_25_fu_1048_p2[5]),
        .I1(tmp_25_fu_1048_p2[4]),
        .I2(tmp_25_fu_1048_p2[7]),
        .I3(tmp_25_fu_1048_p2[6]),
        .I4(or_cond2_reg_1253_pp1_iter2_reg),
        .O(\val_reg_1457[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \val_reg_1457[2]_i_3 
       (.I0(tmp_25_fu_1048_p2[7]),
        .I1(tmp_25_fu_1048_p2[6]),
        .I2(or_cond2_reg_1253_pp1_iter2_reg),
        .I3(tmp_25_fu_1048_p2[3]),
        .O(\val_reg_1457[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h1111111311131113)) 
    \val_reg_1457[3]_i_1 
       (.I0(tmp_25_fu_1048_p2[3]),
        .I1(or_cond2_reg_1253_pp1_iter2_reg),
        .I2(tmp_25_fu_1048_p2[6]),
        .I3(tmp_25_fu_1048_p2[7]),
        .I4(tmp_25_fu_1048_p2[4]),
        .I5(tmp_25_fu_1048_p2[5]),
        .O(val_fu_1104_p3[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010F0F)) 
    \val_reg_1457[4]_i_1 
       (.I0(tmp_25_fu_1048_p2[7]),
        .I1(tmp_25_fu_1048_p2[6]),
        .I2(or_cond2_reg_1253_pp1_iter2_reg),
        .I3(tmp_25_fu_1048_p2[5]),
        .I4(tmp_25_fu_1048_p2[4]),
        .I5(\val_reg_1457[5]_i_2_n_3 ),
        .O(val_fu_1104_p3[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010F0F)) 
    \val_reg_1457[5]_i_1 
       (.I0(tmp_25_fu_1048_p2[7]),
        .I1(tmp_25_fu_1048_p2[6]),
        .I2(or_cond2_reg_1253_pp1_iter2_reg),
        .I3(tmp_25_fu_1048_p2[4]),
        .I4(tmp_25_fu_1048_p2[5]),
        .I5(\val_reg_1457[5]_i_2_n_3 ),
        .O(val_fu_1104_p3[5]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \val_reg_1457[5]_i_2 
       (.I0(tmp_25_fu_1048_p2[0]),
        .I1(tmp_25_fu_1048_p2[1]),
        .I2(tmp_25_fu_1048_p2[2]),
        .I3(\val_reg_1457[2]_i_3_n_3 ),
        .O(\val_reg_1457[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \val_reg_1457[6]_i_1 
       (.I0(tmp_25_fu_1048_p2[6]),
        .I1(or_cond2_reg_1253_pp1_iter2_reg),
        .O(val_fu_1104_p3[6]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \val_reg_1457[7]_i_10 
       (.I0(tmp_41_reg_1437[6]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_40_reg_1432[6]),
        .I3(tmp_46_reg_1452[6]),
        .I4(tmp_22_reg_1442),
        .I5(tmp_45_reg_1447[6]),
        .O(\val_reg_1457[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \val_reg_1457[7]_i_11 
       (.I0(tmp_41_reg_1437[5]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_40_reg_1432[5]),
        .I3(tmp_46_reg_1452[5]),
        .I4(tmp_22_reg_1442),
        .I5(tmp_45_reg_1447[5]),
        .O(\val_reg_1457[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \val_reg_1457[7]_i_12 
       (.I0(tmp_41_reg_1437[4]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_40_reg_1432[4]),
        .I3(tmp_46_reg_1452[4]),
        .I4(tmp_22_reg_1442),
        .I5(tmp_45_reg_1447[4]),
        .O(\val_reg_1457[7]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \val_reg_1457[7]_i_13 
       (.I0(tmp_40_reg_1432[3]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_41_reg_1437[3]),
        .O(tmp_44_fu_1038_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \val_reg_1457[7]_i_14 
       (.I0(tmp_40_reg_1432[2]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_41_reg_1437[2]),
        .O(tmp_44_fu_1038_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \val_reg_1457[7]_i_15 
       (.I0(tmp_40_reg_1432[1]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_41_reg_1437[1]),
        .O(tmp_44_fu_1038_p3[1]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \val_reg_1457[7]_i_16 
       (.I0(tmp_41_reg_1437[3]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_40_reg_1432[3]),
        .I3(tmp_46_reg_1452[3]),
        .I4(tmp_22_reg_1442),
        .I5(tmp_45_reg_1447[3]),
        .O(\val_reg_1457[7]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \val_reg_1457[7]_i_17 
       (.I0(tmp_41_reg_1437[2]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_40_reg_1432[2]),
        .I3(tmp_46_reg_1452[2]),
        .I4(tmp_22_reg_1442),
        .I5(tmp_45_reg_1447[2]),
        .O(\val_reg_1457[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \val_reg_1457[7]_i_18 
       (.I0(tmp_41_reg_1437[1]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_40_reg_1432[1]),
        .I3(tmp_46_reg_1452[1]),
        .I4(tmp_22_reg_1442),
        .I5(tmp_45_reg_1447[1]),
        .O(\val_reg_1457[7]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \val_reg_1457[7]_i_19 
       (.I0(tmp_41_reg_1437[0]),
        .I1(tmp_46_reg_1452[0]),
        .O(\val_reg_1457[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \val_reg_1457[7]_i_2 
       (.I0(tmp_25_fu_1048_p2[7]),
        .I1(or_cond2_reg_1253_pp1_iter2_reg),
        .O(\val_reg_1457[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \val_reg_1457[7]_i_6 
       (.I0(tmp_40_reg_1432[6]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_41_reg_1437[6]),
        .O(tmp_44_fu_1038_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \val_reg_1457[7]_i_7 
       (.I0(tmp_40_reg_1432[5]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_41_reg_1437[5]),
        .O(tmp_44_fu_1038_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \val_reg_1457[7]_i_8 
       (.I0(tmp_40_reg_1432[4]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_41_reg_1437[4]),
        .O(tmp_44_fu_1038_p3[4]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \val_reg_1457[7]_i_9 
       (.I0(tmp_41_reg_1437[7]),
        .I1(tmp_19_reg_1427),
        .I2(tmp_40_reg_1432[7]),
        .I3(tmp_46_reg_1452[7]),
        .I4(tmp_22_reg_1442),
        .I5(tmp_45_reg_1447[7]),
        .O(\val_reg_1457[7]_i_9_n_3 ));
  FDRE \val_reg_1457_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(val_fu_1104_p3[0]),
        .Q(\val_reg_1457_reg_n_3_[0] ),
        .R(val_reg_1457));
  FDRE \val_reg_1457_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(val_fu_1104_p3[1]),
        .Q(\val_reg_1457_reg_n_3_[1] ),
        .R(val_reg_1457));
  FDRE \val_reg_1457_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(val_fu_1104_p3[2]),
        .Q(\val_reg_1457_reg_n_3_[2] ),
        .R(val_reg_1457));
  FDRE \val_reg_1457_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(val_fu_1104_p3[3]),
        .Q(\val_reg_1457_reg_n_3_[3] ),
        .R(val_reg_1457));
  FDRE \val_reg_1457_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(val_fu_1104_p3[4]),
        .Q(\val_reg_1457_reg_n_3_[4] ),
        .R(val_reg_1457));
  FDRE \val_reg_1457_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(val_fu_1104_p3[5]),
        .Q(\val_reg_1457_reg_n_3_[5] ),
        .R(val_reg_1457));
  FDRE \val_reg_1457_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(val_fu_1104_p3[6]),
        .Q(\val_reg_1457_reg_n_3_[6] ),
        .R(val_reg_1457));
  FDRE \val_reg_1457_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\val_reg_1457[7]_i_2_n_3 ),
        .Q(\val_reg_1457_reg_n_3_[7] ),
        .R(val_reg_1457));
  CARRY4 \val_reg_1457_reg[7]_i_4 
       (.CI(\val_reg_1457_reg[7]_i_5_n_3 ),
        .CO({\NLW_val_reg_1457_reg[7]_i_4_CO_UNCONNECTED [3],\val_reg_1457_reg[7]_i_4_n_4 ,\val_reg_1457_reg[7]_i_4_n_5 ,\val_reg_1457_reg[7]_i_4_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_44_fu_1038_p3[6:4]}),
        .O(tmp_25_fu_1048_p2[7:4]),
        .S({\val_reg_1457[7]_i_9_n_3 ,\val_reg_1457[7]_i_10_n_3 ,\val_reg_1457[7]_i_11_n_3 ,\val_reg_1457[7]_i_12_n_3 }));
  CARRY4 \val_reg_1457_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\val_reg_1457_reg[7]_i_5_n_3 ,\val_reg_1457_reg[7]_i_5_n_4 ,\val_reg_1457_reg[7]_i_5_n_5 ,\val_reg_1457_reg[7]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({tmp_44_fu_1038_p3[3:1],tmp_41_reg_1437[0]}),
        .O(tmp_25_fu_1048_p2[3:0]),
        .S({\val_reg_1457[7]_i_16_n_3 ,\val_reg_1457[7]_i_17_n_3 ,\val_reg_1457[7]_i_18_n_3 ,\val_reg_1457[7]_i_19_n_3 }));
  LUT6 #(
    .INIT(64'h0017170017000017)) 
    \x_weight_0_2_reg_1386[10]_i_2 
       (.I0(tmp_33_reg_1347[5]),
        .I1(tmp_34_reg_1352[6]),
        .I2(tmp_32_reg_1341[6]),
        .I3(tmp_34_reg_1352[7]),
        .I4(tmp_32_reg_1341[7]),
        .I5(tmp_33_reg_1347[6]),
        .O(\x_weight_0_2_reg_1386[10]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0017)) 
    \x_weight_0_2_reg_1386[10]_i_3 
       (.I0(tmp_33_reg_1347[6]),
        .I1(tmp_34_reg_1352[7]),
        .I2(tmp_32_reg_1341[7]),
        .I3(tmp_33_reg_1347[7]),
        .O(\x_weight_0_2_reg_1386[10]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \x_weight_0_2_reg_1386[10]_i_4 
       (.I0(\x_weight_0_2_reg_1386[10]_i_2_n_3 ),
        .I1(tmp_33_reg_1347[7]),
        .I2(tmp_32_reg_1341[7]),
        .I3(tmp_34_reg_1352[7]),
        .I4(tmp_33_reg_1347[6]),
        .O(\x_weight_0_2_reg_1386[10]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_weight_0_2_reg_1386[6]_i_10 
       (.I0(tmp_33_reg_1347[6]),
        .I1(tmp_32_reg_1341[7]),
        .I2(tmp_34_reg_1352[7]),
        .O(\x_weight_0_2_reg_1386[6]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_weight_0_2_reg_1386[6]_i_11 
       (.I0(tmp_33_reg_1347[5]),
        .I1(tmp_32_reg_1341[6]),
        .I2(tmp_34_reg_1352[6]),
        .O(\x_weight_0_2_reg_1386[6]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_weight_0_2_reg_1386[6]_i_12 
       (.I0(tmp_33_reg_1347[4]),
        .I1(tmp_32_reg_1341[5]),
        .I2(tmp_34_reg_1352[5]),
        .O(\x_weight_0_2_reg_1386[6]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \x_weight_0_2_reg_1386[6]_i_13 
       (.I0(tmp_33_reg_1347[3]),
        .I1(tmp_32_reg_1341[4]),
        .I2(tmp_34_reg_1352[4]),
        .O(\x_weight_0_2_reg_1386[6]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h0017170017000017)) 
    \x_weight_0_2_reg_1386[6]_i_2 
       (.I0(tmp_33_reg_1347[4]),
        .I1(tmp_34_reg_1352[5]),
        .I2(tmp_32_reg_1341[5]),
        .I3(tmp_34_reg_1352[6]),
        .I4(tmp_32_reg_1341[6]),
        .I5(tmp_33_reg_1347[5]),
        .O(\x_weight_0_2_reg_1386[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0017170017000017)) 
    \x_weight_0_2_reg_1386[6]_i_3 
       (.I0(tmp_33_reg_1347[3]),
        .I1(tmp_34_reg_1352[4]),
        .I2(tmp_32_reg_1341[4]),
        .I3(tmp_34_reg_1352[5]),
        .I4(tmp_32_reg_1341[5]),
        .I5(tmp_33_reg_1347[4]),
        .O(\x_weight_0_2_reg_1386[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0017170017000017)) 
    \x_weight_0_2_reg_1386[6]_i_4 
       (.I0(tmp_33_reg_1347[2]),
        .I1(tmp_34_reg_1352[3]),
        .I2(tmp_32_reg_1341[3]),
        .I3(tmp_34_reg_1352[4]),
        .I4(tmp_32_reg_1341[4]),
        .I5(tmp_33_reg_1347[3]),
        .O(\x_weight_0_2_reg_1386[6]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0001010001000001)) 
    \x_weight_0_2_reg_1386[6]_i_5 
       (.I0(tmp_33_reg_1347[1]),
        .I1(tmp_32_reg_1341[1]),
        .I2(tmp_34_reg_1352[1]),
        .I3(tmp_34_reg_1352[3]),
        .I4(tmp_32_reg_1341[3]),
        .I5(tmp_33_reg_1347[2]),
        .O(\x_weight_0_2_reg_1386[6]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \x_weight_0_2_reg_1386[6]_i_6 
       (.I0(\x_weight_0_2_reg_1386[6]_i_2_n_3 ),
        .I1(\x_weight_0_2_reg_1386[6]_i_10_n_3 ),
        .I2(tmp_32_reg_1341[6]),
        .I3(tmp_34_reg_1352[6]),
        .I4(tmp_33_reg_1347[5]),
        .O(\x_weight_0_2_reg_1386[6]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \x_weight_0_2_reg_1386[6]_i_7 
       (.I0(\x_weight_0_2_reg_1386[6]_i_3_n_3 ),
        .I1(\x_weight_0_2_reg_1386[6]_i_11_n_3 ),
        .I2(tmp_32_reg_1341[5]),
        .I3(tmp_34_reg_1352[5]),
        .I4(tmp_33_reg_1347[4]),
        .O(\x_weight_0_2_reg_1386[6]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \x_weight_0_2_reg_1386[6]_i_8 
       (.I0(\x_weight_0_2_reg_1386[6]_i_4_n_3 ),
        .I1(\x_weight_0_2_reg_1386[6]_i_12_n_3 ),
        .I2(tmp_32_reg_1341[4]),
        .I3(tmp_34_reg_1352[4]),
        .I4(tmp_33_reg_1347[3]),
        .O(\x_weight_0_2_reg_1386[6]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \x_weight_0_2_reg_1386[6]_i_9 
       (.I0(\x_weight_0_2_reg_1386[6]_i_5_n_3 ),
        .I1(\x_weight_0_2_reg_1386[6]_i_13_n_3 ),
        .I2(tmp_32_reg_1341[3]),
        .I3(tmp_34_reg_1352[3]),
        .I4(tmp_33_reg_1347[2]),
        .O(\x_weight_0_2_reg_1386[6]_i_9_n_3 ));
  FDRE \x_weight_0_2_reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\x_weight_0_2_reg_1386_reg[10]_i_1_n_8 ),
        .Q(x_weight_0_2_reg_1386[10]),
        .R(1'b0));
  CARRY4 \x_weight_0_2_reg_1386_reg[10]_i_1 
       (.CI(\x_weight_0_2_reg_1386_reg[6]_i_1_n_3 ),
        .CO({\NLW_x_weight_0_2_reg_1386_reg[10]_i_1_CO_UNCONNECTED [3:2],\x_weight_0_2_reg_1386_reg[10]_i_1_n_5 ,\x_weight_0_2_reg_1386_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_weight_0_2_reg_1386[10]_i_2_n_3 }),
        .O({\NLW_x_weight_0_2_reg_1386_reg[10]_i_1_O_UNCONNECTED [3],\x_weight_0_2_reg_1386_reg[10]_i_1_n_8 ,\x_weight_0_2_reg_1386_reg[10]_i_1_n_9 ,\x_weight_0_2_reg_1386_reg[10]_i_1_n_10 }),
        .S({1'b0,1'b1,\x_weight_0_2_reg_1386[10]_i_3_n_3 ,\x_weight_0_2_reg_1386[10]_i_4_n_3 }));
  FDRE \x_weight_0_2_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\x_weight_0_2_reg_1386_reg[6]_i_1_n_8 ),
        .Q(x_weight_0_2_reg_1386[6]),
        .R(1'b0));
  CARRY4 \x_weight_0_2_reg_1386_reg[6]_i_1 
       (.CI(\tmp_38_reg_1401_reg[0]_i_1_n_3 ),
        .CO({\x_weight_0_2_reg_1386_reg[6]_i_1_n_3 ,\x_weight_0_2_reg_1386_reg[6]_i_1_n_4 ,\x_weight_0_2_reg_1386_reg[6]_i_1_n_5 ,\x_weight_0_2_reg_1386_reg[6]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\x_weight_0_2_reg_1386[6]_i_2_n_3 ,\x_weight_0_2_reg_1386[6]_i_3_n_3 ,\x_weight_0_2_reg_1386[6]_i_4_n_3 ,\x_weight_0_2_reg_1386[6]_i_5_n_3 }),
        .O({\x_weight_0_2_reg_1386_reg[6]_i_1_n_7 ,\x_weight_0_2_reg_1386_reg[6]_i_1_n_8 ,\x_weight_0_2_reg_1386_reg[6]_i_1_n_9 ,\x_weight_0_2_reg_1386_reg[6]_i_1_n_10 }),
        .S({\x_weight_0_2_reg_1386[6]_i_6_n_3 ,\x_weight_0_2_reg_1386[6]_i_7_n_3 ,\x_weight_0_2_reg_1386[6]_i_8_n_3 ,\x_weight_0_2_reg_1386[6]_i_9_n_3 }));
  FDRE \x_weight_0_2_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\x_weight_0_2_reg_1386_reg[6]_i_1_n_7 ),
        .Q(x_weight_0_2_reg_1386[7]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\x_weight_0_2_reg_1386_reg[10]_i_1_n_10 ),
        .Q(x_weight_0_2_reg_1386[8]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(\x_weight_0_2_reg_1386_reg[10]_i_1_n_9 ),
        .Q(x_weight_0_2_reg_1386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[10]_i_10 
       (.I0(tmp_32_reg_1341[6]),
        .I1(tmp_34_reg_1352[6]),
        .O(\y_weight_1_2_reg_1391[10]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[10]_i_11 
       (.I0(tmp_32_reg_1341[5]),
        .I1(tmp_34_reg_1352[5]),
        .O(\y_weight_1_2_reg_1391[10]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[10]_i_12 
       (.I0(tmp_32_reg_1341[4]),
        .I1(tmp_34_reg_1352[4]),
        .O(\y_weight_1_2_reg_1391[10]_i_12_n_3 ));
  LUT3 #(
    .INIT(8'h28)) 
    \y_weight_1_2_reg_1391[10]_i_3 
       (.I0(\y_weight_1_2_reg_1391_reg[10]_i_7_n_6 ),
        .I1(tmp_35_reg_1303[7]),
        .I2(tmp_36_reg_1308[7]),
        .O(\y_weight_1_2_reg_1391[10]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_2_reg_1391[10]_i_4 
       (.I0(\y_weight_1_2_reg_1391_reg[10]_i_7_n_6 ),
        .I1(tmp_36_reg_1308[7]),
        .I2(tmp_35_reg_1303[7]),
        .O(\y_weight_1_2_reg_1391[10]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hDB)) 
    \y_weight_1_2_reg_1391[10]_i_5 
       (.I0(\y_weight_1_2_reg_1391_reg[10]_i_7_n_6 ),
        .I1(tmp_36_reg_1308[7]),
        .I2(tmp_35_reg_1303[7]),
        .O(\y_weight_1_2_reg_1391[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6996969669696996)) 
    \y_weight_1_2_reg_1391[10]_i_6 
       (.I0(\y_weight_1_2_reg_1391_reg[10]_i_7_n_6 ),
        .I1(tmp_36_reg_1308[7]),
        .I2(tmp_35_reg_1303[7]),
        .I3(y_weight_0_2_fu_858_p2[7]),
        .I4(tmp_35_reg_1303[6]),
        .I5(tmp_36_reg_1308[6]),
        .O(\y_weight_1_2_reg_1391[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[10]_i_9 
       (.I0(tmp_32_reg_1341[7]),
        .I1(tmp_34_reg_1352[7]),
        .O(\y_weight_1_2_reg_1391[10]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[3]_i_10 
       (.I0(tmp_32_reg_1341[1]),
        .I1(tmp_34_reg_1352[1]),
        .O(\y_weight_1_2_reg_1391[3]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[3]_i_11 
       (.I0(tmp_32_reg_1341[0]),
        .I1(tmp_34_reg_1352[0]),
        .O(\y_weight_1_2_reg_1391[3]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \y_weight_1_2_reg_1391[3]_i_2 
       (.I0(tmp_36_reg_1308[1]),
        .I1(tmp_35_reg_1303[1]),
        .I2(y_weight_0_2_fu_858_p2[2]),
        .O(\y_weight_1_2_reg_1391[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \y_weight_1_2_reg_1391[3]_i_3 
       (.I0(tmp_35_reg_1303[0]),
        .I1(tmp_36_reg_1308[0]),
        .O(\y_weight_1_2_reg_1391[3]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_weight_1_2_reg_1391[3]_i_5 
       (.I0(tmp_36_reg_1308[2]),
        .I1(tmp_35_reg_1303[2]),
        .I2(y_weight_0_2_fu_858_p2[3]),
        .I3(\y_weight_1_2_reg_1391[3]_i_2_n_3 ),
        .O(\y_weight_1_2_reg_1391[3]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_weight_1_2_reg_1391[3]_i_6 
       (.I0(tmp_36_reg_1308[1]),
        .I1(tmp_35_reg_1303[1]),
        .I2(y_weight_0_2_fu_858_p2[2]),
        .I3(\y_weight_1_2_reg_1391[3]_i_3_n_3 ),
        .O(\y_weight_1_2_reg_1391[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_1_2_reg_1391[3]_i_7 
       (.I0(tmp_35_reg_1303[0]),
        .I1(tmp_36_reg_1308[0]),
        .I2(y_weight_0_2_fu_858_p2[1]),
        .O(\y_weight_1_2_reg_1391[3]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[3]_i_8 
       (.I0(tmp_32_reg_1341[3]),
        .I1(tmp_34_reg_1352[3]),
        .O(\y_weight_1_2_reg_1391[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_1_2_reg_1391[3]_i_9 
       (.I0(tmp_32_reg_1341[2]),
        .I1(tmp_34_reg_1352[2]),
        .O(\y_weight_1_2_reg_1391[3]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \y_weight_1_2_reg_1391[7]_i_2 
       (.I0(tmp_36_reg_1308[5]),
        .I1(tmp_35_reg_1303[5]),
        .I2(y_weight_0_2_fu_858_p2[6]),
        .O(\y_weight_1_2_reg_1391[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \y_weight_1_2_reg_1391[7]_i_3 
       (.I0(tmp_36_reg_1308[4]),
        .I1(tmp_35_reg_1303[4]),
        .I2(y_weight_0_2_fu_858_p2[5]),
        .O(\y_weight_1_2_reg_1391[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \y_weight_1_2_reg_1391[7]_i_4 
       (.I0(tmp_36_reg_1308[3]),
        .I1(tmp_35_reg_1303[3]),
        .I2(y_weight_0_2_fu_858_p2[4]),
        .O(\y_weight_1_2_reg_1391[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \y_weight_1_2_reg_1391[7]_i_5 
       (.I0(tmp_36_reg_1308[2]),
        .I1(tmp_35_reg_1303[2]),
        .I2(y_weight_0_2_fu_858_p2[3]),
        .O(\y_weight_1_2_reg_1391[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_weight_1_2_reg_1391[7]_i_6 
       (.I0(\y_weight_1_2_reg_1391[7]_i_2_n_3 ),
        .I1(tmp_36_reg_1308[6]),
        .I2(tmp_35_reg_1303[6]),
        .I3(y_weight_0_2_fu_858_p2[7]),
        .O(\y_weight_1_2_reg_1391[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_weight_1_2_reg_1391[7]_i_7 
       (.I0(tmp_36_reg_1308[5]),
        .I1(tmp_35_reg_1303[5]),
        .I2(y_weight_0_2_fu_858_p2[6]),
        .I3(\y_weight_1_2_reg_1391[7]_i_3_n_3 ),
        .O(\y_weight_1_2_reg_1391[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_weight_1_2_reg_1391[7]_i_8 
       (.I0(tmp_36_reg_1308[4]),
        .I1(tmp_35_reg_1303[4]),
        .I2(y_weight_0_2_fu_858_p2[5]),
        .I3(\y_weight_1_2_reg_1391[7]_i_4_n_3 ),
        .O(\y_weight_1_2_reg_1391[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \y_weight_1_2_reg_1391[7]_i_9 
       (.I0(tmp_36_reg_1308[3]),
        .I1(tmp_35_reg_1303[3]),
        .I2(y_weight_0_2_fu_858_p2[4]),
        .I3(\y_weight_1_2_reg_1391[7]_i_5_n_3 ),
        .O(\y_weight_1_2_reg_1391[7]_i_9_n_3 ));
  FDRE \y_weight_1_2_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[0]),
        .Q(y_weight_1_2_reg_1391[0]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_1391_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[10]),
        .Q(y_weight_1_2_reg_1391[10]),
        .R(1'b0));
  CARRY4 \y_weight_1_2_reg_1391_reg[10]_i_2 
       (.CI(\y_weight_1_2_reg_1391_reg[7]_i_1_n_3 ),
        .CO({\NLW_y_weight_1_2_reg_1391_reg[10]_i_2_CO_UNCONNECTED [3:2],\y_weight_1_2_reg_1391_reg[10]_i_2_n_5 ,\y_weight_1_2_reg_1391_reg[10]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_weight_1_2_reg_1391[10]_i_3_n_3 ,\y_weight_1_2_reg_1391[10]_i_4_n_3 }),
        .O({\NLW_y_weight_1_2_reg_1391_reg[10]_i_2_O_UNCONNECTED [3],y_weight_1_2_fu_896_p2[10:8]}),
        .S({1'b0,1'b1,\y_weight_1_2_reg_1391[10]_i_5_n_3 ,\y_weight_1_2_reg_1391[10]_i_6_n_3 }));
  CARRY4 \y_weight_1_2_reg_1391_reg[10]_i_7 
       (.CI(\y_weight_1_2_reg_1391_reg[10]_i_8_n_3 ),
        .CO({\NLW_y_weight_1_2_reg_1391_reg[10]_i_7_CO_UNCONNECTED [3:1],\y_weight_1_2_reg_1391_reg[10]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_y_weight_1_2_reg_1391_reg[10]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \y_weight_1_2_reg_1391_reg[10]_i_8 
       (.CI(\y_weight_1_2_reg_1391_reg[3]_i_4_n_3 ),
        .CO({\y_weight_1_2_reg_1391_reg[10]_i_8_n_3 ,\y_weight_1_2_reg_1391_reg[10]_i_8_n_4 ,\y_weight_1_2_reg_1391_reg[10]_i_8_n_5 ,\y_weight_1_2_reg_1391_reg[10]_i_8_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_32_reg_1341[7:4]),
        .O(y_weight_0_2_fu_858_p2[7:4]),
        .S({\y_weight_1_2_reg_1391[10]_i_9_n_3 ,\y_weight_1_2_reg_1391[10]_i_10_n_3 ,\y_weight_1_2_reg_1391[10]_i_11_n_3 ,\y_weight_1_2_reg_1391[10]_i_12_n_3 }));
  FDRE \y_weight_1_2_reg_1391_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[1]),
        .Q(y_weight_1_2_reg_1391[1]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_1391_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[2]),
        .Q(y_weight_1_2_reg_1391[2]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_1391_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[3]),
        .Q(y_weight_1_2_reg_1391[3]),
        .R(1'b0));
  CARRY4 \y_weight_1_2_reg_1391_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\y_weight_1_2_reg_1391_reg[3]_i_1_n_3 ,\y_weight_1_2_reg_1391_reg[3]_i_1_n_4 ,\y_weight_1_2_reg_1391_reg[3]_i_1_n_5 ,\y_weight_1_2_reg_1391_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\y_weight_1_2_reg_1391[3]_i_2_n_3 ,\y_weight_1_2_reg_1391[3]_i_3_n_3 ,y_weight_0_2_fu_858_p2[1],1'b0}),
        .O(y_weight_1_2_fu_896_p2[3:0]),
        .S({\y_weight_1_2_reg_1391[3]_i_5_n_3 ,\y_weight_1_2_reg_1391[3]_i_6_n_3 ,\y_weight_1_2_reg_1391[3]_i_7_n_3 ,y_weight_0_2_fu_858_p2[0]}));
  CARRY4 \y_weight_1_2_reg_1391_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\y_weight_1_2_reg_1391_reg[3]_i_4_n_3 ,\y_weight_1_2_reg_1391_reg[3]_i_4_n_4 ,\y_weight_1_2_reg_1391_reg[3]_i_4_n_5 ,\y_weight_1_2_reg_1391_reg[3]_i_4_n_6 }),
        .CYINIT(1'b1),
        .DI(tmp_32_reg_1341[3:0]),
        .O(y_weight_0_2_fu_858_p2[3:0]),
        .S({\y_weight_1_2_reg_1391[3]_i_8_n_3 ,\y_weight_1_2_reg_1391[3]_i_9_n_3 ,\y_weight_1_2_reg_1391[3]_i_10_n_3 ,\y_weight_1_2_reg_1391[3]_i_11_n_3 }));
  FDRE \y_weight_1_2_reg_1391_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[4]),
        .Q(y_weight_1_2_reg_1391[4]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_1391_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[5]),
        .Q(y_weight_1_2_reg_1391[5]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_1391_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[6]),
        .Q(y_weight_1_2_reg_1391[6]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_1391_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[7]),
        .Q(y_weight_1_2_reg_1391[7]),
        .R(1'b0));
  CARRY4 \y_weight_1_2_reg_1391_reg[7]_i_1 
       (.CI(\y_weight_1_2_reg_1391_reg[3]_i_1_n_3 ),
        .CO({\y_weight_1_2_reg_1391_reg[7]_i_1_n_3 ,\y_weight_1_2_reg_1391_reg[7]_i_1_n_4 ,\y_weight_1_2_reg_1391_reg[7]_i_1_n_5 ,\y_weight_1_2_reg_1391_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\y_weight_1_2_reg_1391[7]_i_2_n_3 ,\y_weight_1_2_reg_1391[7]_i_3_n_3 ,\y_weight_1_2_reg_1391[7]_i_4_n_3 ,\y_weight_1_2_reg_1391[7]_i_5_n_3 }),
        .O(y_weight_1_2_fu_896_p2[7:4]),
        .S({\y_weight_1_2_reg_1391[7]_i_6_n_3 ,\y_weight_1_2_reg_1391[7]_i_7_n_3 ,\y_weight_1_2_reg_1391[7]_i_8_n_3 ,\y_weight_1_2_reg_1391[7]_i_9_n_3 }));
  FDRE \y_weight_1_2_reg_1391_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[8]),
        .Q(y_weight_1_2_reg_1391[8]),
        .R(1'b0));
  FDRE \y_weight_1_2_reg_1391_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter10),
        .D(y_weight_1_2_fu_896_p2[9]),
        .Q(y_weight_1_2_reg_1391[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_AXILiteS_s_axi
   (\i_reg_344_reg[1] ,
    \i_reg_344_reg[0] ,
    E,
    D,
    \ap_CS_fsm_reg[0] ,
    \tmp_7_reg_1188_reg[0] ,
    out,
    out_pix,
    inter_pix,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_RDATA,
    interrupt,
    \i_reg_344_reg[1]_0 ,
    i_1_reg_1135,
    Q,
    p_shl_cast_fu_430_p1,
    \rows_assign_reg_366_reg[10] ,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY);
  output \i_reg_344_reg[1] ;
  output \i_reg_344_reg[0] ;
  output [0:0]E;
  output [1:0]D;
  output \ap_CS_fsm_reg[0] ;
  output \tmp_7_reg_1188_reg[0] ;
  output [1:0]out;
  output [29:0]out_pix;
  output [31:0]inter_pix;
  output [2:0]s_axi_AXILiteS_BVALID;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input \i_reg_344_reg[1]_0 ;
  input [1:0]i_1_reg_1135;
  input [2:0]Q;
  input [0:0]p_shl_cast_fu_430_p1;
  input [10:0]\rows_assign_reg_366_reg[10] ;
  input s_axi_AXILiteS_ARVALID;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_3 ;
  wire \FSM_onehot_rstate[2]_i_1_n_3 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_3_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \FSM_onehot_wstate[2]_i_1_n_3 ;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_3_[0] ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:7]data0;
  wire [1:0]i_1_reg_1135;
  wire \i_reg_344_reg[0] ;
  wire \i_reg_344_reg[1] ;
  wire \i_reg_344_reg[1]_0 ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_idle;
  wire int_ap_idle_i_1_n_3;
  wire int_ap_ready;
  wire int_ap_ready_i_3_n_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_auto_restart_i_1_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire [31:0]int_inter_pix0;
  wire \int_inter_pix[31]_i_1_n_3 ;
  wire \int_inter_pix[31]_i_3_n_3 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire [31:0]int_out_pix0;
  wire \int_out_pix[31]_i_1_n_3 ;
  wire \int_out_pix_reg_n_3_[0] ;
  wire \int_out_pix_reg_n_3_[1] ;
  wire [31:0]inter_pix;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire [29:0]out_pix;
  wire p_0_in;
  wire p_1_in;
  wire [0:0]p_shl_cast_fu_430_p1;
  wire [31:4]rdata;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire [10:0]\rows_assign_reg_366_reg[10] ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  (* RTL_KEEP = "yes" *) wire [2:0]s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \tmp_7_reg_1188_reg[0] ;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;

  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RREADY),
        .I1(out[1]),
        .I2(out[0]),
        .I3(s_axi_AXILiteS_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(out[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_3 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_3 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .I4(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(s_axi_AXILiteS_BVALID[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[1]),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_BVALID[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_BVALID[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_BVALID[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0F44)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(Q[2]),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_start),
        .I2(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hCCCC0AAA)) 
    \i_reg_344[0]_i_1 
       (.I0(p_shl_cast_fu_430_p1),
        .I1(i_1_reg_1135[0]),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[1]),
        .O(\i_reg_344_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hCCCC0AAA)) 
    \i_reg_344[1]_i_1 
       (.I0(\i_reg_344_reg[1]_0 ),
        .I1(i_1_reg_1135[1]),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[1]),
        .O(\i_reg_344_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_done),
        .I1(int_ap_done_i_2_n_3),
        .I2(ar_hs),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(int_ap_idle_i_1_n_3));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_idle_i_1_n_3),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_ready_i_1
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[0] ),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_i_3_n_3),
        .I1(\rows_assign_reg_366_reg[10] [2]),
        .I2(\rows_assign_reg_366_reg[10] [1]),
        .I3(\rows_assign_reg_366_reg[10] [0]),
        .I4(\rows_assign_reg_366_reg[10] [10]),
        .I5(\tmp_7_reg_1188_reg[0] ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT3 #(
    .INIT(8'h7F)) 
    int_ap_ready_i_3
       (.I0(\rows_assign_reg_366_reg[10] [5]),
        .I1(\rows_assign_reg_366_reg[10] [4]),
        .I2(\rows_assign_reg_366_reg[10] [3]),
        .O(int_ap_ready_i_3_n_3));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\int_ier[1]_i_2_n_3 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(data0),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(data0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_3),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(s_axi_AXILiteS_BVALID[1]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_3_[1] ),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[0]),
        .O(int_inter_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[10]),
        .O(int_inter_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[11]),
        .O(int_inter_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[12]),
        .O(int_inter_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[13]),
        .O(int_inter_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[14]),
        .O(int_inter_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[15]),
        .O(int_inter_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[16]),
        .O(int_inter_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[17]),
        .O(int_inter_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[18]),
        .O(int_inter_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[19]),
        .O(int_inter_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[1]),
        .O(int_inter_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[20]),
        .O(int_inter_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[21]),
        .O(int_inter_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[22]),
        .O(int_inter_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(inter_pix[23]),
        .O(int_inter_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[24]),
        .O(int_inter_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[25]),
        .O(int_inter_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[26]),
        .O(int_inter_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[27]),
        .O(int_inter_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[28]),
        .O(int_inter_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[29]),
        .O(int_inter_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[2]),
        .O(int_inter_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[30]),
        .O(int_inter_pix0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_inter_pix[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_3 ),
        .O(\int_inter_pix[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(inter_pix[31]),
        .O(int_inter_pix0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_inter_pix[31]_i_3 
       (.I0(\waddr_reg_n_3_[0] ),
        .I1(\waddr_reg_n_3_[1] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(s_axi_AXILiteS_BVALID[1]),
        .I4(\waddr_reg_n_3_[4] ),
        .I5(\waddr_reg_n_3_[2] ),
        .O(\int_inter_pix[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[3]),
        .O(int_inter_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[4]),
        .O(int_inter_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[5]),
        .O(int_inter_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[6]),
        .O(int_inter_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(inter_pix[7]),
        .O(int_inter_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[8]),
        .O(int_inter_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(inter_pix[9]),
        .O(int_inter_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[0]),
        .Q(inter_pix[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[10]),
        .Q(inter_pix[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[11]),
        .Q(inter_pix[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[12]),
        .Q(inter_pix[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[13]),
        .Q(inter_pix[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[14]),
        .Q(inter_pix[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[15]),
        .Q(inter_pix[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[16]),
        .Q(inter_pix[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[17]),
        .Q(inter_pix[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[18]),
        .Q(inter_pix[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[19]),
        .Q(inter_pix[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[1]),
        .Q(inter_pix[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[20]),
        .Q(inter_pix[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[21]),
        .Q(inter_pix[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[22]),
        .Q(inter_pix[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[23]),
        .Q(inter_pix[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[24]),
        .Q(inter_pix[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[25]),
        .Q(inter_pix[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[26]),
        .Q(inter_pix[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[27]),
        .Q(inter_pix[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[28]),
        .Q(inter_pix[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[29]),
        .Q(inter_pix[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[2]),
        .Q(inter_pix[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[30]),
        .Q(inter_pix[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[31]),
        .Q(inter_pix[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[3]),
        .Q(inter_pix[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[4]),
        .Q(inter_pix[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[5]),
        .Q(inter_pix[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[6]),
        .Q(inter_pix[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[7]),
        .Q(inter_pix[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[8]),
        .Q(inter_pix[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[9]),
        .Q(inter_pix[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_3_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_3),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_3_[0] ),
        .O(int_out_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[8]),
        .O(int_out_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[9]),
        .O(int_out_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[10]),
        .O(int_out_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[11]),
        .O(int_out_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[12]),
        .O(int_out_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[13]),
        .O(int_out_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[14]),
        .O(int_out_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[15]),
        .O(int_out_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[16]),
        .O(int_out_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[17]),
        .O(int_out_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_3_[1] ),
        .O(int_out_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[18]),
        .O(int_out_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[19]),
        .O(int_out_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[20]),
        .O(int_out_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(out_pix[21]),
        .O(int_out_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[22]),
        .O(int_out_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[23]),
        .O(int_out_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[24]),
        .O(int_out_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[25]),
        .O(int_out_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[26]),
        .O(int_out_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[27]),
        .O(int_out_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[0]),
        .O(int_out_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[28]),
        .O(int_out_pix0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_out_pix[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_3 ),
        .O(\int_out_pix[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(out_pix[29]),
        .O(int_out_pix0[31]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[1]),
        .O(int_out_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[2]),
        .O(int_out_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[3]),
        .O(int_out_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[4]),
        .O(int_out_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(out_pix[5]),
        .O(int_out_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[6]),
        .O(int_out_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(out_pix[7]),
        .O(int_out_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[0]),
        .Q(\int_out_pix_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[10]),
        .Q(out_pix[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[11]),
        .Q(out_pix[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[12]),
        .Q(out_pix[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[13]),
        .Q(out_pix[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[14]),
        .Q(out_pix[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[15]),
        .Q(out_pix[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[16]),
        .Q(out_pix[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[17]),
        .Q(out_pix[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[18]),
        .Q(out_pix[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[19]),
        .Q(out_pix[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[1]),
        .Q(\int_out_pix_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[20]),
        .Q(out_pix[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[21]),
        .Q(out_pix[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[22]),
        .Q(out_pix[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[23]),
        .Q(out_pix[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[24]),
        .Q(out_pix[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[25]),
        .Q(out_pix[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[26]),
        .Q(out_pix[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[27]),
        .Q(out_pix[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[28]),
        .Q(out_pix[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[29]),
        .Q(out_pix[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[2]),
        .Q(out_pix[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[30]),
        .Q(out_pix[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[31]),
        .Q(out_pix[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[3]),
        .Q(out_pix[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[4]),
        .Q(out_pix[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[5]),
        .Q(out_pix[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[6]),
        .Q(out_pix[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[7]),
        .Q(out_pix[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[8]),
        .Q(out_pix[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[9]),
        .Q(out_pix[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_3),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_3_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\int_out_pix_reg_n_3_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(inter_pix[0]),
        .I4(\rdata[0]_i_2_n_3 ),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(int_gie_reg_n_3),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(out_pix[8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[10]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(out_pix[9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[11]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(out_pix[10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[12]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(out_pix[11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[13]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(out_pix[12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[14]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(out_pix[13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[15]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(out_pix[14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[16]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(out_pix[15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[17]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(out_pix[16]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[18]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(out_pix[17]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[19]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_3 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_out_pix_reg_n_3_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(inter_pix[1]),
        .O(\rdata[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(int_ap_done),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(p_0_in),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(out_pix[18]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[20]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(out_pix[19]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[21]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(out_pix[20]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[22]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(out_pix[21]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[23]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(out_pix[22]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[24]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(out_pix[23]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[25]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(out_pix[24]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[26]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(out_pix[25]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[27]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(out_pix[26]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[28]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(out_pix[27]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[29]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[2]_i_1 
       (.I0(out_pix[0]),
        .I1(inter_pix[2]),
        .I2(int_ap_idle),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(out_pix[28]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[30]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(out[0]),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(out_pix[29]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[31]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[3]_i_1 
       (.I0(out_pix[1]),
        .I1(inter_pix[3]),
        .I2(int_ap_ready),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(out_pix[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[4]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(out_pix[3]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[5]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(out_pix[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[6]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[7]_i_2 
       (.I0(out_pix[5]),
        .I1(inter_pix[7]),
        .I2(data0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(out_pix[6]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[8]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(out_pix[7]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(inter_pix[9]),
        .I5(\rdata[31]_i_3_n_3 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_cast_reg_1126[31]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(E));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_s_reg_1202[10]_i_2 
       (.I0(\rows_assign_reg_366_reg[10] [8]),
        .I1(\rows_assign_reg_366_reg[10] [6]),
        .I2(\rows_assign_reg_366_reg[10] [7]),
        .I3(\rows_assign_reg_366_reg[10] [9]),
        .O(\tmp_7_reg_1188_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_BVALID[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb
   (D,
    DOBDO,
    ap_clk,
    cache_0_ce0,
    cache_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    \gmem0_addr_1_read_reg_1333_reg[7] ,
    WEA,
    WEBWE);
  output [7:0]D;
  output [7:0]DOBDO;
  input ap_clk;
  input cache_0_ce0;
  input cache_0_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram_6 sobel_filter_cachbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .cache_0_ce0(cache_0_ce0),
        .cache_0_ce1(cache_0_ce1),
        .\gmem0_addr_1_read_reg_1333_reg[7] (\gmem0_addr_1_read_reg_1333_reg[7] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_cachbkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_0
   (D,
    DOBDO,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    cache_0_ce0,
    cache_0_ce1,
    Q,
    \gmem0_addr_1_read_reg_1333_reg[7] ,
    WEA,
    WEBWE,
    \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] ,
    \cols_assign_reg_377_reg[10] ,
    \j_2_reg_1247_reg[10] ,
    \ap_CS_fsm_reg[21] ,
    ap_enable_reg_pp1_iter0,
    \tmp_16_reg_1243_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    \cols_assign_cast_reg_1238_reg[10] ,
    \cache_0_addr_2_reg_1259_reg[10] ,
    \cols_assign_cast_reg_1238_reg[4] );
  output [7:0]D;
  output [7:0]DOBDO;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  input ap_clk;
  input cache_0_ce0;
  input cache_0_ce1;
  input [7:0]Q;
  input [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [10:0]\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] ;
  input [10:0]\cols_assign_reg_377_reg[10] ;
  input [10:0]\j_2_reg_1247_reg[10] ;
  input [1:0]\ap_CS_fsm_reg[21] ;
  input ap_enable_reg_pp1_iter0;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_enable_reg_pp1_iter1_reg;
  input [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  input [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  input \cols_assign_cast_reg_1238_reg[4] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [1:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  wire [10:0]\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] ;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  wire \cols_assign_cast_reg_1238_reg[4] ;
  wire [10:0]\cols_assign_reg_377_reg[10] ;
  wire [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;
  wire [10:0]\j_2_reg_1247_reg[10] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire \tmp_16_reg_1243_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram sobel_filter_cachbkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .\cache_0_addr_2_reg_1259_reg[10] (\cache_0_addr_2_reg_1259_reg[10] ),
        .\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] (\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] ),
        .cache_0_ce0(cache_0_ce0),
        .cache_0_ce1(cache_0_ce1),
        .\cols_assign_cast_reg_1238_reg[10] (\cols_assign_cast_reg_1238_reg[10] ),
        .\cols_assign_cast_reg_1238_reg[4] (\cols_assign_cast_reg_1238_reg[4] ),
        .\cols_assign_reg_377_reg[10] (\cols_assign_reg_377_reg[10] ),
        .\gmem0_addr_1_read_reg_1333_reg[7] (\gmem0_addr_1_read_reg_1333_reg[7] ),
        .\j_2_reg_1247_reg[10] (\j_2_reg_1247_reg[10] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram
   (D,
    DOBDO,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ap_clk,
    cache_0_ce0,
    cache_0_ce1,
    Q,
    \gmem0_addr_1_read_reg_1333_reg[7] ,
    WEA,
    WEBWE,
    \cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] ,
    \cols_assign_reg_377_reg[10] ,
    \j_2_reg_1247_reg[10] ,
    \ap_CS_fsm_reg[21] ,
    ap_enable_reg_pp1_iter0,
    \tmp_16_reg_1243_reg[0] ,
    ap_enable_reg_pp1_iter1_reg,
    \cols_assign_cast_reg_1238_reg[10] ,
    \cache_0_addr_2_reg_1259_reg[10] ,
    \cols_assign_cast_reg_1238_reg[4] );
  output [7:0]D;
  output [7:0]DOBDO;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  input ap_clk;
  input cache_0_ce0;
  input cache_0_ce1;
  input [7:0]Q;
  input [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [10:0]\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] ;
  input [10:0]\cols_assign_reg_377_reg[10] ;
  input [10:0]\j_2_reg_1247_reg[10] ;
  input [1:0]\ap_CS_fsm_reg[21] ;
  input ap_enable_reg_pp1_iter0;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_enable_reg_pp1_iter1_reg;
  input [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  input [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  input \cols_assign_cast_reg_1238_reg[4] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [1:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  wire [10:0]\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] ;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  wire \cols_assign_cast_reg_1238_reg[4] ;
  wire [10:0]\cols_assign_reg_377_reg[10] ;
  wire [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;
  wire [10:0]\j_2_reg_1247_reg[10] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_27__0_n_3;
  wire ram_reg_i_28_n_3;
  wire ram_reg_i_29_n_3;
  wire ram_reg_i_31_n_3;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gmem0_addr_1_read_reg_1333_reg[7] }),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(cache_0_ce0),
        .ENBWREN(cache_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_10
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [3]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [3]),
        .I4(\j_2_reg_1247_reg[10] [3]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_11
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [2]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [2]),
        .I4(\j_2_reg_1247_reg[10] [2]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_12
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [1]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [1]),
        .I4(\j_2_reg_1247_reg[10] [1]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_13
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [0]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [0]),
        .I4(\j_2_reg_1247_reg[10] [0]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    ram_reg_i_14__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [10]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [9]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [8]),
        .I3(ram_reg_2),
        .I4(ram_reg_i_31_n_3),
        .I5(\cache_0_addr_2_reg_1259_reg[10] [10]),
        .O(ADDRBWRADDR[10]));
  LUT6 #(
    .INIT(64'hFFA9A9A900A9A9A9)) 
    ram_reg_i_15__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [9]),
        .I1(ram_reg_2),
        .I2(\cols_assign_cast_reg_1238_reg[10] [8]),
        .I3(ap_enable_reg_pp1_iter1_reg),
        .I4(\ap_CS_fsm_reg[21] [0]),
        .I5(\cache_0_addr_2_reg_1259_reg[10] [9]),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'hF9990999)) 
    ram_reg_i_16__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [8]),
        .I1(ram_reg_2),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(\ap_CS_fsm_reg[21] [0]),
        .I4(\cache_0_addr_2_reg_1259_reg[10] [8]),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'hFFA9A9A900A9A9A9)) 
    ram_reg_i_17__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [7]),
        .I1(\cols_assign_cast_reg_1238_reg[4] ),
        .I2(\cols_assign_cast_reg_1238_reg[10] [6]),
        .I3(ap_enable_reg_pp1_iter1_reg),
        .I4(\ap_CS_fsm_reg[21] [0]),
        .I5(\cache_0_addr_2_reg_1259_reg[10] [7]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hF9990999)) 
    ram_reg_i_18__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [6]),
        .I1(\cols_assign_cast_reg_1238_reg[4] ),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(\ap_CS_fsm_reg[21] [0]),
        .I4(\cache_0_addr_2_reg_1259_reg[10] [6]),
        .O(ADDRBWRADDR[6]));
  LUT4 #(
    .INIT(16'hD515)) 
    ram_reg_i_19__0
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [5]),
        .O(ADDRBWRADDR[5]));
  LUT4 #(
    .INIT(16'hD515)) 
    ram_reg_i_20__0
       (.I0(ram_reg_0),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [4]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    ram_reg_i_21__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [3]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [2]),
        .I4(ram_reg_i_31_n_3),
        .I5(\cache_0_addr_2_reg_1259_reg[10] [3]),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hFFA9A9A900A9A9A9)) 
    ram_reg_i_22__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [2]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I3(ap_enable_reg_pp1_iter1_reg),
        .I4(\ap_CS_fsm_reg[21] [0]),
        .I5(\cache_0_addr_2_reg_1259_reg[10] [2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hF9990999)) 
    ram_reg_i_23__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(\ap_CS_fsm_reg[21] [0]),
        .I4(\cache_0_addr_2_reg_1259_reg[10] [1]),
        .O(ADDRBWRADDR[1]));
  LUT4 #(
    .INIT(16'hD515)) 
    ram_reg_i_24__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    ram_reg_i_27__0
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_27__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h40004040)) 
    ram_reg_i_28
       (.I0(\ap_CS_fsm_reg[21] [1]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\tmp_16_reg_1243_reg[0] ),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .O(ram_reg_i_28_n_3));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF200000)) 
    ram_reg_i_29
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(\tmp_16_reg_1243_reg[0] ),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\ap_CS_fsm_reg[21] [1]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_29_n_3));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_3
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [10]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [10]),
        .I4(\j_2_reg_1247_reg[10] [10]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[10]));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_30
       (.I0(\cols_assign_cast_reg_1238_reg[10] [6]),
        .I1(\cols_assign_cast_reg_1238_reg[4] ),
        .I2(\cols_assign_cast_reg_1238_reg[10] [7]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_31
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .O(ram_reg_i_31_n_3));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    ram_reg_i_33
       (.I0(\cols_assign_cast_reg_1238_reg[10] [4]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [2]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I4(\cols_assign_cast_reg_1238_reg[10] [3]),
        .I5(\cols_assign_cast_reg_1238_reg[10] [5]),
        .O(ram_reg_1));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    ram_reg_i_34
       (.I0(\cols_assign_cast_reg_1238_reg[10] [3]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [2]),
        .I4(\cols_assign_cast_reg_1238_reg[10] [4]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_4
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [9]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [9]),
        .I4(\j_2_reg_1247_reg[10] [9]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_5
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [8]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [8]),
        .I4(\j_2_reg_1247_reg[10] [8]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_6
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [7]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [7]),
        .I4(\j_2_reg_1247_reg[10] [7]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_7
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [6]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [6]),
        .I4(\j_2_reg_1247_reg[10] [6]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_8
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [5]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [5]),
        .I4(\j_2_reg_1247_reg[10] [5]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ram_reg_i_9
       (.I0(ram_reg_i_27__0_n_3),
        .I1(\cache_0_addr_reg_1159_pp0_iter1_reg_reg[10] [4]),
        .I2(ram_reg_i_28_n_3),
        .I3(\cols_assign_reg_377_reg[10] [4]),
        .I4(\j_2_reg_1247_reg[10] [4]),
        .I5(ram_reg_i_29_n_3),
        .O(ADDRARDADDR[4]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_cachbkb_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachbkb_ram_6
   (D,
    DOBDO,
    ap_clk,
    cache_0_ce0,
    cache_0_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    \gmem0_addr_1_read_reg_1333_reg[7] ,
    WEA,
    WEBWE);
  output [7:0]D;
  output [7:0]DOBDO;
  input ap_clk;
  input cache_0_ce0;
  input cache_0_ce1;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;
  input [0:0]WEA;
  input [0:0]WEBWE;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire [7:0]\gmem0_addr_1_read_reg_1333_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gmem0_addr_1_read_reg_1333_reg[7] }),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],D}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(cache_0_ce0),
        .ENBWREN(cache_0_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe
   (DOADO,
    DOBDO,
    S,
    \tmp19_reg_1417_reg[7] ,
    ap_clk,
    cache_0_ce1,
    cache_2_ce0,
    p_27_in,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA,
    tmp_34_0_2_t_reg_1231,
    mux_1_0,
    tmp_34_0_0_t_reg_1224,
    ram_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [3:0]S;
  output [3:0]\tmp19_reg_1417_reg[7] ;
  input ap_clk;
  input cache_0_ce1;
  input cache_2_ce0;
  input p_27_in;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;
  input [1:0]tmp_34_0_2_t_reg_1231;
  input [7:0]mux_1_0;
  input [0:0]tmp_34_0_0_t_reg_1224;
  input [7:0]ram_reg;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire cache_0_ce1;
  wire cache_2_ce0;
  wire [7:0]mux_1_0;
  wire p_27_in;
  wire [7:0]ram_reg;
  wire [3:0]\tmp19_reg_1417_reg[7] ;
  wire [0:0]tmp_34_0_0_t_reg_1224;
  wire [1:0]tmp_34_0_2_t_reg_1231;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram_5 sobel_filter_cachdEe_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .cache_0_ce1(cache_0_ce1),
        .cache_2_ce0(cache_2_ce0),
        .mux_1_0(mux_1_0),
        .p_27_in(p_27_in),
        .ram_reg_0(ram_reg),
        .\tmp19_reg_1417_reg[7] (\tmp19_reg_1417_reg[7] ),
        .tmp_34_0_0_t_reg_1224(tmp_34_0_0_t_reg_1224),
        .tmp_34_0_2_t_reg_1231(tmp_34_0_2_t_reg_1231));
endmodule

(* ORIG_REF_NAME = "sobel_filter_cachdEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_1
   (\tmp_39_reg_1406_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg,
    ram_reg_0,
    D,
    \tmp_37_reg_1396_reg[7] ,
    \tmp_43_reg_1411_reg[7] ,
    \tmp_36_reg_1308_reg[7] ,
    \tmp_35_reg_1303_reg[7] ,
    \tmp_32_reg_1341_reg[7] ,
    \tmp_34_reg_1352_reg[7] ,
    \tmp_33_reg_1347_reg[7] ,
    \tmp19_reg_1417_reg[8] ,
    \tmp20_reg_1422_reg[7] ,
    ap_clk,
    cache_0_ce1,
    cache_2_ce0,
    p_27_in,
    Q,
    WEA,
    \cols_assign_reg_377_reg[10] ,
    \j_2_reg_1247_reg[10] ,
    \cols_assign_cast_reg_1238_reg[10] ,
    \ap_CS_fsm_reg[21] ,
    \cols_assign_cast_reg_1238_reg[3] ,
    \cols_assign_cast_reg_1238_reg[4] ,
    \cols_assign_cast_reg_1238_reg[6] ,
    ap_enable_reg_pp1_iter1_reg,
    \tmp_16_reg_1243_reg[0] ,
    \cache_0_addr_2_reg_1259_reg[10] ,
    DOADO,
    tmp_34_0_0_t_reg_1224,
    \cache_1_load_2_reg_1365_reg[7] ,
    tmp_34_0_2_t_reg_1231,
    \cache_0_load_2_reg_1358_reg[7] ,
    DOBDO,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    tmp_14_reg_1193,
    S,
    \tmp_34_0_2_t_reg_1231_reg[1] );
  output [7:0]\tmp_39_reg_1406_reg[7] ;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output ram_reg;
  output ram_reg_0;
  output [7:0]D;
  output [7:0]\tmp_37_reg_1396_reg[7] ;
  output [7:0]\tmp_43_reg_1411_reg[7] ;
  output [7:0]\tmp_36_reg_1308_reg[7] ;
  output [7:0]\tmp_35_reg_1303_reg[7] ;
  output [7:0]\tmp_32_reg_1341_reg[7] ;
  output [7:0]\tmp_34_reg_1352_reg[7] ;
  output [7:0]\tmp_33_reg_1347_reg[7] ;
  output [8:0]\tmp19_reg_1417_reg[8] ;
  output [7:0]\tmp20_reg_1422_reg[7] ;
  input ap_clk;
  input cache_0_ce1;
  input cache_2_ce0;
  input p_27_in;
  input [7:0]Q;
  input [0:0]WEA;
  input [10:0]\cols_assign_reg_377_reg[10] ;
  input [10:0]\j_2_reg_1247_reg[10] ;
  input [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  input [1:0]\ap_CS_fsm_reg[21] ;
  input \cols_assign_cast_reg_1238_reg[3] ;
  input \cols_assign_cast_reg_1238_reg[4] ;
  input \cols_assign_cast_reg_1238_reg[6] ;
  input ap_enable_reg_pp1_iter1_reg;
  input \tmp_16_reg_1243_reg[0] ;
  input [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  input [7:0]DOADO;
  input [0:0]tmp_34_0_0_t_reg_1224;
  input [7:0]\cache_1_load_2_reg_1365_reg[7] ;
  input [1:0]tmp_34_0_2_t_reg_1231;
  input [7:0]\cache_0_load_2_reg_1358_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input [1:0]tmp_14_reg_1193;
  input [3:0]S;
  input [3:0]\tmp_34_0_2_t_reg_1231_reg[1] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire [1:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  wire cache_0_ce1;
  wire [7:0]\cache_0_load_2_reg_1358_reg[7] ;
  wire [7:0]\cache_1_load_2_reg_1365_reg[7] ;
  wire cache_2_ce0;
  wire [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  wire \cols_assign_cast_reg_1238_reg[3] ;
  wire \cols_assign_cast_reg_1238_reg[4] ;
  wire \cols_assign_cast_reg_1238_reg[6] ;
  wire [10:0]\cols_assign_reg_377_reg[10] ;
  wire [10:0]\j_2_reg_1247_reg[10] ;
  wire p_27_in;
  wire ram_reg;
  wire ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [8:0]\tmp19_reg_1417_reg[8] ;
  wire [7:0]\tmp20_reg_1422_reg[7] ;
  wire [1:0]tmp_14_reg_1193;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [7:0]\tmp_32_reg_1341_reg[7] ;
  wire [7:0]\tmp_33_reg_1347_reg[7] ;
  wire [0:0]tmp_34_0_0_t_reg_1224;
  wire [1:0]tmp_34_0_2_t_reg_1231;
  wire [3:0]\tmp_34_0_2_t_reg_1231_reg[1] ;
  wire [7:0]\tmp_34_reg_1352_reg[7] ;
  wire [7:0]\tmp_35_reg_1303_reg[7] ;
  wire [7:0]\tmp_36_reg_1308_reg[7] ;
  wire [7:0]\tmp_37_reg_1396_reg[7] ;
  wire [7:0]\tmp_39_reg_1406_reg[7] ;
  wire [7:0]\tmp_43_reg_1411_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram sobel_filter_cachdEe_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOADO(\tmp_39_reg_1406_reg[7] ),
        .DOBDO(DOBDO),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .\cache_0_addr_2_reg_1259_reg[10] (\cache_0_addr_2_reg_1259_reg[10] ),
        .cache_0_ce1(cache_0_ce1),
        .\cache_0_load_2_reg_1358_reg[7] (\cache_0_load_2_reg_1358_reg[7] ),
        .\cache_1_load_2_reg_1365_reg[7] (\cache_1_load_2_reg_1365_reg[7] ),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_cast_reg_1238_reg[10] (\cols_assign_cast_reg_1238_reg[10] ),
        .\cols_assign_cast_reg_1238_reg[3] (\cols_assign_cast_reg_1238_reg[3] ),
        .\cols_assign_cast_reg_1238_reg[4] (\cols_assign_cast_reg_1238_reg[4] ),
        .\cols_assign_cast_reg_1238_reg[6] (\cols_assign_cast_reg_1238_reg[6] ),
        .\cols_assign_reg_377_reg[10] (\cols_assign_reg_377_reg[10] ),
        .\j_2_reg_1247_reg[10] (\j_2_reg_1247_reg[10] ),
        .p_27_in(p_27_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(DOADO),
        .ram_reg_3(ram_reg_1),
        .ram_reg_4(ram_reg_2),
        .ram_reg_5(ram_reg_3),
        .ram_reg_6(ram_reg_4),
        .\tmp19_reg_1417_reg[8] (\tmp19_reg_1417_reg[8] ),
        .\tmp20_reg_1422_reg[7] (\tmp20_reg_1422_reg[7] ),
        .tmp_14_reg_1193(tmp_14_reg_1193),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg[0] ),
        .\tmp_32_reg_1341_reg[7] (\tmp_32_reg_1341_reg[7] ),
        .\tmp_33_reg_1347_reg[7] (\tmp_33_reg_1347_reg[7] ),
        .tmp_34_0_0_t_reg_1224(tmp_34_0_0_t_reg_1224),
        .tmp_34_0_2_t_reg_1231(tmp_34_0_2_t_reg_1231),
        .\tmp_34_0_2_t_reg_1231_reg[1] (\tmp_34_0_2_t_reg_1231_reg[1] ),
        .\tmp_34_reg_1352_reg[7] (\tmp_34_reg_1352_reg[7] ),
        .\tmp_35_reg_1303_reg[7] (\tmp_35_reg_1303_reg[7] ),
        .\tmp_36_reg_1308_reg[7] (\tmp_36_reg_1308_reg[7] ),
        .\tmp_37_reg_1396_reg[7] (\tmp_37_reg_1396_reg[7] ),
        .\tmp_43_reg_1411_reg[7] (\tmp_43_reg_1411_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram
   (DOADO,
    ADDRARDADDR,
    ADDRBWRADDR,
    ram_reg_0,
    ram_reg_1,
    D,
    \tmp_37_reg_1396_reg[7] ,
    \tmp_43_reg_1411_reg[7] ,
    \tmp_36_reg_1308_reg[7] ,
    \tmp_35_reg_1303_reg[7] ,
    \tmp_32_reg_1341_reg[7] ,
    \tmp_34_reg_1352_reg[7] ,
    \tmp_33_reg_1347_reg[7] ,
    \tmp19_reg_1417_reg[8] ,
    \tmp20_reg_1422_reg[7] ,
    ap_clk,
    cache_0_ce1,
    cache_2_ce0,
    p_27_in,
    Q,
    WEA,
    \cols_assign_reg_377_reg[10] ,
    \j_2_reg_1247_reg[10] ,
    \cols_assign_cast_reg_1238_reg[10] ,
    \ap_CS_fsm_reg[21] ,
    \cols_assign_cast_reg_1238_reg[3] ,
    \cols_assign_cast_reg_1238_reg[4] ,
    \cols_assign_cast_reg_1238_reg[6] ,
    ap_enable_reg_pp1_iter1_reg,
    \tmp_16_reg_1243_reg[0] ,
    \cache_0_addr_2_reg_1259_reg[10] ,
    ram_reg_2,
    tmp_34_0_0_t_reg_1224,
    \cache_1_load_2_reg_1365_reg[7] ,
    tmp_34_0_2_t_reg_1231,
    \cache_0_load_2_reg_1358_reg[7] ,
    DOBDO,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    tmp_14_reg_1193,
    S,
    \tmp_34_0_2_t_reg_1231_reg[1] );
  output [7:0]DOADO;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  output ram_reg_0;
  output ram_reg_1;
  output [7:0]D;
  output [7:0]\tmp_37_reg_1396_reg[7] ;
  output [7:0]\tmp_43_reg_1411_reg[7] ;
  output [7:0]\tmp_36_reg_1308_reg[7] ;
  output [7:0]\tmp_35_reg_1303_reg[7] ;
  output [7:0]\tmp_32_reg_1341_reg[7] ;
  output [7:0]\tmp_34_reg_1352_reg[7] ;
  output [7:0]\tmp_33_reg_1347_reg[7] ;
  output [8:0]\tmp19_reg_1417_reg[8] ;
  output [7:0]\tmp20_reg_1422_reg[7] ;
  input ap_clk;
  input cache_0_ce1;
  input cache_2_ce0;
  input p_27_in;
  input [7:0]Q;
  input [0:0]WEA;
  input [10:0]\cols_assign_reg_377_reg[10] ;
  input [10:0]\j_2_reg_1247_reg[10] ;
  input [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  input [1:0]\ap_CS_fsm_reg[21] ;
  input \cols_assign_cast_reg_1238_reg[3] ;
  input \cols_assign_cast_reg_1238_reg[4] ;
  input \cols_assign_cast_reg_1238_reg[6] ;
  input ap_enable_reg_pp1_iter1_reg;
  input \tmp_16_reg_1243_reg[0] ;
  input [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  input [7:0]ram_reg_2;
  input [0:0]tmp_34_0_0_t_reg_1224;
  input [7:0]\cache_1_load_2_reg_1365_reg[7] ;
  input [1:0]tmp_34_0_2_t_reg_1231;
  input [7:0]\cache_0_load_2_reg_1358_reg[7] ;
  input [7:0]DOBDO;
  input [7:0]ram_reg_3;
  input [7:0]ram_reg_4;
  input [7:0]ram_reg_5;
  input [7:0]ram_reg_6;
  input [1:0]tmp_14_reg_1193;
  input [3:0]S;
  input [3:0]\tmp_34_0_2_t_reg_1231_reg[1] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire [1:0]\ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire [10:0]\cache_0_addr_2_reg_1259_reg[10] ;
  wire cache_0_ce1;
  wire [7:0]\cache_0_load_2_reg_1358_reg[7] ;
  wire [7:0]\cache_1_load_2_reg_1365_reg[7] ;
  wire cache_2_ce0;
  wire [7:0]cache_3_q0;
  wire [10:0]\cols_assign_cast_reg_1238_reg[10] ;
  wire \cols_assign_cast_reg_1238_reg[3] ;
  wire \cols_assign_cast_reg_1238_reg[4] ;
  wire \cols_assign_cast_reg_1238_reg[6] ;
  wire [10:0]\cols_assign_reg_377_reg[10] ;
  wire [10:0]\j_2_reg_1247_reg[10] ;
  wire p_27_in;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire [7:0]ram_reg_4;
  wire [7:0]ram_reg_5;
  wire [7:0]ram_reg_6;
  wire ram_reg_i_28__0_n_3;
  wire ram_reg_i_29__0_n_3;
  wire ram_reg_i_30__0_n_3;
  wire ram_reg_i_31__0_n_3;
  wire ram_reg_i_32__0_n_3;
  wire \tmp19_reg_1417_reg[3]_i_1_n_3 ;
  wire \tmp19_reg_1417_reg[3]_i_1_n_4 ;
  wire \tmp19_reg_1417_reg[3]_i_1_n_5 ;
  wire \tmp19_reg_1417_reg[3]_i_1_n_6 ;
  wire \tmp19_reg_1417_reg[7]_i_1_n_3 ;
  wire \tmp19_reg_1417_reg[7]_i_1_n_4 ;
  wire \tmp19_reg_1417_reg[7]_i_1_n_5 ;
  wire \tmp19_reg_1417_reg[7]_i_1_n_6 ;
  wire [8:0]\tmp19_reg_1417_reg[8] ;
  wire \tmp20_reg_1422[3]_i_2_n_3 ;
  wire \tmp20_reg_1422[3]_i_3_n_3 ;
  wire \tmp20_reg_1422[3]_i_4_n_3 ;
  wire \tmp20_reg_1422[3]_i_5_n_3 ;
  wire \tmp20_reg_1422[7]_i_2_n_3 ;
  wire \tmp20_reg_1422[7]_i_3_n_3 ;
  wire \tmp20_reg_1422[7]_i_4_n_3 ;
  wire \tmp20_reg_1422[7]_i_5_n_3 ;
  wire \tmp20_reg_1422_reg[3]_i_1_n_3 ;
  wire \tmp20_reg_1422_reg[3]_i_1_n_4 ;
  wire \tmp20_reg_1422_reg[3]_i_1_n_5 ;
  wire \tmp20_reg_1422_reg[3]_i_1_n_6 ;
  wire [7:0]\tmp20_reg_1422_reg[7] ;
  wire \tmp20_reg_1422_reg[7]_i_1_n_4 ;
  wire \tmp20_reg_1422_reg[7]_i_1_n_5 ;
  wire \tmp20_reg_1422_reg[7]_i_1_n_6 ;
  wire [1:0]tmp_14_reg_1193;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [7:0]\tmp_32_reg_1341_reg[7] ;
  wire [7:0]\tmp_33_reg_1347_reg[7] ;
  wire [0:0]tmp_34_0_0_t_reg_1224;
  wire [1:0]tmp_34_0_2_t_reg_1231;
  wire [3:0]\tmp_34_0_2_t_reg_1231_reg[1] ;
  wire [7:0]\tmp_34_reg_1352_reg[7] ;
  wire [7:0]\tmp_35_reg_1303_reg[7] ;
  wire [7:0]\tmp_36_reg_1308_reg[7] ;
  wire [7:0]\tmp_37_reg_1396_reg[7] ;
  wire [7:0]\tmp_43_reg_1411_reg[7] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_tmp19_reg_1417_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp19_reg_1417_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp20_reg_1422_reg[7]_i_1_CO_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],cache_3_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(cache_0_ce1),
        .ENBWREN(cache_2_ce0),
        .REGCEAREGCE(p_27_in),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_10__0
       (.I0(\j_2_reg_1247_reg[10] [3]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [3]),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_11__0
       (.I0(\j_2_reg_1247_reg[10] [2]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_12__0
       (.I0(\j_2_reg_1247_reg[10] [1]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_13__0
       (.I0(\j_2_reg_1247_reg[10] [0]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_14
       (.I0(\cols_assign_reg_377_reg[10] [10]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [10]),
        .I3(ram_reg_i_28__0_n_3),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[10]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_15
       (.I0(\cols_assign_reg_377_reg[10] [9]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [9]),
        .I3(ram_reg_i_29__0_n_3),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'hFF0000FFB8B8B8B8)) 
    ram_reg_i_16
       (.I0(\cols_assign_reg_377_reg[10] [8]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [8]),
        .I3(\cols_assign_cast_reg_1238_reg[6] ),
        .I4(\cols_assign_cast_reg_1238_reg[10] [8]),
        .I5(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_17
       (.I0(\cols_assign_reg_377_reg[10] [7]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [7]),
        .I3(ram_reg_i_30__0_n_3),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hFF0000FFB8B8B8B8)) 
    ram_reg_i_18
       (.I0(\cols_assign_reg_377_reg[10] [6]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [6]),
        .I3(ram_reg_1),
        .I4(\cols_assign_cast_reg_1238_reg[10] [6]),
        .I5(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_19
       (.I0(\cols_assign_reg_377_reg[10] [5]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [5]),
        .I3(\cols_assign_cast_reg_1238_reg[4] ),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_20
       (.I0(\cols_assign_reg_377_reg[10] [4]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [4]),
        .I3(\cols_assign_cast_reg_1238_reg[3] ),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_21
       (.I0(\cols_assign_reg_377_reg[10] [3]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [3]),
        .I3(ram_reg_i_31__0_n_3),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_22
       (.I0(\cols_assign_reg_377_reg[10] [2]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [2]),
        .I3(ram_reg_i_32__0_n_3),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hFF0000FFB8B8B8B8)) 
    ram_reg_i_23
       (.I0(\cols_assign_reg_377_reg[10] [1]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [1]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I4(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I5(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'h00FFB8B8)) 
    ram_reg_i_24
       (.I0(\cols_assign_reg_377_reg[10] [0]),
        .I1(ram_reg_0),
        .I2(\j_2_reg_1247_reg[10] [0]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I4(\ap_CS_fsm_reg[21] [1]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_27
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(\tmp_16_reg_1243_reg[0] ),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    ram_reg_i_28__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [6]),
        .I1(ram_reg_1),
        .I2(\cols_assign_cast_reg_1238_reg[10] [7]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [8]),
        .I4(\cols_assign_cast_reg_1238_reg[10] [9]),
        .I5(\cols_assign_cast_reg_1238_reg[10] [10]),
        .O(ram_reg_i_28__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    ram_reg_i_29__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [8]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [6]),
        .I2(ram_reg_1),
        .I3(\cols_assign_cast_reg_1238_reg[10] [7]),
        .I4(\cols_assign_cast_reg_1238_reg[10] [9]),
        .O(ram_reg_i_29__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_i_30__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [6]),
        .I1(ram_reg_1),
        .I2(\cols_assign_cast_reg_1238_reg[10] [7]),
        .O(ram_reg_i_30__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    ram_reg_i_31__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [2]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [3]),
        .O(ram_reg_i_31__0_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_32
       (.I0(\cols_assign_cast_reg_1238_reg[10] [4]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [2]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I3(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I4(\cols_assign_cast_reg_1238_reg[10] [3]),
        .I5(\cols_assign_cast_reg_1238_reg[10] [5]),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    ram_reg_i_32__0
       (.I0(\cols_assign_cast_reg_1238_reg[10] [1]),
        .I1(\cols_assign_cast_reg_1238_reg[10] [0]),
        .I2(\cols_assign_cast_reg_1238_reg[10] [2]),
        .O(ram_reg_i_32__0_n_3));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_3__0
       (.I0(\j_2_reg_1247_reg[10] [10]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [10]),
        .O(ADDRARDADDR[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_4__0
       (.I0(\j_2_reg_1247_reg[10] [9]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [9]),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_5__0
       (.I0(\j_2_reg_1247_reg[10] [8]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [8]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_6__0
       (.I0(\j_2_reg_1247_reg[10] [7]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [7]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_7__0
       (.I0(\j_2_reg_1247_reg[10] [6]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [6]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_8__0
       (.I0(\j_2_reg_1247_reg[10] [5]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [5]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    ram_reg_i_9__0
       (.I0(\j_2_reg_1247_reg[10] [4]),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(\ap_CS_fsm_reg[21] [0]),
        .I3(\cache_0_addr_2_reg_1259_reg[10] [4]),
        .O(ADDRARDADDR[4]));
  CARRY4 \tmp19_reg_1417_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp19_reg_1417_reg[3]_i_1_n_3 ,\tmp19_reg_1417_reg[3]_i_1_n_4 ,\tmp19_reg_1417_reg[3]_i_1_n_5 ,\tmp19_reg_1417_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\tmp_43_reg_1411_reg[7] [3:0]),
        .O(\tmp19_reg_1417_reg[8] [3:0]),
        .S(S));
  CARRY4 \tmp19_reg_1417_reg[7]_i_1 
       (.CI(\tmp19_reg_1417_reg[3]_i_1_n_3 ),
        .CO({\tmp19_reg_1417_reg[7]_i_1_n_3 ,\tmp19_reg_1417_reg[7]_i_1_n_4 ,\tmp19_reg_1417_reg[7]_i_1_n_5 ,\tmp19_reg_1417_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(\tmp_43_reg_1411_reg[7] [7:4]),
        .O(\tmp19_reg_1417_reg[8] [7:4]),
        .S(\tmp_34_0_2_t_reg_1231_reg[1] ));
  CARRY4 \tmp19_reg_1417_reg[8]_i_1 
       (.CI(\tmp19_reg_1417_reg[7]_i_1_n_3 ),
        .CO({\NLW_tmp19_reg_1417_reg[8]_i_1_CO_UNCONNECTED [3:1],\tmp19_reg_1417_reg[8] [8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp19_reg_1417_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp20_reg_1422[3]_i_2 
       (.I0(D[2]),
        .I1(\tmp_37_reg_1396_reg[7] [3]),
        .O(\tmp20_reg_1422[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp20_reg_1422[3]_i_3 
       (.I0(D[1]),
        .I1(\tmp_37_reg_1396_reg[7] [2]),
        .O(\tmp20_reg_1422[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp20_reg_1422[3]_i_4 
       (.I0(D[0]),
        .I1(\tmp_37_reg_1396_reg[7] [1]),
        .O(\tmp20_reg_1422[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp20_reg_1422[3]_i_5 
       (.I0(DOADO[0]),
        .I1(ram_reg_2[0]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [0]),
        .O(\tmp20_reg_1422[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp20_reg_1422[7]_i_2 
       (.I0(D[6]),
        .I1(\tmp_37_reg_1396_reg[7] [7]),
        .O(\tmp20_reg_1422[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp20_reg_1422[7]_i_3 
       (.I0(D[5]),
        .I1(\tmp_37_reg_1396_reg[7] [6]),
        .O(\tmp20_reg_1422[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp20_reg_1422[7]_i_4 
       (.I0(D[4]),
        .I1(\tmp_37_reg_1396_reg[7] [5]),
        .O(\tmp20_reg_1422[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp20_reg_1422[7]_i_5 
       (.I0(D[3]),
        .I1(\tmp_37_reg_1396_reg[7] [4]),
        .O(\tmp20_reg_1422[7]_i_5_n_3 ));
  CARRY4 \tmp20_reg_1422_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp20_reg_1422_reg[3]_i_1_n_3 ,\tmp20_reg_1422_reg[3]_i_1_n_4 ,\tmp20_reg_1422_reg[3]_i_1_n_5 ,\tmp20_reg_1422_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({D[2:0],1'b0}),
        .O(\tmp20_reg_1422_reg[7] [3:0]),
        .S({\tmp20_reg_1422[3]_i_2_n_3 ,\tmp20_reg_1422[3]_i_3_n_3 ,\tmp20_reg_1422[3]_i_4_n_3 ,\tmp20_reg_1422[3]_i_5_n_3 }));
  CARRY4 \tmp20_reg_1422_reg[7]_i_1 
       (.CI(\tmp20_reg_1422_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp20_reg_1422_reg[7]_i_1_CO_UNCONNECTED [3],\tmp20_reg_1422_reg[7]_i_1_n_4 ,\tmp20_reg_1422_reg[7]_i_1_n_5 ,\tmp20_reg_1422_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,D[5:3]}),
        .O(\tmp20_reg_1422_reg[7] [7:4]),
        .S({\tmp20_reg_1422[7]_i_2_n_3 ,\tmp20_reg_1422[7]_i_3_n_3 ,\tmp20_reg_1422[7]_i_4_n_3 ,\tmp20_reg_1422[7]_i_5_n_3 }));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[0]_i_1 
       (.I0(cache_3_q0[0]),
        .I1(DOBDO[0]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[0]),
        .O(\tmp_32_reg_1341_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[1]_i_1 
       (.I0(cache_3_q0[1]),
        .I1(DOBDO[1]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[1]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[1]),
        .O(\tmp_32_reg_1341_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[2]_i_1 
       (.I0(cache_3_q0[2]),
        .I1(DOBDO[2]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[2]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[2]),
        .O(\tmp_32_reg_1341_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[3]_i_1 
       (.I0(cache_3_q0[3]),
        .I1(DOBDO[3]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[3]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[3]),
        .O(\tmp_32_reg_1341_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[4]_i_1 
       (.I0(cache_3_q0[4]),
        .I1(DOBDO[4]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[4]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[4]),
        .O(\tmp_32_reg_1341_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[5]_i_1 
       (.I0(cache_3_q0[5]),
        .I1(DOBDO[5]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[5]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[5]),
        .O(\tmp_32_reg_1341_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[6]_i_1 
       (.I0(cache_3_q0[6]),
        .I1(DOBDO[6]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[6]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[6]),
        .O(\tmp_32_reg_1341_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_32_reg_1341[7]_i_1 
       (.I0(cache_3_q0[7]),
        .I1(DOBDO[7]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_5[7]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[7]),
        .O(\tmp_32_reg_1341_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[0]_i_1 
       (.I0(cache_3_q0[0]),
        .I1(DOBDO[0]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[0]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[0]),
        .O(\tmp_33_reg_1347_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[1]_i_1 
       (.I0(cache_3_q0[1]),
        .I1(DOBDO[1]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[1]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[1]),
        .O(\tmp_33_reg_1347_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[2]_i_1 
       (.I0(cache_3_q0[2]),
        .I1(DOBDO[2]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[2]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[2]),
        .O(\tmp_33_reg_1347_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[3]_i_1 
       (.I0(cache_3_q0[3]),
        .I1(DOBDO[3]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[3]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[3]),
        .O(\tmp_33_reg_1347_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[4]_i_1 
       (.I0(cache_3_q0[4]),
        .I1(DOBDO[4]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[4]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[4]),
        .O(\tmp_33_reg_1347_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[5]_i_1 
       (.I0(cache_3_q0[5]),
        .I1(DOBDO[5]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[5]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[5]),
        .O(\tmp_33_reg_1347_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[6]_i_1 
       (.I0(cache_3_q0[6]),
        .I1(DOBDO[6]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[6]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[6]),
        .O(\tmp_33_reg_1347_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_33_reg_1347[7]_i_1 
       (.I0(cache_3_q0[7]),
        .I1(DOBDO[7]),
        .I2(tmp_14_reg_1193[1]),
        .I3(ram_reg_5[7]),
        .I4(tmp_14_reg_1193[0]),
        .I5(ram_reg_6[7]),
        .O(\tmp_33_reg_1347_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[0]_i_1 
       (.I0(cache_3_q0[0]),
        .I1(DOBDO[0]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[0]),
        .O(\tmp_34_reg_1352_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[1]_i_1 
       (.I0(cache_3_q0[1]),
        .I1(DOBDO[1]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[1]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[1]),
        .O(\tmp_34_reg_1352_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[2]_i_1 
       (.I0(cache_3_q0[2]),
        .I1(DOBDO[2]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[2]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[2]),
        .O(\tmp_34_reg_1352_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[3]_i_1 
       (.I0(cache_3_q0[3]),
        .I1(DOBDO[3]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[3]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[3]),
        .O(\tmp_34_reg_1352_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[4]_i_1 
       (.I0(cache_3_q0[4]),
        .I1(DOBDO[4]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[4]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[4]),
        .O(\tmp_34_reg_1352_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[5]_i_1 
       (.I0(cache_3_q0[5]),
        .I1(DOBDO[5]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[5]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[5]),
        .O(\tmp_34_reg_1352_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[6]_i_1 
       (.I0(cache_3_q0[6]),
        .I1(DOBDO[6]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[6]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[6]),
        .O(\tmp_34_reg_1352_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_34_reg_1352[7]_i_1 
       (.I0(cache_3_q0[7]),
        .I1(DOBDO[7]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_5[7]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_6[7]),
        .O(\tmp_34_reg_1352_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[0]_i_1 
       (.I0(cache_3_q0[0]),
        .I1(DOBDO[0]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[0]),
        .O(\tmp_35_reg_1303_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[1]_i_1 
       (.I0(cache_3_q0[1]),
        .I1(DOBDO[1]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[1]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[1]),
        .O(\tmp_35_reg_1303_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[2]_i_1 
       (.I0(cache_3_q0[2]),
        .I1(DOBDO[2]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[2]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[2]),
        .O(\tmp_35_reg_1303_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[3]_i_1 
       (.I0(cache_3_q0[3]),
        .I1(DOBDO[3]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[3]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[3]),
        .O(\tmp_35_reg_1303_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[4]_i_1 
       (.I0(cache_3_q0[4]),
        .I1(DOBDO[4]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[4]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[4]),
        .O(\tmp_35_reg_1303_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[5]_i_1 
       (.I0(cache_3_q0[5]),
        .I1(DOBDO[5]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[5]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[5]),
        .O(\tmp_35_reg_1303_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[6]_i_1 
       (.I0(cache_3_q0[6]),
        .I1(DOBDO[6]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[6]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[6]),
        .O(\tmp_35_reg_1303_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_35_reg_1303[7]_i_2 
       (.I0(cache_3_q0[7]),
        .I1(DOBDO[7]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(ram_reg_3[7]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[7]),
        .O(\tmp_35_reg_1303_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[0]_i_1 
       (.I0(cache_3_q0[0]),
        .I1(DOBDO[0]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[0]),
        .O(\tmp_36_reg_1308_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[1]_i_1 
       (.I0(cache_3_q0[1]),
        .I1(DOBDO[1]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[1]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[1]),
        .O(\tmp_36_reg_1308_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[2]_i_1 
       (.I0(cache_3_q0[2]),
        .I1(DOBDO[2]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[2]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[2]),
        .O(\tmp_36_reg_1308_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[3]_i_1 
       (.I0(cache_3_q0[3]),
        .I1(DOBDO[3]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[3]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[3]),
        .O(\tmp_36_reg_1308_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[4]_i_1 
       (.I0(cache_3_q0[4]),
        .I1(DOBDO[4]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[4]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[4]),
        .O(\tmp_36_reg_1308_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[5]_i_1 
       (.I0(cache_3_q0[5]),
        .I1(DOBDO[5]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[5]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[5]),
        .O(\tmp_36_reg_1308_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[6]_i_1 
       (.I0(cache_3_q0[6]),
        .I1(DOBDO[6]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[6]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[6]),
        .O(\tmp_36_reg_1308_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_36_reg_1308[7]_i_1 
       (.I0(cache_3_q0[7]),
        .I1(DOBDO[7]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(ram_reg_3[7]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_4[7]),
        .O(\tmp_36_reg_1308_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[0]_i_1 
       (.I0(DOADO[0]),
        .I1(ram_reg_2[0]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [0]),
        .O(\tmp_37_reg_1396_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[1]_i_1 
       (.I0(DOADO[1]),
        .I1(ram_reg_2[1]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [1]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [1]),
        .O(\tmp_37_reg_1396_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[2]_i_1 
       (.I0(DOADO[2]),
        .I1(ram_reg_2[2]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [2]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [2]),
        .O(\tmp_37_reg_1396_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[3]_i_1 
       (.I0(DOADO[3]),
        .I1(ram_reg_2[3]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [3]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [3]),
        .O(\tmp_37_reg_1396_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[4]_i_1 
       (.I0(DOADO[4]),
        .I1(ram_reg_2[4]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [4]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [4]),
        .O(\tmp_37_reg_1396_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[5]_i_1 
       (.I0(DOADO[5]),
        .I1(ram_reg_2[5]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [5]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [5]),
        .O(\tmp_37_reg_1396_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[6]_i_1 
       (.I0(DOADO[6]),
        .I1(ram_reg_2[6]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [6]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [6]),
        .O(\tmp_37_reg_1396_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_37_reg_1396[7]_i_1 
       (.I0(DOADO[7]),
        .I1(ram_reg_2[7]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(\cache_1_load_2_reg_1365_reg[7] [7]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [7]),
        .O(\tmp_37_reg_1396_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[0]_i_1 
       (.I0(DOADO[0]),
        .I1(ram_reg_2[0]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [0]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[1]_i_1 
       (.I0(DOADO[1]),
        .I1(ram_reg_2[1]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [1]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[2]_i_1 
       (.I0(DOADO[2]),
        .I1(ram_reg_2[2]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [2]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[3]_i_1 
       (.I0(DOADO[3]),
        .I1(ram_reg_2[3]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [3]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[4]_i_1 
       (.I0(DOADO[4]),
        .I1(ram_reg_2[4]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [4]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[5]_i_1 
       (.I0(DOADO[5]),
        .I1(ram_reg_2[5]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [5]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[6]_i_1 
       (.I0(DOADO[6]),
        .I1(ram_reg_2[6]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [6]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_39_reg_1406[7]_i_1 
       (.I0(DOADO[7]),
        .I1(ram_reg_2[7]),
        .I2(tmp_14_reg_1193[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [7]),
        .I4(tmp_14_reg_1193[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[0]_i_1 
       (.I0(DOADO[0]),
        .I1(ram_reg_2[0]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [0]),
        .O(\tmp_43_reg_1411_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[1]_i_1 
       (.I0(DOADO[1]),
        .I1(ram_reg_2[1]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [1]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [1]),
        .O(\tmp_43_reg_1411_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[2]_i_1 
       (.I0(DOADO[2]),
        .I1(ram_reg_2[2]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [2]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [2]),
        .O(\tmp_43_reg_1411_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[3]_i_1 
       (.I0(DOADO[3]),
        .I1(ram_reg_2[3]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [3]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [3]),
        .O(\tmp_43_reg_1411_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[4]_i_1 
       (.I0(DOADO[4]),
        .I1(ram_reg_2[4]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [4]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [4]),
        .O(\tmp_43_reg_1411_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[5]_i_1 
       (.I0(DOADO[5]),
        .I1(ram_reg_2[5]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [5]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [5]),
        .O(\tmp_43_reg_1411_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[6]_i_1 
       (.I0(DOADO[6]),
        .I1(ram_reg_2[6]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [6]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [6]),
        .O(\tmp_43_reg_1411_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_43_reg_1411[7]_i_1 
       (.I0(DOADO[7]),
        .I1(ram_reg_2[7]),
        .I2(tmp_34_0_2_t_reg_1231[1]),
        .I3(\cache_1_load_2_reg_1365_reg[7] [7]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(\cache_0_load_2_reg_1358_reg[7] [7]),
        .O(\tmp_43_reg_1411_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_cachdEe_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_cachdEe_ram_5
   (DOADO,
    DOBDO,
    S,
    \tmp19_reg_1417_reg[7] ,
    ap_clk,
    cache_0_ce1,
    cache_2_ce0,
    p_27_in,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA,
    tmp_34_0_2_t_reg_1231,
    mux_1_0,
    tmp_34_0_0_t_reg_1224,
    ram_reg_0);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [3:0]S;
  output [3:0]\tmp19_reg_1417_reg[7] ;
  input ap_clk;
  input cache_0_ce1;
  input cache_2_ce0;
  input p_27_in;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;
  input [1:0]tmp_34_0_2_t_reg_1231;
  input [7:0]mux_1_0;
  input [0:0]tmp_34_0_0_t_reg_1224;
  input [7:0]ram_reg_0;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire cache_0_ce1;
  wire cache_2_ce0;
  wire [7:0]mux_1_0;
  wire p_27_in;
  wire [7:0]ram_reg_0;
  wire [3:0]\tmp19_reg_1417_reg[7] ;
  wire [0:0]tmp_34_0_0_t_reg_1224;
  wire [1:0]tmp_34_0_2_t_reg_1231;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(cache_0_ce1),
        .ENBWREN(cache_2_ce0),
        .REGCEAREGCE(p_27_in),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[3]_i_2 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[3]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[3]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[3]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[3]_i_3 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[2]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[2]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[2]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[3]_i_4 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[1]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[1]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[3]_i_5 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[0]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[0]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[7]_i_2 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[7]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[7]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[7]),
        .O(\tmp19_reg_1417_reg[7] [3]));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[7]_i_3 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[6]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[6]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[6]),
        .O(\tmp19_reg_1417_reg[7] [2]));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[7]_i_4 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[5]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[5]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[5]),
        .O(\tmp19_reg_1417_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1212124848481248)) 
    \tmp19_reg_1417[7]_i_5 
       (.I0(tmp_34_0_2_t_reg_1231[1]),
        .I1(mux_1_0[4]),
        .I2(tmp_34_0_0_t_reg_1224),
        .I3(DOADO[4]),
        .I4(tmp_34_0_2_t_reg_1231[0]),
        .I5(ram_reg_0[4]),
        .O(\tmp19_reg_1417_reg[7] [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi
   (ap_enable_reg_pp0_iter1_reg,
    I_RVALID,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_NS_fsm,
    ap_rst_n_inv,
    ap_enable_reg_pp0_iter0_reg,
    E,
    \j_reg_355_reg[0] ,
    SR,
    \gmem0_addr_read_reg_1169_reg[0] ,
    cache_0_ce0,
    WEA,
    ram_reg,
    cache_0_ce1,
    \val_reg_1457_reg[0] ,
    \y_weight_1_2_reg_1391_reg[10] ,
    \gmem0_addr_1_read_reg_1333_reg[0] ,
    m_axi_gmem0_RREADY,
    ap_enable_reg_pp1_iter2_reg,
    m_axi_gmem0_ARADDR,
    ARLEN,
    I_RDATA,
    m_axi_gmem0_ARVALID,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    \j_reg_355_reg[5] ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_CS_fsm_state9,
    \cols_assign_reg_377_reg[7] ,
    \j_2_reg_1247_reg[7] ,
    ap_enable_reg_pp1_iter1_reg_1,
    Q,
    \ap_CS_fsm_reg[21] ,
    \tmp_16_reg_1243_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1_reg_2,
    p_shl_cast_fu_430_p1,
    \i_reg_344_reg[1] ,
    ap_reg_ioackin_gmem0_ARREADY,
    cache_2_ce0,
    \cond_reg_1140_reg[0] ,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter2_reg_0,
    p_27_in,
    tmp_25_fu_1048_p2,
    or_cond2_reg_1253_pp1_iter2_reg,
    \gmem0_addr_1_reg_1214_reg[31] ,
    \gmem0_addr_reg_1144_reg[31] ,
    m_axi_gmem0_RVALID,
    ap_enable_reg_pp1_iter2,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_ARREADY);
  output ap_enable_reg_pp0_iter1_reg;
  output I_RVALID;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output ap_enable_reg_pp1_iter1_reg_0;
  output [4:0]ap_NS_fsm;
  output ap_rst_n_inv;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]E;
  output [0:0]\j_reg_355_reg[0] ;
  output [0:0]SR;
  output [0:0]\gmem0_addr_read_reg_1169_reg[0] ;
  output cache_0_ce0;
  output [0:0]WEA;
  output [0:0]ram_reg;
  output cache_0_ce1;
  output [0:0]\val_reg_1457_reg[0] ;
  output [0:0]\y_weight_1_2_reg_1391_reg[10] ;
  output [0:0]\gmem0_addr_1_read_reg_1333_reg[0] ;
  output m_axi_gmem0_RREADY;
  output ap_enable_reg_pp1_iter2_reg;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]ARLEN;
  output [7:0]I_RDATA;
  output m_axi_gmem0_ARVALID;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \j_reg_355_reg[5] ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_CS_fsm_state9;
  input \cols_assign_reg_377_reg[7] ;
  input \j_2_reg_1247_reg[7] ;
  input ap_enable_reg_pp1_iter1_reg_1;
  input [0:0]Q;
  input [6:0]\ap_CS_fsm_reg[21] ;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1_reg_2;
  input [0:0]p_shl_cast_fu_430_p1;
  input \i_reg_344_reg[1] ;
  input ap_reg_ioackin_gmem0_ARREADY;
  input cache_2_ce0;
  input \cond_reg_1140_reg[0] ;
  input ap_enable_reg_pp1_iter0_reg;
  input ap_enable_reg_pp1_iter2_reg_0;
  input p_27_in;
  input [5:0]tmp_25_fu_1048_p2;
  input or_cond2_reg_1253_pp1_iter2_reg;
  input [31:0]\gmem0_addr_1_reg_1214_reg[31] ;
  input [31:0]\gmem0_addr_reg_1144_reg[31] ;
  input m_axi_gmem0_RVALID;
  input ap_enable_reg_pp1_iter2;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_ARREADY;

  wire [3:0]ARLEN;
  wire [32:0]D;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire I_RVALID;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [6:0]\ap_CS_fsm_reg[21] ;
  wire ap_CS_fsm_state9;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter1_reg_2;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire cache_2_ce0;
  wire \cols_assign_reg_377_reg[7] ;
  wire \cond_reg_1140_reg[0] ;
  wire [0:0]\gmem0_addr_1_read_reg_1333_reg[0] ;
  wire [31:0]\gmem0_addr_1_reg_1214_reg[31] ;
  wire [0:0]\gmem0_addr_read_reg_1169_reg[0] ;
  wire [31:0]\gmem0_addr_reg_1144_reg[31] ;
  wire \i_reg_344_reg[1] ;
  wire \j_2_reg_1247_reg[7] ;
  wire [0:0]\j_reg_355_reg[0] ;
  wire \j_reg_355_reg[5] ;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire or_cond2_reg_1253_pp1_iter2_reg;
  wire p_27_in;
  wire [0:0]p_shl_cast_fu_430_p1;
  wire [0:0]ram_reg;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [5:0]tmp_25_fu_1048_p2;
  wire [0:0]\val_reg_1457_reg[0] ;
  wire [0:0]\y_weight_1_2_reg_1391_reg[10] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read bus_read
       (.ARLEN(ARLEN),
        .D(D),
        .E(E),
        .I_RDATA(I_RDATA),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEA(WEA),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter1_reg_2(ap_enable_reg_pp1_iter1_reg_2),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_enable_reg_pp1_iter2_reg_0(ap_enable_reg_pp1_iter2_reg_0),
        .ap_reg_ioackin_gmem0_ARREADY(ap_reg_ioackin_gmem0_ARREADY),
        .ap_rst_n(ap_rst_n),
        .cache_0_ce0(cache_0_ce0),
        .cache_0_ce1(cache_0_ce1),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_reg_377_reg[7] (\cols_assign_reg_377_reg[7] ),
        .\cond_reg_1140_reg[0] (\cond_reg_1140_reg[0] ),
        .\gmem0_addr_1_read_reg_1333_reg[0] (\gmem0_addr_1_read_reg_1333_reg[0] ),
        .\gmem0_addr_1_reg_1214_reg[31] (\gmem0_addr_1_reg_1214_reg[31] ),
        .\gmem0_addr_read_reg_1169_reg[0] (\gmem0_addr_read_reg_1169_reg[0] ),
        .\gmem0_addr_reg_1144_reg[31] (\gmem0_addr_reg_1144_reg[31] ),
        .\i_reg_344_reg[1] (\i_reg_344_reg[1] ),
        .\j_2_reg_1247_reg[7] (\j_2_reg_1247_reg[7] ),
        .\j_reg_355_reg[0] (\j_reg_355_reg[0] ),
        .\j_reg_355_reg[0]_0 (SR),
        .\j_reg_355_reg[5] (\j_reg_355_reg[5] ),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .or_cond2_reg_1253_pp1_iter2_reg(or_cond2_reg_1253_pp1_iter2_reg),
        .p_27_in(p_27_in),
        .p_shl_cast_fu_430_p1(p_shl_cast_fu_430_p1),
        .ram_reg(ram_reg),
        .rdata_valid(I_RVALID),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg[0] ),
        .tmp_25_fu_1048_p2(tmp_25_fu_1048_p2),
        .\val_reg_1457_reg[0] (\val_reg_1457_reg[0] ),
        .\y_weight_1_2_reg_1391_reg[10] (\y_weight_1_2_reg_1391_reg[10] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0
   (m_axi_gmem0_RREADY,
    beat_valid,
    SR,
    S,
    Q,
    \usedw_reg[7]_0 ,
    DI,
    \bus_wide_gen.data_buf_reg[8] ,
    empty_n_reg_0,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf01_in ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \q_reg[11] ,
    \bus_wide_gen.data_buf1__0 ,
    \usedw_reg[5]_0 );
  output m_axi_gmem0_RREADY;
  output beat_valid;
  output [0:0]SR;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]DI;
  output \bus_wide_gen.data_buf_reg[8] ;
  output [32:0]empty_n_reg_0;
  output \bus_wide_gen.data_buf_reg[9] ;
  output \bus_wide_gen.data_buf_reg[10] ;
  output \bus_wide_gen.data_buf_reg[11] ;
  output \bus_wide_gen.data_buf_reg[12] ;
  output \bus_wide_gen.data_buf_reg[13] ;
  output \bus_wide_gen.data_buf_reg[14] ;
  output \bus_wide_gen.data_buf_reg[15] ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\q_reg[11] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]\usedw_reg[5]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[34]_i_2_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_i_1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3__0_n_3;
  wire [32:0]empty_n_reg_0;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_3_n_3;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10_n_3;
  wire mem_reg_i_11_n_3;
  wire mem_reg_i_12_n_3;
  wire mem_reg_i_13_n_3;
  wire mem_reg_i_14_n_3;
  wire mem_reg_i_9_n_3;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [1:0]\q_reg[11] ;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_3;
  wire \usedw[0]_i_1_n_3 ;
  wire \usedw[7]_i_1_n_3 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[5]_i_1_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr[7]_i_3_n_3 ;
  wire \waddr[7]_i_4_n_3 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(empty_n_reg_0[0]),
        .I1(empty_n_reg_0[16]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[24]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(empty_n_reg_0[18]),
        .I1(empty_n_reg_0[26]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[10] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(empty_n_reg_0[19]),
        .I1(empty_n_reg_0[27]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[11] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(empty_n_reg_0[20]),
        .I1(empty_n_reg_0[28]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[12] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(empty_n_reg_0[21]),
        .I1(empty_n_reg_0[29]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[13] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(empty_n_reg_0[22]),
        .I1(empty_n_reg_0[30]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[14] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(empty_n_reg_0[23]),
        .I1(empty_n_reg_0[31]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[15] ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(empty_n_reg_0[1]),
        .I1(empty_n_reg_0[17]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[25]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(empty_n_reg_0[2]),
        .I1(empty_n_reg_0[18]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[26]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(empty_n_reg_0[3]),
        .I1(empty_n_reg_0[19]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[27]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(empty_n_reg_0[4]),
        .I1(empty_n_reg_0[20]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[28]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(empty_n_reg_0[5]),
        .I1(empty_n_reg_0[21]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[29]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(empty_n_reg_0[6]),
        .I1(empty_n_reg_0[22]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[30]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(empty_n_reg_0[7]),
        .I1(empty_n_reg_0[23]),
        .I2(\q_reg[11] [0]),
        .I3(empty_n_reg_0[31]),
        .I4(\q_reg[11] [1]),
        .I5(empty_n_reg_0[15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(empty_n_reg_0[16]),
        .I1(empty_n_reg_0[24]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(empty_n_reg_0[17]),
        .I1(empty_n_reg_0[25]),
        .I2(\q_reg[11] [1]),
        .I3(empty_n_reg_0[9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\q_reg[11] [0]),
        .O(\bus_wide_gen.data_buf_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_3),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(empty_n_reg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(empty_n_reg_0[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(empty_n_reg_0[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(empty_n_reg_0[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(empty_n_reg_0[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(empty_n_reg_0[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(empty_n_reg_0[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(empty_n_reg_0[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(empty_n_reg_0[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(empty_n_reg_0[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(empty_n_reg_0[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(empty_n_reg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(empty_n_reg_0[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(empty_n_reg_0[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(empty_n_reg_0[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(empty_n_reg_0[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(empty_n_reg_0[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(empty_n_reg_0[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(empty_n_reg_0[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(empty_n_reg_0[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(empty_n_reg_0[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(empty_n_reg_0[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(empty_n_reg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(empty_n_reg_0[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(empty_n_reg_0[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_3 ),
        .Q(empty_n_reg_0[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(empty_n_reg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(empty_n_reg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(empty_n_reg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(empty_n_reg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(empty_n_reg_0[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(empty_n_reg_0[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(empty_n_reg_0[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_3),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_3),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_3),
        .I1(Q[4]),
        .I2(empty_n_i_3__0_n_3),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem0_RVALID),
        .I3(m_axi_gmem0_RREADY),
        .I4(pop),
        .O(full_n_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .I4(full_n_i_3_n_3),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(m_axi_gmem0_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_35,mem_reg_n_36}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem0_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_3),
        .I3(mem_reg_i_10_n_3),
        .I4(pop),
        .I5(mem_reg_i_11_n_3),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_3));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_3),
        .O(mem_reg_i_12_n_3));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_3));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_3),
        .I3(mem_reg_i_10_n_3),
        .I4(pop),
        .I5(mem_reg_i_11_n_3),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_3),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13_n_3),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4
       (.I0(mem_reg_i_12_n_3),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_3),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5
       (.I0(mem_reg_i_12_n_3),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_3),
        .I3(mem_reg_i_10_n_3),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem0_RVALID),
        .I1(m_axi_gmem0_RREADY),
        .I2(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2_n_3),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(m_axi_gmem0_RREADY),
        .I3(m_axi_gmem0_RVALID),
        .I4(usedw_reg__0[6]),
        .I5(usedw_reg__0[7]),
        .O(show_ahead_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .I2(pop),
        .O(\usedw[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem0_RREADY),
        .I1(m_axi_gmem0_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_3 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_3 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.len_cnt_reg[0] ,
    \bus_wide_gen.last_split ,
    D,
    \bus_wide_gen.data_buf1__0 ,
    in,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    pout17_out,
    push,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[24] ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    \dout_buf_reg[23] ,
    Q,
    \dout_buf_reg[34] ,
    \dout_buf_reg[22] ,
    \dout_buf_reg[21] ,
    \dout_buf_reg[20] ,
    \dout_buf_reg[19] ,
    \dout_buf_reg[18] ,
    \dout_buf_reg[17] ,
    \dout_buf_reg[16] ,
    \bus_wide_gen.data_buf01_in ,
    \sect_len_buf_reg[9] ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    beat_valid,
    empty_n_reg_0,
    data_vld_reg_0,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.data_buf_reg[24]_0 ,
    \bus_wide_gen.data_buf_reg[25] ,
    \bus_wide_gen.data_buf_reg[26] ,
    \bus_wide_gen.data_buf_reg[27] ,
    \bus_wide_gen.data_buf_reg[28] ,
    \bus_wide_gen.data_buf_reg[29] ,
    \bus_wide_gen.data_buf_reg[30] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.len_cnt_reg[1] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.sect_handling_reg ,
    fifo_rctl_ready,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1] ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_0 );
  output fifo_burst_ready;
  output \bus_wide_gen.data_buf_reg[31] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  output \bus_wide_gen.last_split ;
  output [23:0]D;
  output \bus_wide_gen.data_buf1__0 ;
  output [3:0]in;
  output \could_multi_bursts.arlen_buf_reg[3] ;
  output \could_multi_bursts.arlen_buf_reg[3]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output pout17_out;
  output push;
  output [1:0]\bus_wide_gen.data_buf_reg[23] ;
  output \bus_wide_gen.data_buf_reg[24] ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \dout_buf_reg[23] ;
  input [15:0]Q;
  input [32:0]\dout_buf_reg[34] ;
  input \dout_buf_reg[22] ;
  input \dout_buf_reg[21] ;
  input \dout_buf_reg[20] ;
  input \dout_buf_reg[19] ;
  input \dout_buf_reg[18] ;
  input \dout_buf_reg[17] ;
  input \dout_buf_reg[16] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input [9:0]\sect_len_buf_reg[9] ;
  input \sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input beat_valid;
  input empty_n_reg_0;
  input data_vld_reg_0;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input \bus_wide_gen.data_buf_reg[24]_0 ;
  input \bus_wide_gen.data_buf_reg[25] ;
  input \bus_wide_gen.data_buf_reg[26] ;
  input \bus_wide_gen.data_buf_reg[27] ;
  input \bus_wide_gen.data_buf_reg[28] ;
  input \bus_wide_gen.data_buf_reg[29] ;
  input \bus_wide_gen.data_buf_reg[30] ;
  input \bus_wide_gen.data_buf_reg[31]_0 ;
  input \bus_wide_gen.len_cnt_reg[1] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem0_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [1:0]\sect_addr_buf_reg[1] ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;

  wire [23:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_3 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.data_buf_reg[24]_0 ;
  wire \bus_wide_gen.data_buf_reg[25] ;
  wire \bus_wide_gen.data_buf_reg[26] ;
  wire \bus_wide_gen.data_buf_reg[27] ;
  wire \bus_wide_gen.data_buf_reg[28] ;
  wire \bus_wide_gen.data_buf_reg[29] ;
  wire \bus_wide_gen.data_buf_reg[30] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__1 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1_n_3;
  wire data_vld_reg_0;
  wire data_vld_reg_n_3;
  wire \dout_buf_reg[16] ;
  wire \dout_buf_reg[17] ;
  wire \dout_buf_reg[18] ;
  wire \dout_buf_reg[19] ;
  wire \dout_buf_reg[20] ;
  wire \dout_buf_reg[21] ;
  wire \dout_buf_reg[22] ;
  wire \dout_buf_reg[23] ;
  wire [32:0]\dout_buf_reg[34] ;
  wire empty_n_i_3_n_3;
  wire empty_n_i_4_n_3;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2_n_3;
  wire [3:0]in;
  wire m_axi_gmem0_ARREADY;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire p_27_in_1;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire \q_reg_n_3_[0] ;
  wire \q_reg_n_3_[1] ;
  wire \q_reg_n_3_[2] ;
  wire \q_reg_n_3_[3] ;
  wire rdata_ack_t;
  wire [1:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[18] ),
        .I3(Q[10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[19] ),
        .I3(Q[11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[20] ),
        .I3(Q[12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[21] ),
        .I3(Q[13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[22] ),
        .I3(Q[14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[23] ),
        .I3(Q[15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_3 ),
        .I1(p_27_in_1),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.split_cnt__1 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in_1),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_3 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.data_buf_reg[23] [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[1] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[24]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [16]),
        .I4(\dout_buf_reg[34] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[25] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [17]),
        .I4(\dout_buf_reg[34] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[26] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [18]),
        .I4(\dout_buf_reg[34] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[27] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [19]),
        .I4(\dout_buf_reg[34] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[28] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [20]),
        .I4(\dout_buf_reg[34] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[29] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [21]),
        .I4(\dout_buf_reg[34] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[30] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [22]),
        .I4(\dout_buf_reg[34] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.data_buf_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[31]_0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .I3(\dout_buf_reg[34] [23]),
        .I4(\dout_buf_reg[34] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_3 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(p_27_in_1),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.data_buf_reg[23] [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf_reg[23] [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[23] [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(p_27_in_1));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_3 ),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I4(\dout_buf_reg[34] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[16] ),
        .I3(Q[8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\dout_buf_reg[17] ),
        .I3(Q[9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_3 ),
        .I5(\dout_buf_reg[34] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(\bus_wide_gen.split_cnt__1 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ),
        .I2(\bus_wide_gen.split_cnt__1 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ),
        .I2(\bus_wide_gen.split_cnt__1 [1]),
        .I3(\bus_wide_gen.split_cnt__1 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[23] [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .O(\bus_wide_gen.split_cnt__1 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\bus_wide_gen.data_buf_reg[23] [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[1] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ),
        .O(\bus_wide_gen.split_cnt__1 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9] [8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I2(\sect_len_buf_reg[9] [7]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\could_multi_bursts.arlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[9] [4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.arlen_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(empty_n_i_3_n_3),
        .I5(empty_n_i_4_n_3),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I1(\q_reg_n_3_[2] ),
        .I2(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I3(\q_reg_n_3_[1] ),
        .O(empty_n_i_3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_3_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I2(\q_reg_n_3_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I5(\bus_wide_gen.len_cnt_reg[7] [5]),
        .O(empty_n_i_4_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_3),
        .I2(pop0),
        .I3(data_vld_reg_n_3),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_3),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(m_axi_gmem0_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(fifo_rctl_ready),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [0]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1] [1]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[0] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] ),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[1] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[2] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(push),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] [32]),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .I5(data_vld_reg_0),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg_n_3_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\bus_wide_gen.data_buf_reg[23] [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg_n_3_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg_n_3_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    invalid_len_event_reg,
    \align_len_reg[7] ,
    \end_addr_buf_reg[31] ,
    \end_addr_buf_reg[31]_0 ,
    invalid_len_event0,
    E,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    \sect_cnt_reg[18] ,
    p_20_in,
    rreq_handling_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_1 ,
    \data_p1_reg[31] );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [2:0]S;
  output [35:0]invalid_len_event_reg;
  output [0:0]\align_len_reg[7] ;
  output [3:0]\end_addr_buf_reg[31] ;
  output [2:0]\end_addr_buf_reg[31]_0 ;
  output invalid_len_event0;
  output [0:0]E;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [19:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [0:0]\sect_cnt_reg[18] ;
  input p_20_in;
  input rreq_handling_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_1 ;
  input [31:0]\data_p1_reg[31] ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]\data_p1_reg[31] ;
  wire data_vld_i_1__0_n_3;
  wire data_vld_reg_n_3;
  wire [3:0]\end_addr_buf_reg[31] ;
  wire [2:0]\end_addr_buf_reg[31]_0 ;
  wire [19:0]\end_addr_buf_reg[31]_1 ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__2_n_3;
  wire full_n_i_2__0_n_3;
  wire invalid_len_event0;
  wire [35:0]invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][30]_srl5_n_3 ;
  wire \mem_reg[4][31]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]\state_reg[0] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(invalid_len_event_reg[35]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(invalid_len_event_reg[34]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(invalid_len_event_reg[33]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[7]_i_1 
       (.I0(invalid_len_event_reg[32]),
        .O(\align_len_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_20_in),
        .I4(rreq_handling_reg),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_3),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_3),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__2_n_3));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__0
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(full_n_i_2__0_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_reg[32]),
        .I1(invalid_len_event_reg[33]),
        .I2(invalid_len_event_reg[34]),
        .I3(invalid_len_event_reg[35]),
        .I4(fifo_rreq_valid),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(\end_addr_buf_reg[31]_1 [18]),
        .I2(\end_addr_buf_reg[31]_1 [19]),
        .I3(\sect_cnt_reg[19] [19]),
        .O(\end_addr_buf_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(\end_addr_buf_reg[31]_1 [16]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_1 [15]),
        .I4(\end_addr_buf_reg[31]_1 [17]),
        .I5(\sect_cnt_reg[19] [17]),
        .O(\end_addr_buf_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(\end_addr_buf_reg[31]_1 [13]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_1 [12]),
        .I4(\end_addr_buf_reg[31]_1 [14]),
        .I5(\sect_cnt_reg[19] [14]),
        .O(\end_addr_buf_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(\end_addr_buf_reg[31]_1 [10]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_1 [9]),
        .I4(\end_addr_buf_reg[31]_1 [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\end_addr_buf_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(\end_addr_buf_reg[31]_1 [7]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31]_1 [6]),
        .I4(\end_addr_buf_reg[31]_1 [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(\end_addr_buf_reg[31]_1 [4]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_1 [3]),
        .I4(\end_addr_buf_reg[31]_1 [5]),
        .I5(\sect_cnt_reg[19] [5]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31]_1 [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_1 [0]),
        .I4(\end_addr_buf_reg[31]_1 [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [30]),
        .Q(\mem_reg[4][30]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [31]),
        .Q(\mem_reg[4][31]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[2] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(invalid_len_event_reg[0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(invalid_len_event_reg[10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(invalid_len_event_reg[11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(invalid_len_event_reg[12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(invalid_len_event_reg[13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(invalid_len_event_reg[14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(invalid_len_event_reg[15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(invalid_len_event_reg[16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(invalid_len_event_reg[17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(invalid_len_event_reg[18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(invalid_len_event_reg[19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(invalid_len_event_reg[1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(invalid_len_event_reg[20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(invalid_len_event_reg[21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(invalid_len_event_reg[22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(invalid_len_event_reg[23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(invalid_len_event_reg[24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(invalid_len_event_reg[25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(invalid_len_event_reg[26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(invalid_len_event_reg[27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(invalid_len_event_reg[28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(invalid_len_event_reg[29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(invalid_len_event_reg[2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_3 ),
        .Q(invalid_len_event_reg[30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_3 ),
        .Q(invalid_len_event_reg[31]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(invalid_len_event_reg[32]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(invalid_len_event_reg[3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(invalid_len_event_reg[33]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(invalid_len_event_reg[34]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(invalid_len_event_reg[35]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(invalid_len_event_reg[4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(invalid_len_event_reg[5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(invalid_len_event_reg[6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(invalid_len_event_reg[7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(invalid_len_event_reg[8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(invalid_len_event_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(rreq_handling_reg),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(fifo_rreq_valid),
        .I3(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \could_multi_bursts.loop_cnt_reg[0] ,
    p_20_in,
    \sect_addr_buf_reg[0] ,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.len_cnt_reg[0] ,
    E,
    pop0,
    rreq_handling_reg,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.sect_handling_reg_0 ,
    rreq_handling_reg_0,
    Q,
    \sect_cnt_reg[18] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0]_0 ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem0_ARREADY,
    invalid_len_event_reg2,
    push,
    pout17_out,
    beat_valid,
    \dout_buf_reg[34] ,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.len_cnt_reg[3] ,
    fifo_rreq_valid,
    fifo_burst_ready,
    invalid_len_event,
    fifo_rreq_valid_buf_reg);
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  output p_20_in;
  output [0:0]\sect_addr_buf_reg[0] ;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \sect_end_buf_reg[1] ;
  output \sect_end_buf_reg[0] ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [0:0]E;
  output pop0;
  output rreq_handling_reg;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input rreq_handling_reg_0;
  input [1:0]Q;
  input [0:0]\sect_cnt_reg[18] ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0]_0 ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input invalid_len_event_reg2;
  input push;
  input pout17_out;
  input beat_valid;
  input [0:0]\dout_buf_reg[34] ;
  input \bus_wide_gen.last_split ;
  input [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  input fifo_rreq_valid;
  input fifo_burst_ready;
  input invalid_len_event;
  input fifo_rreq_valid_buf_reg;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld1;
  wire data_vld_i_1__1_n_3;
  wire data_vld_reg_0;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_3;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2__1_n_3;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem0_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout[3]_i_1_n_3 ;
  wire \pout[3]_i_2_n_3 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[0]_0 ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[3] [1]),
        .I1(\bus_wide_gen.len_cnt_reg[3] [0]),
        .I2(\bus_wide_gen.len_cnt_reg[3] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[3] [2]),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__1
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_3),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__0
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_rreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__1_n_3),
        .I4(p_10_in),
        .O(full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__1_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[0]_i_1_n_3 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[1]_i_1_n_3 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[2]_i_1_n_3 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[3]_i_2_n_3 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(\sect_cnt_reg[18] ),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid_buf_reg),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(Q[0]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0]_0 ),
        .O(\sect_end_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[1]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_read
   (ap_enable_reg_pp0_iter1_reg,
    rdata_valid,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_NS_fsm,
    SR,
    ap_enable_reg_pp0_iter0_reg,
    E,
    \j_reg_355_reg[0] ,
    \j_reg_355_reg[0]_0 ,
    \gmem0_addr_read_reg_1169_reg[0] ,
    cache_0_ce0,
    WEA,
    ram_reg,
    cache_0_ce1,
    \val_reg_1457_reg[0] ,
    \y_weight_1_2_reg_1391_reg[10] ,
    \gmem0_addr_1_read_reg_1333_reg[0] ,
    m_axi_gmem0_RREADY,
    ap_enable_reg_pp1_iter2_reg,
    m_axi_gmem0_ARADDR,
    ARLEN,
    I_RDATA,
    m_axi_gmem0_ARVALID,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    \j_reg_355_reg[5] ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_CS_fsm_state9,
    \cols_assign_reg_377_reg[7] ,
    \j_2_reg_1247_reg[7] ,
    ap_enable_reg_pp1_iter1_reg_1,
    Q,
    \ap_CS_fsm_reg[21] ,
    \tmp_16_reg_1243_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1_reg_2,
    p_shl_cast_fu_430_p1,
    \i_reg_344_reg[1] ,
    ap_reg_ioackin_gmem0_ARREADY,
    cache_2_ce0,
    \cond_reg_1140_reg[0] ,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter2_reg_0,
    p_27_in,
    tmp_25_fu_1048_p2,
    or_cond2_reg_1253_pp1_iter2_reg,
    \gmem0_addr_1_reg_1214_reg[31] ,
    \gmem0_addr_reg_1144_reg[31] ,
    m_axi_gmem0_RVALID,
    ap_enable_reg_pp1_iter2,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_ARREADY);
  output ap_enable_reg_pp0_iter1_reg;
  output rdata_valid;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output ap_enable_reg_pp1_iter1_reg_0;
  output [4:0]ap_NS_fsm;
  output [0:0]SR;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]E;
  output [0:0]\j_reg_355_reg[0] ;
  output [0:0]\j_reg_355_reg[0]_0 ;
  output [0:0]\gmem0_addr_read_reg_1169_reg[0] ;
  output cache_0_ce0;
  output [0:0]WEA;
  output [0:0]ram_reg;
  output cache_0_ce1;
  output [0:0]\val_reg_1457_reg[0] ;
  output [0:0]\y_weight_1_2_reg_1391_reg[10] ;
  output [0:0]\gmem0_addr_1_read_reg_1333_reg[0] ;
  output m_axi_gmem0_RREADY;
  output ap_enable_reg_pp1_iter2_reg;
  output [29:0]m_axi_gmem0_ARADDR;
  output [3:0]ARLEN;
  output [7:0]I_RDATA;
  output m_axi_gmem0_ARVALID;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \j_reg_355_reg[5] ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_CS_fsm_state9;
  input \cols_assign_reg_377_reg[7] ;
  input \j_2_reg_1247_reg[7] ;
  input ap_enable_reg_pp1_iter1_reg_1;
  input [0:0]Q;
  input [6:0]\ap_CS_fsm_reg[21] ;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1_reg_2;
  input [0:0]p_shl_cast_fu_430_p1;
  input \i_reg_344_reg[1] ;
  input ap_reg_ioackin_gmem0_ARREADY;
  input cache_2_ce0;
  input \cond_reg_1140_reg[0] ;
  input ap_enable_reg_pp1_iter0_reg;
  input ap_enable_reg_pp1_iter2_reg_0;
  input p_27_in;
  input [5:0]tmp_25_fu_1048_p2;
  input or_cond2_reg_1253_pp1_iter2_reg;
  input [31:0]\gmem0_addr_1_reg_1214_reg[31] ;
  input [31:0]\gmem0_addr_reg_1144_reg[31] ;
  input m_axi_gmem0_RVALID;
  input ap_enable_reg_pp1_iter2;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_ARREADY;

  wire [3:0]ARLEN;
  wire [32:0]D;
  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire align_len;
  wire [31:7]align_len0;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire \align_len_reg_n_3_[10] ;
  wire \align_len_reg_n_3_[31] ;
  wire \align_len_reg_n_3_[6] ;
  wire \align_len_reg_n_3_[7] ;
  wire \align_len_reg_n_3_[8] ;
  wire \align_len_reg_n_3_[9] ;
  wire [6:0]\ap_CS_fsm_reg[21] ;
  wire ap_CS_fsm_state9;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter1_reg_2;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_3 ;
  wire \beat_len_buf[1]_i_3_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_4 ;
  wire \beat_len_buf_reg[1]_i_1_n_5 ;
  wire \beat_len_buf_reg[1]_i_1_n_6 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_4 ;
  wire \beat_len_buf_reg[5]_i_1_n_5 ;
  wire \beat_len_buf_reg[5]_i_1_n_6 ;
  wire \beat_len_buf_reg[9]_i_1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1_n_5 ;
  wire \beat_len_buf_reg[9]_i_1_n_6 ;
  wire beat_valid;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_20;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_6;
  wire buff_rdata_n_60;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [11:10]\bus_wide_gen.burst_pack ;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_3 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_3 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[1] ;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire cache_2_ce0;
  wire \cols_assign_reg_377_reg[7] ;
  wire \cond_reg_1140_reg[0] ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [31:2]data1;
  wire [34:34]data_pack;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_3_[0] ;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[1] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire end_addr_carry__0_i_1_n_3;
  wire end_addr_carry__0_i_2_n_3;
  wire end_addr_carry__0_i_3_n_3;
  wire end_addr_carry__0_i_4_n_3;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__1_i_1_n_3;
  wire end_addr_carry__1_i_2_n_3;
  wire end_addr_carry__1_i_3_n_3;
  wire end_addr_carry__1_i_4_n_3;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__2_i_1_n_3;
  wire end_addr_carry__2_i_2_n_3;
  wire end_addr_carry__2_i_3_n_3;
  wire end_addr_carry__2_i_4_n_3;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__3_i_1_n_3;
  wire end_addr_carry__3_i_2_n_3;
  wire end_addr_carry__3_i_3_n_3;
  wire end_addr_carry__3_i_4_n_3;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__4_i_1_n_3;
  wire end_addr_carry__4_i_2_n_3;
  wire end_addr_carry__4_i_3_n_3;
  wire end_addr_carry__4_i_4_n_3;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__5_i_1_n_3;
  wire end_addr_carry__5_i_2_n_3;
  wire end_addr_carry__5_i_3_n_3;
  wire end_addr_carry__5_i_4_n_3;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__6_i_1_n_3;
  wire end_addr_carry__6_i_2_n_3;
  wire end_addr_carry__6_i_3_n_3;
  wire end_addr_carry__6_i_4_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry__6_n_6;
  wire end_addr_carry_i_1_n_3;
  wire end_addr_carry_i_2_n_3;
  wire end_addr_carry_i_3_n_3;
  wire end_addr_carry_i_4_n_3;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire fifo_burst_ready;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_8;
  wire fifo_rctl_ready;
  wire [42:39]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire [0:0]\gmem0_addr_1_read_reg_1333_reg[0] ;
  wire [31:0]\gmem0_addr_1_reg_1214_reg[31] ;
  wire [0:0]\gmem0_addr_read_reg_1169_reg[0] ;
  wire [31:0]\gmem0_addr_reg_1144_reg[31] ;
  wire \i_reg_344_reg[1] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \j_2_reg_1247_reg[7] ;
  wire [0:0]\j_reg_355_reg[0] ;
  wire [0:0]\j_reg_355_reg[0]_0 ;
  wire \j_reg_355_reg[5] ;
  wire last_sect;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [29:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_rreq;
  wire or_cond2_reg_1253_pp1_iter2_reg;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_20_in;
  wire p_27_in;
  wire [0:0]p_shl_cast_fu_430_p1;
  wire pop0;
  wire pout17_out;
  wire push;
  wire [0:0]ram_reg;
  wire rdata_ack_t;
  wire rdata_valid;
  wire rreq_handling_reg_n_3;
  wire rs2f_rreq_ack;
  wire [31:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_3_[0] ;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[1] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire \sect_cnt_reg_n_3_[0] ;
  wire \sect_cnt_reg_n_3_[10] ;
  wire \sect_cnt_reg_n_3_[11] ;
  wire \sect_cnt_reg_n_3_[12] ;
  wire \sect_cnt_reg_n_3_[13] ;
  wire \sect_cnt_reg_n_3_[14] ;
  wire \sect_cnt_reg_n_3_[15] ;
  wire \sect_cnt_reg_n_3_[16] ;
  wire \sect_cnt_reg_n_3_[17] ;
  wire \sect_cnt_reg_n_3_[18] ;
  wire \sect_cnt_reg_n_3_[19] ;
  wire \sect_cnt_reg_n_3_[1] ;
  wire \sect_cnt_reg_n_3_[2] ;
  wire \sect_cnt_reg_n_3_[3] ;
  wire \sect_cnt_reg_n_3_[4] ;
  wire \sect_cnt_reg_n_3_[5] ;
  wire \sect_cnt_reg_n_3_[6] ;
  wire \sect_cnt_reg_n_3_[7] ;
  wire \sect_cnt_reg_n_3_[8] ;
  wire \sect_cnt_reg_n_3_[9] ;
  wire \sect_end_buf_reg_n_3_[0] ;
  wire \sect_end_buf_reg_n_3_[1] ;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf[4]_i_1_n_3 ;
  wire \sect_len_buf[5]_i_1_n_3 ;
  wire \sect_len_buf[6]_i_1_n_3 ;
  wire \sect_len_buf[7]_i_1_n_3 ;
  wire \sect_len_buf[8]_i_1_n_3 ;
  wire \sect_len_buf[9]_i_2_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_buf_reg_n_3_[0] ;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[1] ;
  wire \start_addr_buf_reg_n_3_[2] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[0] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[1] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [5:0]tmp_25_fu_1048_p2;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire [0:0]\val_reg_1457_reg[0] ;
  wire [0:0]\y_weight_1_2_reg_1391_reg[10] ;
  wire [3:3]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3],align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6}),
        .CYINIT(fifo_rreq_data[39]),
        .DI({1'b0,fifo_rreq_data[42:40]}),
        .O({align_len0[31],align_len0[10:8]}),
        .S({1'b1,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_3_[10] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_3_[31] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(1'b1),
        .Q(\align_len_reg_n_3_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_3_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_3_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_3_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_3_[6] ),
        .I1(\start_addr_reg_n_3_[1] ),
        .O(\beat_len_buf[1]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_3_[6] ),
        .I1(\start_addr_reg_n_3_[0] ),
        .O(\beat_len_buf[1]_i_3_n_3 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_3 ,\beat_len_buf_reg[1]_i_1_n_4 ,\beat_len_buf_reg[1]_i_1_n_5 ,\beat_len_buf_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_3_[6] ,\align_len_reg_n_3_[6] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_3_[6] ,\align_len_reg_n_3_[6] ,\beat_len_buf[1]_i_2_n_3 ,\beat_len_buf[1]_i_3_n_3 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_3 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_3 ,\beat_len_buf_reg[5]_i_1_n_4 ,\beat_len_buf_reg[5]_i_1_n_5 ,\beat_len_buf_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_3_[7] ,\align_len_reg_n_3_[6] ,\align_len_reg_n_3_[6] ,\align_len_reg_n_3_[6] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_3 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_4 ,\beat_len_buf_reg[9]_i_1_n_5 ,\beat_len_buf_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_3_[31] ,\align_len_reg_n_3_[10] ,\align_len_reg_n_3_[9] ,\align_len_reg_n_3_[8] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(usedw19_out),
        .Q(usedw_reg),
        .S({buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_55),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_56),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_57),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_58),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_59),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_60),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_20),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_54),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .empty_n_reg_0({data_pack,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53}),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .\q_reg[11] (\bus_wide_gen.burst_pack ),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .\usedw_reg[7]_0 ({buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_4 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_44 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 }),
        .Q({\bus_wide_gen.data_buf_reg_n_3_[23] ,\bus_wide_gen.data_buf_reg_n_3_[22] ,\bus_wide_gen.data_buf_reg_n_3_[21] ,\bus_wide_gen.data_buf_reg_n_3_[20] ,\bus_wide_gen.data_buf_reg_n_3_[19] ,\bus_wide_gen.data_buf_reg_n_3_[18] ,\bus_wide_gen.data_buf_reg_n_3_[17] ,\bus_wide_gen.data_buf_reg_n_3_[16] ,\bus_wide_gen.data_buf_reg_n_3_[15] ,\bus_wide_gen.data_buf_reg_n_3_[14] ,\bus_wide_gen.data_buf_reg_n_3_[13] ,\bus_wide_gen.data_buf_reg_n_3_[12] ,\bus_wide_gen.data_buf_reg_n_3_[11] ,\bus_wide_gen.data_buf_reg_n_3_[10] ,\bus_wide_gen.data_buf_reg_n_3_[9] ,\bus_wide_gen.data_buf_reg_n_3_[8] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.burst_pack ),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.fifo_burst_n_44 ),
        .\bus_wide_gen.data_buf_reg[24]_0 (\bus_wide_gen.data_buf_reg_n_3_[24] ),
        .\bus_wide_gen.data_buf_reg[25] (\bus_wide_gen.data_buf_reg_n_3_[25] ),
        .\bus_wide_gen.data_buf_reg[26] (\bus_wide_gen.data_buf_reg_n_3_[26] ),
        .\bus_wide_gen.data_buf_reg[27] (\bus_wide_gen.data_buf_reg_n_3_[27] ),
        .\bus_wide_gen.data_buf_reg[28] (\bus_wide_gen.data_buf_reg_n_3_[28] ),
        .\bus_wide_gen.data_buf_reg[29] (\bus_wide_gen.data_buf_reg_n_3_[29] ),
        .\bus_wide_gen.data_buf_reg[30] (\bus_wide_gen.data_buf_reg_n_3_[30] ),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.data_buf_reg[31]_0 (\bus_wide_gen.data_buf_reg_n_3_[31] ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_5 ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_14),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_46 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_39 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_38 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_45 ),
        .\could_multi_bursts.arlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_36 ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_37 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_3 ),
        .data_vld_reg_0(fifo_rctl_n_4),
        .\dout_buf_reg[16] (buff_rdata_n_20),
        .\dout_buf_reg[17] (buff_rdata_n_54),
        .\dout_buf_reg[18] (buff_rdata_n_55),
        .\dout_buf_reg[19] (buff_rdata_n_56),
        .\dout_buf_reg[20] (buff_rdata_n_57),
        .\dout_buf_reg[21] (buff_rdata_n_58),
        .\dout_buf_reg[22] (buff_rdata_n_59),
        .\dout_buf_reg[23] (buff_rdata_n_60),
        .\dout_buf_reg[34] ({data_pack,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53}),
        .empty_n_reg_0(fifo_rctl_n_5),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .pout17_out(pout17_out),
        .push(push),
        .rdata_ack_t(rdata_ack_t),
        .\sect_addr_buf_reg[1] ({\sect_addr_buf_reg_n_3_[1] ,\sect_addr_buf_reg_n_3_[0] }),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_3_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_3_[1] ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] ,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(m_axi_gmem0_ARVALID),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(ARLEN[1]),
        .I2(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(ARLEN[2]),
        .I2(ARLEN[0]),
        .I3(ARLEN[1]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(ARLEN[3]),
        .I2(ARLEN[2]),
        .I3(ARLEN[0]),
        .I4(ARLEN[1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_5_n_5 ,\could_multi_bursts.araddr_buf_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem0_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_3 ,\could_multi_bursts.araddr_buf[4]_i_4_n_3 ,\could_multi_bursts.araddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_3 ,\could_multi_bursts.araddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(ARLEN[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_rctl_n_6));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] ,\start_addr_reg_n_3_[1] ,\start_addr_reg_n_3_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1_n_3,end_addr_carry_i_2_n_3,end_addr_carry_i_3_n_3,end_addr_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_3),
        .CO({end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] ,\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1_n_3,end_addr_carry__0_i_2_n_3,end_addr_carry__0_i_3_n_3,end_addr_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[7] ),
        .O(end_addr_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_3),
        .CO({end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] ,\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1_n_3,end_addr_carry__1_i_2_n_3,end_addr_carry__1_i_3_n_3,end_addr_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[10] ),
        .O(end_addr_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[9] ),
        .O(end_addr_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_3),
        .CO({end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1_n_3,end_addr_carry__2_i_2_n_3,end_addr_carry__2_i_3_n_3,end_addr_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_3),
        .CO({end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] }),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1_n_3,end_addr_carry__3_i_2_n_3,end_addr_carry__3_i_3_n_3,end_addr_carry__3_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_3),
        .CO({end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] }),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1_n_3,end_addr_carry__4_i_2_n_3,end_addr_carry__4_i_3_n_3,end_addr_carry__4_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_3),
        .CO({end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] }),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1_n_3,end_addr_carry__5_i_2_n_3,end_addr_carry__5_i_3_n_3,end_addr_carry__5_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_3),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_4,end_addr_carry__6_n_5,end_addr_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] }),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1_n_3,end_addr_carry__6_i_2_n_3,end_addr_carry__6_i_3_n_3,end_addr_carry__6_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_3_[31] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_3_[1] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_3_[0] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_4_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(first_sect),
        .E(align_len),
        .Q({\end_addr_buf_reg_n_3_[1] ,\end_addr_buf_reg_n_3_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_14),
        .\bus_wide_gen.len_cnt_reg[3] (\bus_wide_gen.len_cnt_reg__0 [3:0]),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_13),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.loop_cnt_reg[0] (fifo_rctl_n_6),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_10),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .data_vld_reg_0(fifo_rctl_n_4),
        .\dout_buf_reg[34] (data_pack),
        .empty_n_reg_0(fifo_rctl_n_5),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_3),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .pout17_out(pout17_out),
        .push(push),
        .rreq_handling_reg(fifo_rctl_n_17),
        .rreq_handling_reg_0(rreq_handling_reg_n_3),
        .\sect_addr_buf_reg[0] (fifo_rctl_n_8),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_end_buf_reg[0] (fifo_rctl_n_12),
        .\sect_end_buf_reg[0]_0 (\sect_end_buf_reg_n_3_[0] ),
        .\sect_end_buf_reg[1] (fifo_rctl_n_11),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_3_[1] ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_37 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_36 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_fifo__parameterized0 fifo_rreq
       (.D({fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25}),
        .E(fifo_rreq_n_74),
        .Q({\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .S({fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28}),
        .SR(SR),
        .\align_len_reg[7] (align_len0[7]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[31] (rs2f_rreq_data),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69}),
        .\end_addr_buf_reg[31]_0 ({fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72}),
        .\end_addr_buf_reg[31]_1 (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_3),
        .invalid_len_event0(invalid_len_event0),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64}),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .rreq_handling_reg(rreq_handling_reg_n_3),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] ,\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] ,\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] ,\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] ,\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] ,\sect_cnt_reg_n_3_[0] }),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_3),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_3_[18] ),
        .I1(p_0_in_0[18]),
        .I2(p_0_in_0[19]),
        .I3(\sect_cnt_reg_n_3_[19] ),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_3_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_3_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_3_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_3_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_3_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_3_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_3_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_3_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_3_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_3_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_3_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_3_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_17),
        .Q(rreq_handling_reg_n_3),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(E),
        .I_RDATA(I_RDATA),
        .Q(rdata_valid),
        .SR(SR),
        .WEA(WEA),
        .\ap_CS_fsm_reg[21] ({\ap_CS_fsm_reg[21] [6:5],\ap_CS_fsm_reg[21] [2]}),
        .ap_CS_fsm_state9(ap_CS_fsm_state9),
        .ap_NS_fsm(ap_NS_fsm[4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter1_reg_2(ap_enable_reg_pp1_iter1_reg_2),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter2_reg(ap_enable_reg_pp1_iter2_reg),
        .ap_enable_reg_pp1_iter2_reg_0(ap_enable_reg_pp1_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[7] ({\bus_wide_gen.data_buf_reg_n_3_[7] ,\bus_wide_gen.data_buf_reg_n_3_[6] ,\bus_wide_gen.data_buf_reg_n_3_[5] ,\bus_wide_gen.data_buf_reg_n_3_[4] ,\bus_wide_gen.data_buf_reg_n_3_[3] ,\bus_wide_gen.data_buf_reg_n_3_[2] ,\bus_wide_gen.data_buf_reg_n_3_[1] ,\bus_wide_gen.data_buf_reg_n_3_[0] }),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .cache_0_ce0(cache_0_ce0),
        .cache_0_ce1(cache_0_ce1),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_reg_377_reg[7] (\cols_assign_reg_377_reg[7] ),
        .\cond_reg_1140_reg[0] (\cond_reg_1140_reg[0] ),
        .\gmem0_addr_1_read_reg_1333_reg[0] (\gmem0_addr_1_read_reg_1333_reg[0] ),
        .\gmem0_addr_read_reg_1169_reg[0] (\gmem0_addr_read_reg_1169_reg[0] ),
        .\j_2_reg_1247_reg[0] (Q),
        .\j_2_reg_1247_reg[7] (\j_2_reg_1247_reg[7] ),
        .\j_reg_355_reg[0] (\j_reg_355_reg[0] ),
        .\j_reg_355_reg[0]_0 (\j_reg_355_reg[0]_0 ),
        .\j_reg_355_reg[5] (\j_reg_355_reg[5] ),
        .or_cond2_reg_1253_pp1_iter2_reg(or_cond2_reg_1253_pp1_iter2_reg),
        .p_27_in(p_27_in),
        .ram_reg(ram_reg),
        .rdata_ack_t(rdata_ack_t),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg[0] ),
        .tmp_25_fu_1048_p2(tmp_25_fu_1048_p2),
        .\val_reg_1457_reg[0] (\val_reg_1457_reg[0] ),
        .\y_weight_1_2_reg_1391_reg[10] (\y_weight_1_2_reg_1391_reg[10] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_4 rs_rreq
       (.Q(rs2f_rreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[13] ({\ap_CS_fsm_reg[21] [4:3],\ap_CS_fsm_reg[21] [1:0]}),
        .ap_NS_fsm(ap_NS_fsm[3:0]),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_gmem0_ARREADY(ap_reg_ioackin_gmem0_ARREADY),
        .\gmem0_addr_1_reg_1214_reg[31] (\gmem0_addr_1_reg_1214_reg[31] ),
        .\gmem0_addr_reg_1144_reg[31] (\gmem0_addr_reg_1144_reg[31] ),
        .\i_reg_344_reg[1] (\i_reg_344_reg[1] ),
        .p_shl_cast_fu_430_p1(p_shl_cast_fu_430_p1),
        .\q_reg[31] (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_3_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_3_[0] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_3_[1] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_rctl_n_8));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_rctl_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(\sect_cnt_reg_n_3_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_3_[4] ,\sect_cnt_reg_n_3_[3] ,\sect_cnt_reg_n_3_[2] ,\sect_cnt_reg_n_3_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_3_[8] ,\sect_cnt_reg_n_3_[7] ,\sect_cnt_reg_n_3_[6] ,\sect_cnt_reg_n_3_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_3_[12] ,\sect_cnt_reg_n_3_[11] ,\sect_cnt_reg_n_3_[10] ,\sect_cnt_reg_n_3_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_3_[16] ,\sect_cnt_reg_n_3_[15] ,\sect_cnt_reg_n_3_[14] ,\sect_cnt_reg_n_3_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_3_[19] ,\sect_cnt_reg_n_3_[18] ,\sect_cnt_reg_n_3_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_3_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_3_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_74),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_3_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(\sect_end_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\sect_end_buf_reg_n_3_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .I2(\end_addr_buf_reg_n_3_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .I2(\end_addr_buf_reg_n_3_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .I2(\end_addr_buf_reg_n_3_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .I2(\end_addr_buf_reg_n_3_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .I2(\end_addr_buf_reg_n_3_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .I2(\end_addr_buf_reg_n_3_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .I2(\end_addr_buf_reg_n_3_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .I2(\end_addr_buf_reg_n_3_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .I2(\end_addr_buf_reg_n_3_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .I2(\end_addr_buf_reg_n_3_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[0] ),
        .Q(\start_addr_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[1] ),
        .Q(\start_addr_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(\start_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_3_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_3_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:1]next__0;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT2 #(
    .INIT(4'h4)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice_4
   (ap_NS_fsm,
    Q,
    \q_reg[31] ,
    SR,
    ap_clk,
    p_shl_cast_fu_430_p1,
    \i_reg_344_reg[1] ,
    ap_reg_ioackin_gmem0_ARREADY,
    \ap_CS_fsm_reg[13] ,
    \gmem0_addr_1_reg_1214_reg[31] ,
    \gmem0_addr_reg_1144_reg[31] ,
    rs2f_rreq_ack);
  output [3:0]ap_NS_fsm;
  output [0:0]Q;
  output [31:0]\q_reg[31] ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]p_shl_cast_fu_430_p1;
  input \i_reg_344_reg[1] ;
  input ap_reg_ioackin_gmem0_ARREADY;
  input [3:0]\ap_CS_fsm_reg[13] ;
  input [31:0]\gmem0_addr_1_reg_1214_reg[31] ;
  input [31:0]\gmem0_addr_reg_1144_reg[31] ;
  input rs2f_rreq_ack;

  wire [0:0]Q;
  wire [0:0]SR;
  wire [3:0]\ap_CS_fsm_reg[13] ;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_reg_ioackin_gmem0_ARREADY;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_2_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [31:0]data_p2;
  wire \data_p2[0]_i_1_n_3 ;
  wire \data_p2[10]_i_1_n_3 ;
  wire \data_p2[11]_i_1_n_3 ;
  wire \data_p2[12]_i_1_n_3 ;
  wire \data_p2[13]_i_1_n_3 ;
  wire \data_p2[14]_i_1_n_3 ;
  wire \data_p2[15]_i_1_n_3 ;
  wire \data_p2[16]_i_1_n_3 ;
  wire \data_p2[17]_i_1_n_3 ;
  wire \data_p2[18]_i_1_n_3 ;
  wire \data_p2[19]_i_1_n_3 ;
  wire \data_p2[1]_i_1_n_3 ;
  wire \data_p2[20]_i_1_n_3 ;
  wire \data_p2[21]_i_1_n_3 ;
  wire \data_p2[22]_i_1_n_3 ;
  wire \data_p2[23]_i_1_n_3 ;
  wire \data_p2[24]_i_1_n_3 ;
  wire \data_p2[25]_i_1_n_3 ;
  wire \data_p2[26]_i_1_n_3 ;
  wire \data_p2[27]_i_1_n_3 ;
  wire \data_p2[28]_i_1_n_3 ;
  wire \data_p2[29]_i_1_n_3 ;
  wire \data_p2[2]_i_1_n_3 ;
  wire \data_p2[30]_i_1_n_3 ;
  wire \data_p2[31]_i_2_n_3 ;
  wire \data_p2[3]_i_1_n_3 ;
  wire \data_p2[4]_i_1_n_3 ;
  wire \data_p2[5]_i_1_n_3 ;
  wire \data_p2[6]_i_1_n_3 ;
  wire \data_p2[7]_i_1__0_n_3 ;
  wire \data_p2[8]_i_1_n_3 ;
  wire \data_p2[9]_i_1_n_3 ;
  wire gmem0_ARREADY;
  wire gmem0_ARVALID;
  wire [31:0]\gmem0_addr_1_reg_1214_reg[31] ;
  wire [31:0]\gmem0_addr_reg_1144_reg[31] ;
  wire \i_reg_344_reg[1] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]p_shl_cast_fu_430_p1;
  wire [31:0]\q_reg[31] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_3;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000E00FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\ap_CS_fsm_reg[13] [3]),
        .I1(\ap_CS_fsm_reg[13] [1]),
        .I2(ap_reg_ioackin_gmem0_ARREADY),
        .I3(rs2f_rreq_ack),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(gmem0_ARREADY),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(gmem0_ARVALID),
        .O(next__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\ap_CS_fsm_reg[13] [3]),
        .I1(\ap_CS_fsm_reg[13] [1]),
        .I2(ap_reg_ioackin_gmem0_ARREADY),
        .O(gmem0_ARVALID));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(gmem0_ARREADY),
        .I1(ap_reg_ioackin_gmem0_ARREADY),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(\ap_CS_fsm_reg[13] [2]),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB000F0000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(p_shl_cast_fu_430_p1),
        .I1(\i_reg_344_reg[1] ),
        .I2(gmem0_ARREADY),
        .I3(ap_reg_ioackin_gmem0_ARREADY),
        .I4(\ap_CS_fsm_reg[13] [1]),
        .I5(\ap_CS_fsm_reg[13] [0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm_reg[16]_srl3___ap_CS_fsm_reg_r_1_i_1 
       (.I0(ap_reg_ioackin_gmem0_ARREADY),
        .I1(gmem0_ARREADY),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_i_1 
       (.I0(ap_reg_ioackin_gmem0_ARREADY),
        .I1(gmem0_ARREADY),
        .I2(\ap_CS_fsm_reg[13] [1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [0]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [0]),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [10]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [10]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [11]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [11]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [12]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [12]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [13]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [13]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [14]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [14]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [15]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [15]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [16]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [16]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [17]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [17]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [18]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [18]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [19]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [19]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [1]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [1]),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [20]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [20]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [21]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [21]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [22]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [22]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [23]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [23]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [24]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [24]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [25]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [25]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [26]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [26]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [27]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [27]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [28]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [28]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [29]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [29]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [2]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [2]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [30]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [30]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00005400FF005454)) 
    \data_p1[31]_i_1 
       (.I0(ap_reg_ioackin_gmem0_ARREADY),
        .I1(\ap_CS_fsm_reg[13] [1]),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(rs2f_rreq_ack),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [31]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [31]),
        .O(\data_p1[31]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [3]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [3]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [4]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [4]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [5]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [5]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [6]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [6]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [7]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [7]),
        .O(\data_p1[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [8]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [8]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\gmem0_addr_1_reg_1214_reg[31] [9]),
        .I4(\ap_CS_fsm_reg[13] [3]),
        .I5(\gmem0_addr_reg_1144_reg[31] [9]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\q_reg[31] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\q_reg[31] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\q_reg[31] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\q_reg[31] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\q_reg[31] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\q_reg[31] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\q_reg[31] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\q_reg[31] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\q_reg[31] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\q_reg[31] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\q_reg[31] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\q_reg[31] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\q_reg[31] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\q_reg[31] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\q_reg[31] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\q_reg[31] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\q_reg[31] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\q_reg[31] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\q_reg[31] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\q_reg[31] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\q_reg[31] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\q_reg[31] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\q_reg[31] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\q_reg[31] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_3 ),
        .Q(\q_reg[31] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\q_reg[31] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\q_reg[31] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\q_reg[31] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\q_reg[31] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_3 ),
        .Q(\q_reg[31] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\q_reg[31] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\q_reg[31] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [0]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [0]),
        .O(\data_p2[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [10]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [10]),
        .O(\data_p2[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [11]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [11]),
        .O(\data_p2[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [12]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [12]),
        .O(\data_p2[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [13]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [13]),
        .O(\data_p2[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [14]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [14]),
        .O(\data_p2[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [15]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [15]),
        .O(\data_p2[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [16]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [16]),
        .O(\data_p2[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [17]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [17]),
        .O(\data_p2[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [18]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [18]),
        .O(\data_p2[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [19]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [19]),
        .O(\data_p2[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [1]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [1]),
        .O(\data_p2[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [20]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [20]),
        .O(\data_p2[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [21]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [21]),
        .O(\data_p2[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [22]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [22]),
        .O(\data_p2[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [23]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [23]),
        .O(\data_p2[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [24]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [24]),
        .O(\data_p2[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [25]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [25]),
        .O(\data_p2[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [26]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [26]),
        .O(\data_p2[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [27]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [27]),
        .O(\data_p2[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [28]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [28]),
        .O(\data_p2[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [29]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [29]),
        .O(\data_p2[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [2]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [2]),
        .O(\data_p2[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[30]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [30]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [30]),
        .O(\data_p2[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h5400)) 
    \data_p2[31]_i_1 
       (.I0(ap_reg_ioackin_gmem0_ARREADY),
        .I1(\ap_CS_fsm_reg[13] [1]),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(gmem0_ARREADY),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[31]_i_2 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [31]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [31]),
        .O(\data_p2[31]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [3]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [3]),
        .O(\data_p2[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [4]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [4]),
        .O(\data_p2[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [5]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [5]),
        .O(\data_p2[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [6]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [6]),
        .O(\data_p2[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1__0 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [7]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [7]),
        .O(\data_p2[7]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [8]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [8]),
        .O(\data_p2[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\gmem0_addr_1_reg_1214_reg[31] [9]),
        .I1(\ap_CS_fsm_reg[13] [3]),
        .I2(\gmem0_addr_reg_1144_reg[31] [9]),
        .O(\data_p2[9]_i_1_n_3 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_3 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_3 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_3 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_3 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_3 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_3 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1_n_3 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_3 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_3 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_3 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_3 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_3 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_3 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_3 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_3 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_3 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_3 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_3 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_3 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_3 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_3 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1_n_3 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_3 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[30]_i_1_n_3 ),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[31]_i_2_n_3 ),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_3 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_3 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_3 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_3 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1__0_n_3 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_3 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_3 ),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(gmem0_ARREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(gmem0_ARREADY),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(gmem0_ARREADY),
        .I1(gmem0_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDF5F5F5FD)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(\ap_CS_fsm_reg[13] [3]),
        .I4(\ap_CS_fsm_reg[13] [1]),
        .I5(ap_reg_ioackin_gmem0_ARREADY),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_enable_reg_pp0_iter1_reg,
    Q,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp0_iter0_reg,
    E,
    \j_reg_355_reg[0] ,
    \j_reg_355_reg[0]_0 ,
    \gmem0_addr_read_reg_1169_reg[0] ,
    cache_0_ce0,
    WEA,
    ram_reg,
    ap_NS_fsm,
    cache_0_ce1,
    \val_reg_1457_reg[0] ,
    \y_weight_1_2_reg_1391_reg[10] ,
    \gmem0_addr_1_read_reg_1333_reg[0] ,
    ap_enable_reg_pp1_iter2_reg,
    \bus_wide_gen.ready_for_data__0 ,
    I_RDATA,
    SR,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    \j_reg_355_reg[5] ,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_CS_fsm_state9,
    \cols_assign_reg_377_reg[7] ,
    \j_2_reg_1247_reg[7] ,
    ap_enable_reg_pp1_iter1_reg_1,
    \j_2_reg_1247_reg[0] ,
    \ap_CS_fsm_reg[21] ,
    \tmp_16_reg_1243_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1_reg_2,
    cache_2_ce0,
    \cond_reg_1140_reg[0] ,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter2_reg_0,
    p_27_in,
    tmp_25_fu_1048_p2,
    or_cond2_reg_1253_pp1_iter2_reg,
    ap_enable_reg_pp1_iter2,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]Q;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp1_iter1_reg;
  output ap_enable_reg_pp1_iter1_reg_0;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]E;
  output [0:0]\j_reg_355_reg[0] ;
  output [0:0]\j_reg_355_reg[0]_0 ;
  output [0:0]\gmem0_addr_read_reg_1169_reg[0] ;
  output cache_0_ce0;
  output [0:0]WEA;
  output [0:0]ram_reg;
  output [0:0]ap_NS_fsm;
  output cache_0_ce1;
  output [0:0]\val_reg_1457_reg[0] ;
  output [0:0]\y_weight_1_2_reg_1391_reg[10] ;
  output [0:0]\gmem0_addr_1_read_reg_1333_reg[0] ;
  output ap_enable_reg_pp1_iter2_reg;
  output \bus_wide_gen.ready_for_data__0 ;
  output [7:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \j_reg_355_reg[5] ;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_CS_fsm_state9;
  input \cols_assign_reg_377_reg[7] ;
  input \j_2_reg_1247_reg[7] ;
  input ap_enable_reg_pp1_iter1_reg_1;
  input [0:0]\j_2_reg_1247_reg[0] ;
  input [2:0]\ap_CS_fsm_reg[21] ;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1_reg_2;
  input cache_2_ce0;
  input \cond_reg_1140_reg[0] ;
  input ap_enable_reg_pp1_iter0_reg;
  input ap_enable_reg_pp1_iter2_reg_0;
  input p_27_in;
  input [5:0]tmp_25_fu_1048_p2;
  input or_cond2_reg_1253_pp1_iter2_reg;
  input ap_enable_reg_pp1_iter2;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input [7:0]\bus_wide_gen.data_buf_reg[7] ;

  wire [0:0]E;
  wire [7:0]I_RDATA;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[21]_i_2_n_3 ;
  wire [2:0]\ap_CS_fsm_reg[21] ;
  wire ap_CS_fsm_state9;
  wire [0:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_i_2_n_3;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter1_reg_2;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_rst_n;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire cache_0_ce0;
  wire cache_0_ce1;
  wire cache_2_ce0;
  wire \cols_assign_reg_377_reg[7] ;
  wire \cond_reg_1140_reg[0] ;
  wire \data_p1[0]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_2_n_3 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire gmem0_RREADY;
  wire [0:0]\gmem0_addr_1_read_reg_1333_reg[0] ;
  wire [0:0]\gmem0_addr_read_reg_1169_reg[0] ;
  wire [0:0]\j_2_reg_1247_reg[0] ;
  wire \j_2_reg_1247_reg[7] ;
  wire [0:0]\j_reg_355_reg[0] ;
  wire [0:0]\j_reg_355_reg[0]_0 ;
  wire \j_reg_355_reg[5] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire or_cond2_reg_1253_pp1_iter2_reg;
  wire p_27_in;
  wire [0:0]ram_reg;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_3;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [5:0]tmp_25_fu_1048_p2;
  wire \val_reg_1457[7]_i_3_n_3 ;
  wire [0:0]\val_reg_1457_reg[0] ;
  wire [0:0]\y_weight_1_2_reg_1391_reg[10] ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(gmem0_RREADY),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'h88F8000088880000)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(\ap_CS_fsm_reg[21] [2]),
        .I3(\tmp_16_reg_1243_reg[0] ),
        .I4(Q),
        .I5(ap_enable_reg_pp1_iter0),
        .O(gmem0_RREADY));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    \ap_CS_fsm[20]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\tmp_16_reg_1243_reg[0] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .O(ap_enable_reg_pp1_iter1_reg_0));
  LUT6 #(
    .INIT(64'hFFF0000022222222)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(\ap_CS_fsm_reg[21] [2]),
        .I1(\ap_CS_fsm[21]_i_2_n_3 ),
        .I2(ap_enable_reg_pp1_iter1_reg_2),
        .I3(ap_enable_reg_pp1_iter0_reg),
        .I4(ap_enable_reg_pp1_iter2_reg_0),
        .I5(\ap_CS_fsm_reg[21] [1]),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(Q),
        .I1(\tmp_16_reg_1243_reg[0] ),
        .I2(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[21]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA8A8A8A800A8A8A8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state9),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\ap_CS_fsm_reg[21] [0]),
        .I5(\j_reg_355_reg[5] ),
        .O(ap_enable_reg_pp0_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h8A880A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\j_reg_355_reg[5] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'hAA080000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_CS_fsm_state9),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hE0E0F0F0E0E0F0C0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(\cols_assign_reg_377_reg[7] ),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ap_enable_reg_pp1_iter1_i_2_n_3),
        .I3(\j_2_reg_1247_reg[7] ),
        .I4(ap_enable_reg_pp1_iter1_reg_1),
        .I5(\j_2_reg_1247_reg[0] ),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT6 #(
    .INIT(64'hFF55A80000000000)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(\ap_CS_fsm_reg[21] [2]),
        .I1(Q),
        .I2(\tmp_16_reg_1243_reg[0] ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_enable_reg_pp1_iter1_reg_2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_2_n_3));
  LUT6 #(
    .INIT(64'hBBBFBBBB88808888)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_2),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(Q),
        .I3(\tmp_16_reg_1243_reg[0] ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_enable_reg_pp1_iter2),
        .O(ap_enable_reg_pp1_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \cache_0_addr_reg_1159[10]_i_1 
       (.I0(\j_reg_355_reg[5] ),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'h8A)) 
    \cache_0_addr_reg_1159_pp0_iter1_reg[10]_i_1 
       (.I0(\ap_CS_fsm_reg[21] [0]),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(\gmem0_addr_read_reg_1169_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_3_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_3_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__0 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\bus_wide_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_3 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_3 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_3 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F77FFFF00000000)) 
    \j_reg_355[10]_i_1 
       (.I0(\j_reg_355_reg[5] ),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_state9),
        .O(\j_reg_355_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80880000)) 
    \j_reg_355[10]_i_2 
       (.I0(\j_reg_355_reg[5] ),
        .I1(\ap_CS_fsm_reg[21] [0]),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .O(\j_reg_355_reg[0] ));
  LUT4 #(
    .INIT(16'hFF8A)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(cache_2_ce0),
        .O(cache_0_ce0));
  LUT4 #(
    .INIT(16'h4404)) 
    ram_reg_i_1__0
       (.I0(\cond_reg_1140_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q),
        .O(ram_reg));
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    ram_reg_i_2
       (.I0(\tmp_16_reg_1243_reg[0] ),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm_reg[21] [2]),
        .I4(p_27_in),
        .O(cache_0_ce1));
  LUT4 #(
    .INIT(16'h8808)) 
    ram_reg_i_25
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\cond_reg_1140_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q),
        .O(WEA));
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(gmem0_RREADY),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(gmem0_RREADY),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    \tmp_35_reg_1303[7]_i_1 
       (.I0(\tmp_16_reg_1243_reg[0] ),
        .I1(\ap_CS_fsm_reg[21] [2]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(Q),
        .O(\gmem0_addr_1_read_reg_1333_reg[0] ));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \val_reg_1457[7]_i_1 
       (.I0(\val_reg_1457[7]_i_3_n_3 ),
        .I1(tmp_25_fu_1048_p2[3]),
        .I2(tmp_25_fu_1048_p2[4]),
        .I3(tmp_25_fu_1048_p2[2]),
        .I4(tmp_25_fu_1048_p2[1]),
        .I5(tmp_25_fu_1048_p2[0]),
        .O(\val_reg_1457_reg[0] ));
  LUT6 #(
    .INIT(64'h4040400040404040)) 
    \val_reg_1457[7]_i_3 
       (.I0(or_cond2_reg_1253_pp1_iter2_reg),
        .I1(tmp_25_fu_1048_p2[5]),
        .I2(\ap_CS_fsm_reg[21] [2]),
        .I3(Q),
        .I4(\tmp_16_reg_1243_reg[0] ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(\val_reg_1457[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \y_weight_1_2_reg_1391[10]_i_1 
       (.I0(\ap_CS_fsm_reg[21] [2]),
        .I1(Q),
        .I2(\tmp_16_reg_1243_reg[0] ),
        .I3(ap_enable_reg_pp1_iter0),
        .O(\y_weight_1_2_reg_1391_reg[10] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_write
   (ap_rst_n_inv,
    ap_clk);
  input ap_rst_n_inv;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem0_m_axi_reg_slice rs_wreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi
   (ap_enable_reg_pp1_iter3_reg,
    ap_NS_fsm,
    ap_enable_reg_pp1_iter0_reg,
    SR,
    \ap_CS_fsm_reg[21] ,
    E,
    \cols_assign_reg_377_reg[0] ,
    WEBWE,
    p_27_in,
    ram_reg,
    WEA,
    ram_reg_0,
    cache_2_ce0,
    \j_2_reg_1247_reg[0] ,
    \cols_assign_cast_reg_1238_reg[0] ,
    \rows_assign_reg_366_reg[0] ,
    m_axi_gmem1_RREADY,
    \data_p2_reg[0] ,
    m_axi_gmem1_AWADDR,
    AWLEN,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_WLAST,
    ap_rst_n,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3_reg_0,
    ap_enable_reg_pp1_iter0_reg_0,
    p_shl_cast_fu_430_p1,
    \i_reg_344_reg[1] ,
    Q,
    \cols_assign_reg_377_reg[7] ,
    \j_2_reg_1247_reg[10] ,
    ap_enable_reg_pp1_iter1_reg,
    \tmp_16_reg_1243_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ap_reg_ioackin_gmem1_WREADY,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0_reg_1,
    ap_enable_reg_pp1_iter1_reg_1,
    \tmp_11_t_reg_1220_reg[1] ,
    I_RVALID,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[18] ,
    m_axi_gmem1_RVALID,
    ap_clk,
    ap_rst_n_inv,
    \val_reg_1457_reg[7] ,
    \gmem1_addr_reg_1208_reg[29] ,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_BVALID);
  output ap_enable_reg_pp1_iter3_reg;
  output [4:0]ap_NS_fsm;
  output ap_enable_reg_pp1_iter0_reg;
  output [0:0]SR;
  output \ap_CS_fsm_reg[21] ;
  output [0:0]E;
  output [0:0]\cols_assign_reg_377_reg[0] ;
  output [0:0]WEBWE;
  output p_27_in;
  output [0:0]ram_reg;
  output [0:0]WEA;
  output [0:0]ram_reg_0;
  output cache_2_ce0;
  output [0:0]\j_2_reg_1247_reg[0] ;
  output [0:0]\cols_assign_cast_reg_1238_reg[0] ;
  output [0:0]\rows_assign_reg_366_reg[0] ;
  output m_axi_gmem1_RREADY;
  output \data_p2_reg[0] ;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]AWLEN;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_AWVALID;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_BREADY;
  output m_axi_gmem1_WLAST;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3_reg_0;
  input ap_enable_reg_pp1_iter0_reg_0;
  input [0:0]p_shl_cast_fu_430_p1;
  input \i_reg_344_reg[1] ;
  input [4:0]Q;
  input \cols_assign_reg_377_reg[7] ;
  input \j_2_reg_1247_reg[10] ;
  input ap_enable_reg_pp1_iter1_reg;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input ap_reg_ioackin_gmem1_WREADY;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0_reg_1;
  input ap_enable_reg_pp1_iter1_reg_1;
  input [1:0]\tmp_11_t_reg_1220_reg[1] ;
  input I_RVALID;
  input \ap_CS_fsm_reg[25] ;
  input \ap_CS_fsm_reg[18] ;
  input m_axi_gmem1_RVALID;
  input ap_clk;
  input ap_rst_n_inv;
  input [7:0]\val_reg_1457_reg[7] ;
  input [29:0]\gmem1_addr_reg_1208_reg[29] ;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_AWREADY;
  input m_axi_gmem1_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire I_RVALID;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[25] ;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter0_reg_1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3_reg;
  wire ap_enable_reg_pp1_iter3_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_62;
  wire bus_write_n_63;
  wire cache_2_ce0;
  wire [0:0]\cols_assign_cast_reg_1238_reg[0] ;
  wire [0:0]\cols_assign_reg_377_reg[0] ;
  wire \cols_assign_reg_377_reg[7] ;
  wire \data_p2_reg[0] ;
  wire [29:0]\gmem1_addr_reg_1208_reg[29] ;
  wire \i_reg_344_reg[1] ;
  wire [0:0]\j_2_reg_1247_reg[0] ;
  wire \j_2_reg_1247_reg[10] ;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [1:0]p_0_in;
  wire p_27_in;
  wire [0:0]p_shl_cast_fu_430_p1;
  wire [0:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]\rows_assign_reg_366_reg[0] ;
  wire [1:0]throttl_cnt_reg;
  wire [1:0]\tmp_11_t_reg_1220_reg[1] ;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [7:0]\val_reg_1457_reg[7] ;
  wire wreq_throttl_n_6;
  wire wreq_throttl_n_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read bus_read
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(E),
        .I_RVALID(I_RVALID),
        .Q(Q),
        .SR(SR),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter0_reg_0(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter0_reg_1(ap_enable_reg_pp1_iter0_reg_1),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3_reg(ap_enable_reg_pp1_iter3_reg),
        .ap_enable_reg_pp1_iter3_reg_0(ap_enable_reg_pp1_iter3_reg_0),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_cast_reg_1238_reg[0] (\cols_assign_cast_reg_1238_reg[0] ),
        .\cols_assign_reg_377_reg[0] (\cols_assign_reg_377_reg[0] ),
        .\cols_assign_reg_377_reg[7] (\cols_assign_reg_377_reg[7] ),
        .\data_p2_reg[0] (\data_p2_reg[0] ),
        .\gmem1_addr_reg_1208_reg[29] (\gmem1_addr_reg_1208_reg[29] ),
        .\i_reg_344_reg[1] (\i_reg_344_reg[1] ),
        .\j_2_reg_1247_reg[0] (\j_2_reg_1247_reg[0] ),
        .\j_2_reg_1247_reg[10] (\j_2_reg_1247_reg[10] ),
        .m_axi_gmem1_AWADDR(m_axi_gmem1_AWADDR),
        .\m_axi_gmem1_AWLEN[3] (AWLEN),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .p_shl_cast_fu_430_p1(p_shl_cast_fu_430_p1),
        .ram_reg(p_27_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .\rows_assign_reg_366_reg[0] (\rows_assign_reg_366_reg[0] ),
        .\throttl_cnt_reg[1] (throttl_cnt_reg),
        .\throttl_cnt_reg[5] (wreq_throttl_n_6),
        .\throttl_cnt_reg[6] (wreq_throttl_n_7),
        .\throttl_cnt_reg[7] (bus_write_n_62),
        .\throttl_cnt_reg[7]_0 (bus_write_n_63),
        .\tmp_11_t_reg_1220_reg[1] (\tmp_11_t_reg_1220_reg[1] ),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg[0] ),
        .\val_reg_1457_reg[7] (\val_reg_1457_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:2]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_62),
        .Q(throttl_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_63),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_6),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer
   (data_valid,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp1_iter0_reg_0,
    SR,
    \ap_CS_fsm_reg[21] ,
    ap_NS_fsm,
    E,
    \cache_0_addr_2_reg_1259_reg[0] ,
    \cols_assign_reg_377_reg[0] ,
    WEBWE,
    ram_reg,
    ram_reg_0,
    WEA,
    ram_reg_1,
    cache_2_ce0,
    \j_2_reg_1247_reg[0] ,
    \cols_assign_cast_reg_1238_reg[0] ,
    \bus_equal_gen.len_cnt_reg[7] ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    \val_reg_1457_reg[7] ,
    ap_rst_n_inv,
    \cols_assign_reg_377_reg[7] ,
    \j_2_reg_1247_reg[10] ,
    s_ready_t_reg,
    ap_enable_reg_pp1_iter1_reg,
    \tmp_16_reg_1243_reg[0] ,
    ap_reg_ioackin_gmem1_WREADY,
    ap_enable_reg_pp1_iter3_reg,
    gmem1_AWREADY,
    Q,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter0_reg_1,
    ap_enable_reg_pp1_iter1_reg_1,
    \tmp_11_t_reg_1220_reg[1] ,
    I_RVALID,
    ap_enable_reg_pp1_iter0,
    ap_rst_n,
    m_axi_gmem1_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    burst_valid);
  output data_valid;
  output ap_enable_reg_pp1_iter0_reg;
  output ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]SR;
  output \ap_CS_fsm_reg[21] ;
  output [0:0]ap_NS_fsm;
  output [0:0]E;
  output \cache_0_addr_2_reg_1259_reg[0] ;
  output [0:0]\cols_assign_reg_377_reg[0] ;
  output [0:0]WEBWE;
  output ram_reg;
  output [0:0]ram_reg_0;
  output [0:0]WEA;
  output [0:0]ram_reg_1;
  output cache_2_ce0;
  output [0:0]\j_2_reg_1247_reg[0] ;
  output [0:0]\cols_assign_cast_reg_1238_reg[0] ;
  output [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [7:0]\val_reg_1457_reg[7] ;
  input ap_rst_n_inv;
  input \cols_assign_reg_377_reg[7] ;
  input \j_2_reg_1247_reg[10] ;
  input s_ready_t_reg;
  input ap_enable_reg_pp1_iter1_reg;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_reg_ioackin_gmem1_WREADY;
  input ap_enable_reg_pp1_iter3_reg;
  input gmem1_AWREADY;
  input [2:0]Q;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter0_reg_1;
  input ap_enable_reg_pp1_iter1_reg_1;
  input [1:0]\tmp_11_t_reg_1220_reg[1] ;
  input I_RVALID;
  input ap_enable_reg_pp1_iter0;
  input ap_rst_n;
  input m_axi_gmem1_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input burst_valid;

  wire [0:0]E;
  wire I_RVALID;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2_n_3 ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter0_reg_1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3_reg;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire \cache_0_addr_2_reg_1259_reg[0] ;
  wire cache_2_ce0;
  wire [0:0]\cols_assign_cast_reg_1238_reg[0] ;
  wire [0:0]\cols_assign_reg_377_reg[0] ;
  wire \cols_assign_reg_377_reg[7] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[32]_i_1_n_3 ;
  wire \dout_buf[33]_i_1_n_3 ;
  wire \dout_buf[34]_i_1_n_3 ;
  wire \dout_buf[35]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_i_1__0_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_i_3__1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__3_n_3;
  wire full_n_i_2__7_n_3;
  wire full_n_i_3__1_n_3;
  wire gmem1_AWREADY;
  wire gmem1_WREADY;
  wire gmem1_WVALID;
  wire [0:0]\j_2_reg_1247_reg[0] ;
  wire \j_2_reg_1247_reg[10] ;
  wire m_axi_gmem1_WREADY;
  wire mem_reg_i_10__0_n_3;
  wire mem_reg_i_11__0_n_3;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:24]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[3]_i_1_n_3 ;
  wire \raddr[4]_i_1_n_3 ;
  wire \raddr[7]_i_2_n_3 ;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [7:0]rnext;
  wire s_ready_t_reg;
  wire show_ahead;
  wire show_ahead0;
  wire [1:0]\tmp_11_t_reg_1220_reg[1] ;
  wire \tmp_16_reg_1243_reg[0] ;
  wire \usedw[0]_i_1__0_n_3 ;
  wire \usedw[4]_i_2__0_n_3 ;
  wire \usedw[4]_i_3__0_n_3 ;
  wire \usedw[4]_i_4__0_n_3 ;
  wire \usedw[4]_i_5__0_n_3 ;
  wire \usedw[4]_i_6_n_3 ;
  wire \usedw[7]_i_1__0_n_3 ;
  wire \usedw[7]_i_3_n_3 ;
  wire \usedw[7]_i_4_n_3 ;
  wire \usedw[7]_i_5__0_n_3 ;
  wire \usedw_reg[4]_i_1_n_10 ;
  wire \usedw_reg[4]_i_1_n_3 ;
  wire \usedw_reg[4]_i_1_n_4 ;
  wire \usedw_reg[4]_i_1_n_5 ;
  wire \usedw_reg[4]_i_1_n_6 ;
  wire \usedw_reg[4]_i_1_n_7 ;
  wire \usedw_reg[4]_i_1_n_8 ;
  wire \usedw_reg[4]_i_1_n_9 ;
  wire \usedw_reg[7]_i_2_n_10 ;
  wire \usedw_reg[7]_i_2_n_5 ;
  wire \usedw_reg[7]_i_2_n_6 ;
  wire \usedw_reg[7]_i_2_n_8 ;
  wire \usedw_reg[7]_i_2_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [7:0]\val_reg_1457_reg[7] ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__1_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr[7]_i_2__0_n_3 ;
  wire \waddr[7]_i_3__0_n_3 ;
  wire \waddr[7]_i_4__0_n_3 ;
  wire [3:2]\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \ap_CS_fsm[21]_i_4 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(gmem1_WREADY),
        .I3(ap_enable_reg_pp1_iter3_reg),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'h5000000070003030)) 
    \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_enable_reg_pp1_iter0_reg_1),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2_n_3 ),
        .I4(ap_enable_reg_pp1_iter3_reg),
        .I5(ap_enable_reg_pp1_iter1_reg),
        .O(ap_NS_fsm));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2 
       (.I0(ap_reg_ioackin_gmem1_WREADY),
        .I1(gmem1_WREADY),
        .O(\ap_CS_fsm_reg[23]_srl2___ap_CS_fsm_reg_r_0_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hEE00EE00FA00EE00)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0_reg_0),
        .I1(\cols_assign_reg_377_reg[7] ),
        .I2(\j_2_reg_1247_reg[10] ),
        .I3(s_ready_t_reg),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .I5(\tmp_16_reg_1243_reg[0] ),
        .O(ap_enable_reg_pp1_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h02FF)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(ap_enable_reg_pp1_iter3_reg),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(gmem1_WREADY),
        .I3(Q[1]),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem1_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h8A00)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(burst_valid),
        .O(\bus_equal_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hFF00000010000000)) 
    \cols_assign_reg_377[10]_i_1 
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(ap_enable_reg_pp1_iter3_reg),
        .I3(gmem1_AWREADY),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp1_iter1_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000FD0000000000)) 
    \cols_assign_reg_377[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter3_reg),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(gmem1_WREADY),
        .I3(Q[1]),
        .I4(\tmp_16_reg_1243_reg[0] ),
        .I5(ap_enable_reg_pp1_iter1_reg),
        .O(\cols_assign_reg_377_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_3),
        .I1(data_valid),
        .I2(m_axi_gmem1_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(burst_valid),
        .O(dout_valid_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_3),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(usedw_reg__0[0]),
        .I1(empty_n_i_2__1_n_3),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[3]),
        .I2(usedw_reg__0[2]),
        .I3(empty_n_i_3__1_n_3),
        .O(empty_n_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[4]),
        .O(empty_n_i_3__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FFFD55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_3),
        .I2(full_n_i_3__1_n_3),
        .I3(push),
        .I4(pop),
        .I5(gmem1_WREADY),
        .O(full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__7
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[4]),
        .O(full_n_i_2__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[1]),
        .I3(usedw_reg__0[0]),
        .O(full_n_i_3__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(gmem1_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h88808888)) 
    \j_2_reg_1247[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(gmem1_WREADY),
        .I3(ap_reg_ioackin_gmem1_WREADY),
        .I4(ap_enable_reg_pp1_iter3_reg),
        .O(\j_2_reg_1247_reg[0] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({\val_reg_1457_reg[7] ,\val_reg_1457_reg[7] }),
        .DIBDI({\val_reg_1457_reg[7] ,\val_reg_1457_reg[7] }),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem1_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({gmem1_WVALID,gmem1_WVALID,gmem1_WVALID,gmem1_WVALID}));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11__0_n_3));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1__0
       (.I0(mem_reg_i_10__0_n_3),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2__0
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__0_n_3),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(mem_reg_i_11__0_n_3),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4__0
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5__0
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7__0
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem1_WREADY),
        .I5(empty_n_reg_n_3),
        .O(rnext[0]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_9__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter3_reg),
        .I2(ap_reg_ioackin_gmem1_WREADY),
        .O(gmem1_WVALID));
  LUT6 #(
    .INIT(64'hFFFF000080880000)) 
    \or_cond2_reg_1253[0]_i_1 
       (.I0(\cols_assign_reg_377_reg[7] ),
        .I1(Q[1]),
        .I2(\tmp_16_reg_1243_reg[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg),
        .I4(\cache_0_addr_2_reg_1259_reg[0] ),
        .I5(ap_enable_reg_pp1_iter1_reg_1),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [0]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [1]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [2]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [3]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [4]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [5]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [6]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(\val_reg_1457_reg[7] [7]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I3(burst_valid),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__0_n_3),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_3 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_3 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_3 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_1__1
       (.I0(\tmp_11_t_reg_1220_reg[1] [1]),
        .I1(\tmp_11_t_reg_1220_reg[1] [0]),
        .I2(ram_reg),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hFFF8888800000000)) 
    ram_reg_i_1__2
       (.I0(\cache_0_addr_2_reg_1259_reg[0] ),
        .I1(Q[1]),
        .I2(I_RVALID),
        .I3(\tmp_16_reg_1243_reg[0] ),
        .I4(Q[2]),
        .I5(ap_enable_reg_pp1_iter0),
        .O(cache_2_ce0));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_25__0
       (.I0(\tmp_11_t_reg_1220_reg[1] [0]),
        .I1(\tmp_11_t_reg_1220_reg[1] [1]),
        .I2(ram_reg),
        .O(WEA));
  LUT3 #(
    .INIT(8'h10)) 
    ram_reg_i_26
       (.I0(\tmp_11_t_reg_1220_reg[1] [1]),
        .I1(\tmp_11_t_reg_1220_reg[1] [0]),
        .I2(ram_reg),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_26__0
       (.I0(gmem1_WREADY),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(ap_enable_reg_pp1_iter3_reg),
        .O(\cache_0_addr_2_reg_1259_reg[0] ));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_2__0
       (.I0(\tmp_11_t_reg_1220_reg[1] [1]),
        .I1(\tmp_11_t_reg_1220_reg[1] [0]),
        .I2(ram_reg),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hFD000000)) 
    ram_reg_i_2__1
       (.I0(ap_enable_reg_pp1_iter3_reg),
        .I1(ap_reg_ioackin_gmem1_WREADY),
        .I2(gmem1_WREADY),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .O(ram_reg));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__1_n_3),
        .I1(push),
        .I2(usedw_reg__0[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \tmp_16_reg_1243[0]_i_1 
       (.I0(Q[1]),
        .I1(gmem1_WREADY),
        .I2(ap_reg_ioackin_gmem1_WREADY),
        .I3(ap_enable_reg_pp1_iter3_reg),
        .O(\cols_assign_cast_reg_1238_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__0_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2__0 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3__0 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4__0 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5__0 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5__0_n_3 ));
  LUT6 #(
    .INIT(64'h5655555555555555)) 
    \usedw[4]_i_6 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(ap_reg_ioackin_gmem1_WREADY),
        .I3(ap_enable_reg_pp1_iter3_reg),
        .I4(Q[1]),
        .I5(gmem1_WREADY),
        .O(\usedw[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \usedw[7]_i_1__0 
       (.I0(pop),
        .I1(gmem1_WREADY),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter3_reg),
        .I4(ap_reg_ioackin_gmem1_WREADY),
        .O(\usedw[7]_i_1__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5__0 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw[0]_i_1__0_n_3 ),
        .Q(usedw_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[4]_i_1_n_10 ),
        .Q(usedw_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[4]_i_1_n_9 ),
        .Q(usedw_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[4]_i_1_n_8 ),
        .Q(usedw_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[4]_i_1_n_7 ),
        .Q(usedw_reg__0[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1_n_3 ,\usedw_reg[4]_i_1_n_4 ,\usedw_reg[4]_i_1_n_5 ,\usedw_reg[4]_i_1_n_6 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2__0_n_3 }),
        .O({\usedw_reg[4]_i_1_n_7 ,\usedw_reg[4]_i_1_n_8 ,\usedw_reg[4]_i_1_n_9 ,\usedw_reg[4]_i_1_n_10 }),
        .S({\usedw[4]_i_3__0_n_3 ,\usedw[4]_i_4__0_n_3 ,\usedw[4]_i_5__0_n_3 ,\usedw[4]_i_6_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[7]_i_2_n_10 ),
        .Q(usedw_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[7]_i_2_n_9 ),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw_reg[7]_i_2_n_8 ),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2 
       (.CI(\usedw_reg[4]_i_1_n_3 ),
        .CO({\NLW_usedw_reg[7]_i_2_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2_n_5 ,\usedw_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2_O_UNCONNECTED [3],\usedw_reg[7]_i_2_n_8 ,\usedw_reg[7]_i_2_n_9 ,\usedw_reg[7]_i_2_n_10 }),
        .S({1'b0,\usedw[7]_i_3_n_3 ,\usedw[7]_i_4_n_3 ,\usedw[7]_i_5__0_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_3 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \waddr[7]_i_1__0 
       (.I0(ap_reg_ioackin_gmem1_WREADY),
        .I1(ap_enable_reg_pp1_iter3_reg),
        .I2(Q[1]),
        .I3(gmem1_WREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0
   (m_axi_gmem1_RREADY,
    \bus_equal_gen.rdata_valid_t_reg ,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t);
  output m_axi_gmem1_RREADY;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire dout_valid_i_1__1_n_3;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_i_3__2_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__4_n_3;
  wire full_n_i_2__8_n_3;
  wire full_n_i_3__2_n_3;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__1_n_3 ;
  wire \usedw[4]_i_2_n_3 ;
  wire \usedw[4]_i_3_n_3 ;
  wire \usedw[4]_i_4_n_3 ;
  wire \usedw[4]_i_5_n_3 ;
  wire \usedw[4]_i_6__0_n_3 ;
  wire \usedw[7]_i_1__1_n_3 ;
  wire \usedw[7]_i_3__0_n_3 ;
  wire \usedw[7]_i_4__0_n_3 ;
  wire \usedw[7]_i_5_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_10 ;
  wire \usedw_reg[4]_i_1__0_n_3 ;
  wire \usedw_reg[4]_i_1__0_n_4 ;
  wire \usedw_reg[4]_i_1__0_n_5 ;
  wire \usedw_reg[4]_i_1__0_n_6 ;
  wire \usedw_reg[4]_i_1__0_n_7 ;
  wire \usedw_reg[4]_i_1__0_n_8 ;
  wire \usedw_reg[4]_i_1__0_n_9 ;
  wire \usedw_reg[7]_i_2__0_n_10 ;
  wire \usedw_reg[7]_i_2__0_n_5 ;
  wire \usedw_reg[7]_i_2__0_n_6 ;
  wire \usedw_reg[7]_i_2__0_n_8 ;
  wire \usedw_reg[7]_i_2__0_n_9 ;
  wire [7:0]usedw_reg__0;
  wire [3:2]\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__1
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_3),
        .O(dout_valid_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_3),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_3),
        .I1(empty_n_i_3__2_n_3),
        .I2(pop),
        .I3(m_axi_gmem1_RVALID),
        .I4(m_axi_gmem1_RREADY),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[3]),
        .I3(usedw_reg__0[2]),
        .O(empty_n_i_2__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__2
       (.I0(usedw_reg__0[0]),
        .I1(usedw_reg__0[5]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[1]),
        .O(empty_n_i_3__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_3),
        .I2(full_n_i_3__2_n_3),
        .I3(m_axi_gmem1_RREADY),
        .I4(m_axi_gmem1_RVALID),
        .I5(pop),
        .O(full_n_i_1__4_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__8
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[2]),
        .I2(usedw_reg__0[4]),
        .I3(usedw_reg__0[3]),
        .O(full_n_i_2__8_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(usedw_reg__0[0]),
        .I3(usedw_reg__0[1]),
        .O(full_n_i_3__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_n_i_4__0
       (.I0(empty_n_reg_n_3),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(m_axi_gmem1_RREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg__0[0]),
        .O(\usedw[0]_i_1__1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[4]_i_2 
       (.I0(usedw_reg__0[1]),
        .O(\usedw[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_3 
       (.I0(usedw_reg__0[3]),
        .I1(usedw_reg__0[4]),
        .O(\usedw[4]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_4 
       (.I0(usedw_reg__0[2]),
        .I1(usedw_reg__0[3]),
        .O(\usedw[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[4]_i_5 
       (.I0(usedw_reg__0[1]),
        .I1(usedw_reg__0[2]),
        .O(\usedw[4]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \usedw[4]_i_6__0 
       (.I0(usedw_reg__0[1]),
        .I1(pop),
        .I2(m_axi_gmem1_RVALID),
        .I3(m_axi_gmem1_RREADY),
        .O(\usedw[4]_i_6__0_n_3 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \usedw[7]_i_1__1 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_3),
        .I4(m_axi_gmem1_RREADY),
        .I5(m_axi_gmem1_RVALID),
        .O(\usedw[7]_i_1__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_3__0 
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw[7]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_4__0 
       (.I0(usedw_reg__0[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw[7]_i_4__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[7]_i_5 
       (.I0(usedw_reg__0[4]),
        .I1(usedw_reg__0[5]),
        .O(\usedw[7]_i_5_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw[0]_i_1__1_n_3 ),
        .Q(usedw_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw_reg[4]_i_1__0_n_10 ),
        .Q(usedw_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw_reg[4]_i_1__0_n_9 ),
        .Q(usedw_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw_reg[4]_i_1__0_n_8 ),
        .Q(usedw_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw_reg[4]_i_1__0_n_7 ),
        .Q(usedw_reg__0[4]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\usedw_reg[4]_i_1__0_n_3 ,\usedw_reg[4]_i_1__0_n_4 ,\usedw_reg[4]_i_1__0_n_5 ,\usedw_reg[4]_i_1__0_n_6 }),
        .CYINIT(usedw_reg__0[0]),
        .DI({usedw_reg__0[3:1],\usedw[4]_i_2_n_3 }),
        .O({\usedw_reg[4]_i_1__0_n_7 ,\usedw_reg[4]_i_1__0_n_8 ,\usedw_reg[4]_i_1__0_n_9 ,\usedw_reg[4]_i_1__0_n_10 }),
        .S({\usedw[4]_i_3_n_3 ,\usedw[4]_i_4_n_3 ,\usedw[4]_i_5_n_3 ,\usedw[4]_i_6__0_n_3 }));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw_reg[7]_i_2__0_n_10 ),
        .Q(usedw_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw_reg[7]_i_2__0_n_9 ),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw_reg[7]_i_2__0_n_8 ),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \usedw_reg[7]_i_2__0 
       (.CI(\usedw_reg[4]_i_1__0_n_3 ),
        .CO({\NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\usedw_reg[7]_i_2__0_n_5 ,\usedw_reg[7]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg__0[5:4]}),
        .O({\NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED [3],\usedw_reg[7]_i_2__0_n_8 ,\usedw_reg[7]_i_2__0_n_9 ,\usedw_reg[7]_i_2__0_n_10 }),
        .S({1'b0,\usedw[7]_i_3__0_n_3 ,\usedw[7]_i_4__0_n_3 ,\usedw[7]_i_5_n_3 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    SR,
    in,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    push,
    Q,
    data_valid,
    m_axi_gmem1_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    m_axi_gmem1_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]SR;
  output [3:0]in;
  output \could_multi_bursts.awlen_buf_reg[0] ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input push;
  input [7:0]Q;
  input data_valid;
  input m_axi_gmem1_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input m_axi_gmem1_WLAST;

  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_i_5_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_3 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_3 ;
  wire \could_multi_bursts.awlen_buf_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire data_valid;
  wire data_vld_i_1__2_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__5_n_3;
  wire fifo_burst_ready;
  wire full_n_i_1__5_n_3;
  wire full_n_i_2__5_n_3;
  wire [3:0]in;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire next_burst;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [3:0]q;
  wire [9:0]\sect_len_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem1_WLAST),
        .I1(\bus_equal_gen.WVALID_Dummy_reg ),
        .I2(m_axi_gmem1_WREADY),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_3 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(q[3]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF75FF)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(data_valid),
        .I1(m_axi_gmem1_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(burst_valid),
        .I4(\bus_equal_gen.WLAST_Dummy_i_5_n_3 ),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_equal_gen.WLAST_Dummy_i_5 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(q[1]),
        .I5(Q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[9] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_3 ),
        .O(\could_multi_bursts.awlen_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(empty_n_i_1__5_n_3),
        .I5(data_vld_reg_n_3),
        .O(data_vld_i_1__2_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__5
       (.I0(next_burst),
        .I1(burst_valid),
        .O(empty_n_i_1__5_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_3),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__5_n_3),
        .I3(push),
        .I4(empty_n_i_1__5_n_3),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_1__5_n_3));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__5_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[2] ),
        .I2(empty_n_i_1__5_n_3),
        .I3(data_vld_reg_n_3),
        .I4(push),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_3),
        .I2(empty_n_i_1__5_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_3),
        .I2(empty_n_i_1__5_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_3),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_3),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_3),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__5_n_3),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    SR,
    invalid_len_event_reg,
    \end_addr_buf_reg[31] ,
    invalid_len_event_reg_0,
    S,
    \align_len_reg[10] ,
    \align_len_reg[31] ,
    \align_len_reg[31]_0 ,
    E,
    ap_rst_n_inv,
    wreq_handling_reg,
    ap_clk,
    last_sect_buf,
    CO,
    wreq_handling_reg_0,
    ap_rst_n,
    Q,
    fifo_wreq_valid_buf_reg,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31]_0 ,
    \data_p1_reg[29] );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]SR;
  output invalid_len_event_reg;
  output \end_addr_buf_reg[31] ;
  output [33:0]invalid_len_event_reg_0;
  output [1:0]S;
  output [1:0]\align_len_reg[10] ;
  output [3:0]\align_len_reg[31] ;
  output [2:0]\align_len_reg[31]_0 ;
  output [0:0]E;
  input ap_rst_n_inv;
  input wreq_handling_reg;
  input ap_clk;
  input last_sect_buf;
  input [0:0]CO;
  input wreq_handling_reg_0;
  input ap_rst_n;
  input [0:0]Q;
  input fifo_wreq_valid_buf_reg;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [1:0]\align_len_reg[10] ;
  wire [3:0]\align_len_reg[31] ;
  wire [2:0]\align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__3_n_3;
  wire data_vld_reg_n_3;
  wire \end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__6_n_3;
  wire full_n_i_2__6_n_3;
  wire invalid_len_event_reg;
  wire [33:0]invalid_len_event_reg_0;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [19:0]\sect_cnt_reg[19] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT5 #(
    .INIT(32'h80AAFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(invalid_len_event_reg),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(wreq_handling_reg_0),
        .I4(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(data_vld_reg_n_3),
        .I5(wreq_handling_reg),
        .O(data_vld_i_1__3_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(data_vld_reg_n_3),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .O(\end_addr_buf_reg[31] ));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__6_n_3),
        .I2(wreq_handling_reg),
        .I3(rs2f_wreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_1__6_n_3));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__6
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__6_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_3),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(invalid_len_event_reg_0[33]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(invalid_len_event_reg_0[32]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(invalid_len_event_reg_0[31]),
        .O(\align_len_reg[10] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(invalid_len_event_reg_0[30]),
        .O(\align_len_reg[10] [0]));
  LUT5 #(
    .INIT(32'h00000004)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_reg_0[33]),
        .I1(fifo_wreq_valid),
        .I2(invalid_len_event_reg_0[31]),
        .I3(invalid_len_event_reg_0[30]),
        .I4(invalid_len_event_reg_0[32]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\align_len_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [16]),
        .I3(\end_addr_buf_reg[31]_0 [16]),
        .I4(\sect_cnt_reg[19] [15]),
        .I5(\end_addr_buf_reg[31]_0 [15]),
        .O(\align_len_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(\sect_cnt_reg[19] [13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\align_len_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(\end_addr_buf_reg[31]_0 [9]),
        .I2(\sect_cnt_reg[19] [10]),
        .I3(\end_addr_buf_reg[31]_0 [10]),
        .I4(\end_addr_buf_reg[31]_0 [11]),
        .I5(\sect_cnt_reg[19] [11]),
        .O(\align_len_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(\end_addr_buf_reg[31]_0 [6]),
        .I2(\sect_cnt_reg[19] [7]),
        .I3(\end_addr_buf_reg[31]_0 [7]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(\sect_cnt_reg[19] [8]),
        .O(\align_len_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg[31]_0 [5]),
        .I1(\sect_cnt_reg[19] [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(\sect_cnt_reg[19] [4]),
        .I5(\end_addr_buf_reg[31]_0 [4]),
        .O(\align_len_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(\end_addr_buf_reg[31]_0 [0]),
        .I2(\sect_cnt_reg[19] [1]),
        .I3(\end_addr_buf_reg[31]_0 [1]),
        .I4(\end_addr_buf_reg[31]_0 [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\align_len_reg[31] [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(wreq_handling_reg),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[1] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(push),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(data_vld_reg_n_3),
        .I5(wreq_handling_reg),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(data_vld_reg_n_3),
        .I5(wreq_handling_reg),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(wreq_handling_reg),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(invalid_len_event_reg_0[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[19]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_0),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_2
   (rs2f_rreq_ack,
    ap_clk,
    ap_rst_n);
  output rs2f_rreq_ack;
  input ap_clk;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire full_n_i_1__9_n_3;
  wire rs2f_rreq_ack;

  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_1__9
       (.I0(rs2f_rreq_ack),
        .I1(ap_rst_n),
        .O(full_n_i_1__9_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_3),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1
   (SR,
    last_sect_buf,
    \q_reg[0]_0 ,
    \could_multi_bursts.next_loop ,
    E,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    push,
    D,
    next_wreq,
    next_resp0,
    push_0,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    wreq_handling_reg_0,
    CO,
    \could_multi_bursts.sect_handling_reg_0 ,
    \sect_len_buf_reg[7] ,
    fifo_wreq_valid,
    \start_addr_buf_reg[31] ,
    next_resp,
    in,
    \throttl_cnt_reg[5] ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    empty_n_reg_0,
    fifo_burst_ready,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    m_axi_gmem1_BVALID,
    full_n_reg_0,
    fifo_wreq_valid_buf_reg);
  output [0:0]SR;
  output last_sect_buf;
  output \q_reg[0]_0 ;
  output \could_multi_bursts.next_loop ;
  output [0:0]E;
  output [0:0]\sect_addr_buf_reg[2] ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output push;
  output [19:0]D;
  output next_wreq;
  output next_resp0;
  output push_0;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input wreq_handling_reg_0;
  input [0:0]CO;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \sect_len_buf_reg[7] ;
  input fifo_wreq_valid;
  input [0:0]\start_addr_buf_reg[31] ;
  input next_resp;
  input [0:0]in;
  input \throttl_cnt_reg[5] ;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input [19:0]Q;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input empty_n_reg_0;
  input fifo_burst_ready;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input m_axi_gmem1_BVALID;
  input full_n_reg_0;
  input fifo_wreq_valid_buf_reg;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1__4_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__3_n_3;
  wire empty_n_reg_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__7_n_3;
  wire full_n_i_2__3_n_3;
  wire full_n_i_3__3_n_3;
  wire full_n_i_4__1_n_3;
  wire full_n_reg_0;
  wire [0:0]in;
  wire last_sect_buf;
  wire m_axi_gmem1_BVALID;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1__0_n_3 ;
  wire \pout[1]_i_1__0_n_3 ;
  wire \pout[2]_i_1__0_n_3 ;
  wire \pout[3]_i_1__0_n_3 ;
  wire \pout[3]_i_2__0_n_3 ;
  wire \pout[3]_i_3__0_n_3 ;
  wire \pout[3]_i_4__0_n_3 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire \q_reg[0]_0 ;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_len_buf_reg[7] ;
  wire [0:0]\start_addr_buf_reg[31] ;
  wire \throttl_cnt_reg[5] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(\throttl_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I1(\throttl_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(wreq_handling_reg_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[7] ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__4
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3__0_n_3 ),
        .I2(data_vld_reg_n_3),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__4_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_3),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__3_n_3));
  LUT6 #(
    .INIT(64'h5DDD5D5DFFFFFFFF)) 
    empty_n_i_1__4
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_wreq_valid),
        .O(\q_reg[0]_0 ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_3),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h000000005DDD5D5D)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\sect_len_buf_reg[7] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(empty_n_reg_0),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__7
       (.I0(full_n_i_2__3_n_3),
        .I1(ap_rst_n),
        .I2(fifo_resp_ready),
        .I3(full_n_i_3__3_n_3),
        .I4(pout_reg__0[1]),
        .I5(full_n_i_4__1_n_3),
        .O(full_n_i_1__7_n_3));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_3),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(full_n_i_2__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    full_n_i_3__3
       (.I0(data_vld_reg_n_3),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pout_reg__0[0]),
        .O(full_n_i_3__3_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__1
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .O(full_n_i_4__1_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_3),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(\sect_len_buf_reg[7] ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem1_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1__0 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(full_n_reg_0),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_3),
        .I4(\pout[3]_i_3__0_n_3 ),
        .O(\pout[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4__0_n_3 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_3),
        .O(\pout[3]_i_4__0_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[0]_i_1__0_n_3 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[1]_i_1__0_n_3 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[2]_i_1__0_n_3 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[3]_i_2__0_n_3 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\start_addr_buf_reg[31] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(last_sect_buf));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2
   (m_axi_gmem1_BREADY,
    ap_NS_fsm,
    \rows_assign_reg_366_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    p_shl_cast_fu_430_p1,
    \i_reg_344_reg[1] ,
    Q,
    \ap_CS_fsm_reg[25] ,
    push,
    ap_rst_n);
  output m_axi_gmem1_BREADY;
  output [1:0]ap_NS_fsm;
  output [0:0]\rows_assign_reg_366_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]p_shl_cast_fu_430_p1;
  input \i_reg_344_reg[1] ;
  input [1:0]Q;
  input \ap_CS_fsm_reg[25] ;
  input push;
  input ap_rst_n;

  wire [1:0]Q;
  wire \ap_CS_fsm_reg[25] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__5_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__2_n_3;
  wire full_n_i_1__8_n_3;
  wire full_n_i_2__4_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_i_4_n_3;
  wire gmem1_BVALID;
  wire \i_reg_344_reg[1] ;
  wire m_axi_gmem1_BREADY;
  wire [0:0]p_shl_cast_fu_430_p1;
  wire pop0;
  wire \pout[0]_i_1__1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [0:0]\rows_assign_reg_366_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(p_shl_cast_fu_430_p1),
        .I1(\i_reg_344_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(gmem1_BVALID),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(gmem1_BVALID),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[25] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__5
       (.I0(push),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(full_n_i_2__4_n_3),
        .I5(data_vld_reg_n_3),
        .O(data_vld_i_1__5_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_3),
        .I1(Q[1]),
        .I2(gmem1_BVALID),
        .O(empty_n_i_1__2_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_3),
        .Q(gmem1_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__8
       (.I0(full_n_i_2__4_n_3),
        .I1(ap_rst_n),
        .I2(m_axi_gmem1_BREADY),
        .I3(\pout_reg_n_3_[2] ),
        .I4(full_n_i_3__0_n_3),
        .I5(full_n_i_4_n_3),
        .O(full_n_i_1__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_2__4
       (.I0(data_vld_reg_n_3),
        .I1(gmem1_BVALID),
        .I2(Q[1]),
        .O(full_n_i_2__4_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .O(full_n_i_3__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    full_n_i_4
       (.I0(push),
        .I1(Q[1]),
        .I2(gmem1_BVALID),
        .I3(data_vld_reg_n_3),
        .O(full_n_i_4_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_3),
        .Q(m_axi_gmem1_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[1] ),
        .O(\pout[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pout[2]_i_3 
       (.I0(Q[1]),
        .I1(gmem1_BVALID),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rows_assign_reg_366[10]_i_2 
       (.I0(gmem1_BVALID),
        .I1(Q[1]),
        .O(\rows_assign_reg_366_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_read
   (m_axi_gmem1_RREADY,
    ap_clk,
    ap_rst_n_inv,
    m_axi_gmem1_RVALID,
    ap_rst_n);
  output m_axi_gmem1_RREADY;
  input ap_clk;
  input ap_rst_n_inv;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buff_rdata_n_4;
  wire \bus_equal_gen.rdata_valid_t_reg_n_3 ;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire rdata_ack_t;
  wire rs2f_rreq_ack;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_4),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_4),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0_2 fifo_rreq
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .rs2f_rreq_ack(rs2f_rreq_ack));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .rdata_ack_t(rdata_ack_t));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_3 rs_rreq
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .rs2f_rreq_ack(rs2f_rreq_ack));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice
   (gmem1_AWREADY,
    ap_enable_reg_pp1_iter3_reg,
    ap_enable_reg_pp1_iter0_reg,
    ap_NS_fsm,
    E,
    \state_reg[0]_0 ,
    \q_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3_reg_0,
    ap_enable_reg_pp1_iter3_reg_1,
    ap_enable_reg_pp1_iter0_reg_0,
    Q,
    ap_enable_reg_pp1_iter0,
    full_n_reg,
    \ap_CS_fsm_reg[18] ,
    rs2f_wreq_ack,
    \gmem1_addr_reg_1208_reg[29] );
  output gmem1_AWREADY;
  output ap_enable_reg_pp1_iter3_reg;
  output ap_enable_reg_pp1_iter0_reg;
  output [1:0]ap_NS_fsm;
  output [0:0]E;
  output [0:0]\state_reg[0]_0 ;
  output [29:0]\q_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3_reg_0;
  input ap_enable_reg_pp1_iter3_reg_1;
  input ap_enable_reg_pp1_iter0_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp1_iter0;
  input full_n_reg;
  input \ap_CS_fsm_reg[18] ;
  input rs2f_wreq_ack;
  input [29:0]\gmem1_addr_reg_1208_reg[29] ;

  wire [0:0]E;
  wire [1:0]Q;
  wire \ap_CS_fsm_reg[18] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3_i_2_n_3;
  wire ap_enable_reg_pp1_iter3_reg;
  wire ap_enable_reg_pp1_iter3_reg_0;
  wire ap_enable_reg_pp1_iter3_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_3 ;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1__1_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_2_n_3 ;
  wire \data_p1[2]_i_1__1_n_3 ;
  wire \data_p1[3]_i_1__1_n_3 ;
  wire \data_p1[4]_i_1__1_n_3 ;
  wire \data_p1[5]_i_1__1_n_3 ;
  wire \data_p1[6]_i_1__1_n_3 ;
  wire \data_p1[7]_i_1__1_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [29:0]data_p2;
  wire full_n_reg;
  wire gmem1_AWREADY;
  wire [29:0]\gmem1_addr_reg_1208_reg[29] ;
  wire load_p1;
  wire [1:0]next__0;
  wire [29:0]\q_reg[29] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_3;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_3 ;
  wire \state[1]_i_1__1_n_3 ;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(Q[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT5 #(
    .INIT(32'h0AF80508)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(Q[0]),
        .I1(gmem1_AWREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[18] ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hAA33AA0F)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(gmem1_AWREADY),
        .I1(full_n_reg),
        .I2(ap_enable_reg_pp1_iter0_reg_0),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    ap_enable_reg_pp1_iter0_i_3
       (.I0(gmem1_AWREADY),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT6 #(
    .INIT(64'hA000888888888888)) 
    ap_enable_reg_pp1_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp1_iter2),
        .I2(ap_enable_reg_pp1_iter3_reg_0),
        .I3(ap_enable_reg_pp1_iter3_i_2_n_3),
        .I4(ap_enable_reg_pp1_iter3_reg_1),
        .I5(ap_enable_reg_pp1_iter0_reg_0),
        .O(ap_enable_reg_pp1_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp1_iter3_i_2
       (.I0(gmem1_AWREADY),
        .I1(Q[0]),
        .O(ap_enable_reg_pp1_iter3_i_2_n_3));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[29]_i_1__0 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(Q[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2 
       (.I0(\gmem1_addr_reg_1208_reg[29] [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\gmem1_addr_reg_1208_reg[29] [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\gmem1_addr_reg_1208_reg[29] [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_3 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_3 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_3 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_3 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_3 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_3 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_3 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_3 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_3 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[29]_i_1__0 
       (.I0(Q[0]),
        .I1(gmem1_AWREADY),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem1_addr_reg_1208_reg[29] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(rs2f_wreq_ack),
        .I3(state__0[0]),
        .I4(gmem1_AWREADY),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(gmem1_AWREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem1_AWREADY),
        .I4(Q[0]),
        .O(\state[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(Q[0]),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_wreq_ack),
        .O(\state[1]_i_1__1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_3 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice_3
   (ap_rst_n_inv,
    ap_clk,
    rs2f_rreq_ack);
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_rreq_ack;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[1]),
        .O(next__0[0]));
  LUT3 #(
    .INIT(8'h24)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_rst_n_inv,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_3;
  (* RTL_KEEP = "yes" *) wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .O(next__0[0]));
  LUT4 #(
    .INIT(16'h1140)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(state__0[0]),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF05)) 
    s_ready_t_i_1__2
       (.I0(state__0[0]),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state__0[1]),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__2_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_3),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_throttl
   (m_axi_gmem1_AWVALID,
    Q,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \throttl_cnt_reg[7]_0 ,
    AWVALID_Dummy,
    D,
    AWLEN,
    \could_multi_bursts.awlen_buf_reg[1] ,
    m_axi_gmem1_AWREADY,
    ap_rst_n_inv,
    E,
    ap_clk);
  output m_axi_gmem1_AWVALID;
  output [1:0]Q;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output \throttl_cnt_reg[7]_0 ;
  input AWVALID_Dummy;
  input [1:0]D;
  input [1:0]AWLEN;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input m_axi_gmem1_AWREADY;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;

  wire [1:0]AWLEN;
  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_AWVALID_INST_0_i_1_n_3;
  wire [7:2]p_0_in;
  wire \throttl_cnt_reg[7]_0 ;
  wire [7:2]throttl_cnt_reg__0;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(m_axi_gmem1_AWREADY),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(m_axi_gmem1_AWVALID_INST_0_i_1_n_3),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_gmem1_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[7]),
        .I4(throttl_cnt_reg__0[6]),
        .I5(m_axi_gmem1_AWVALID_INST_0_i_1_n_3),
        .O(m_axi_gmem1_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem1_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .O(m_axi_gmem1_AWVALID_INST_0_i_1_n_3));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(AWLEN[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg__0[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \throttl_cnt[3]_i_1 
       (.I0(AWLEN[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[1] ),
        .I2(throttl_cnt_reg__0[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(throttl_cnt_reg__0[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg__0[3]),
        .I3(throttl_cnt_reg__0[2]),
        .I4(throttl_cnt_reg__0[4]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(m_axi_gmem1_AWVALID_INST_0_i_1_n_3),
        .I2(throttl_cnt_reg__0[5]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_gmem1_AWVALID_INST_0_i_1_n_3),
        .I1(throttl_cnt_reg__0[5]),
        .I2(throttl_cnt_reg__0[4]),
        .I3(throttl_cnt_reg__0[6]),
        .I4(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg__0[4]),
        .I1(throttl_cnt_reg__0[5]),
        .I2(m_axi_gmem1_AWVALID_INST_0_i_1_n_3),
        .I3(throttl_cnt_reg__0[6]),
        .I4(throttl_cnt_reg__0[7]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_gmem1_AWVALID_INST_0_i_1_n_3),
        .I1(throttl_cnt_reg__0[6]),
        .I2(throttl_cnt_reg__0[7]),
        .I3(throttl_cnt_reg__0[4]),
        .I4(throttl_cnt_reg__0[5]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg__0[3]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg__0[4]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg__0[5]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg__0[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_write
   (m_axi_gmem1_BREADY,
    AWVALID_Dummy,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WLAST,
    ap_enable_reg_pp1_iter3_reg,
    ap_NS_fsm,
    ap_enable_reg_pp1_iter0_reg,
    SR,
    \ap_CS_fsm_reg[21] ,
    E,
    \cols_assign_reg_377_reg[0] ,
    WEBWE,
    ram_reg,
    ram_reg_0,
    WEA,
    ram_reg_1,
    cache_2_ce0,
    \j_2_reg_1247_reg[0] ,
    \cols_assign_cast_reg_1238_reg[0] ,
    \rows_assign_reg_366_reg[0] ,
    \data_p2_reg[0] ,
    m_axi_gmem1_AWADDR,
    \m_axi_gmem1_AWLEN[3] ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[7]_0 ,
    D,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    ap_clk,
    \val_reg_1457_reg[7] ,
    ap_rst_n_inv,
    ap_rst_n,
    ap_enable_reg_pp1_iter2,
    ap_enable_reg_pp1_iter3_reg_0,
    ap_enable_reg_pp1_iter0_reg_0,
    p_shl_cast_fu_430_p1,
    \i_reg_344_reg[1] ,
    Q,
    \cols_assign_reg_377_reg[7] ,
    \j_2_reg_1247_reg[10] ,
    ap_enable_reg_pp1_iter1_reg,
    \tmp_16_reg_1243_reg[0] ,
    ap_enable_reg_pp1_iter0,
    ap_reg_ioackin_gmem1_WREADY,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter0_reg_1,
    ap_enable_reg_pp1_iter1_reg_1,
    \tmp_11_t_reg_1220_reg[1] ,
    I_RVALID,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[18] ,
    \throttl_cnt_reg[5] ,
    m_axi_gmem1_WREADY,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[1] ,
    m_axi_gmem1_BVALID,
    \gmem1_addr_reg_1208_reg[29] );
  output m_axi_gmem1_BREADY;
  output AWVALID_Dummy;
  output m_axi_gmem1_WVALID;
  output m_axi_gmem1_WLAST;
  output ap_enable_reg_pp1_iter3_reg;
  output [4:0]ap_NS_fsm;
  output ap_enable_reg_pp1_iter0_reg;
  output [0:0]SR;
  output \ap_CS_fsm_reg[21] ;
  output [0:0]E;
  output [0:0]\cols_assign_reg_377_reg[0] ;
  output [0:0]WEBWE;
  output ram_reg;
  output [0:0]ram_reg_0;
  output [0:0]WEA;
  output [0:0]ram_reg_1;
  output cache_2_ce0;
  output [0:0]\j_2_reg_1247_reg[0] ;
  output [0:0]\cols_assign_cast_reg_1238_reg[0] ;
  output [0:0]\rows_assign_reg_366_reg[0] ;
  output [0:0]\data_p2_reg[0] ;
  output [29:0]m_axi_gmem1_AWADDR;
  output [3:0]\m_axi_gmem1_AWLEN[3] ;
  output [0:0]\throttl_cnt_reg[7] ;
  output \throttl_cnt_reg[7]_0 ;
  output [1:0]D;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  input ap_clk;
  input [7:0]\val_reg_1457_reg[7] ;
  input ap_rst_n_inv;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter2;
  input ap_enable_reg_pp1_iter3_reg_0;
  input ap_enable_reg_pp1_iter0_reg_0;
  input [0:0]p_shl_cast_fu_430_p1;
  input \i_reg_344_reg[1] ;
  input [4:0]Q;
  input \cols_assign_reg_377_reg[7] ;
  input \j_2_reg_1247_reg[10] ;
  input ap_enable_reg_pp1_iter1_reg;
  input \tmp_16_reg_1243_reg[0] ;
  input ap_enable_reg_pp1_iter0;
  input ap_reg_ioackin_gmem1_WREADY;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter0_reg_1;
  input ap_enable_reg_pp1_iter1_reg_1;
  input [1:0]\tmp_11_t_reg_1220_reg[1] ;
  input I_RVALID;
  input \ap_CS_fsm_reg[25] ;
  input \ap_CS_fsm_reg[18] ;
  input \throttl_cnt_reg[5] ;
  input m_axi_gmem1_WREADY;
  input \throttl_cnt_reg[6] ;
  input [1:0]\throttl_cnt_reg[1] ;
  input m_axi_gmem1_BVALID;
  input [29:0]\gmem1_addr_reg_1208_reg[29] ;

  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire I_RVALID;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [31:8]align_len0;
  wire \align_len0_inferred__1/i__carry__0_n_5 ;
  wire \align_len0_inferred__1/i__carry__0_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len_reg_n_3_[10] ;
  wire \align_len_reg_n_3_[11] ;
  wire \align_len_reg_n_3_[12] ;
  wire \align_len_reg_n_3_[31] ;
  wire \align_len_reg_n_3_[8] ;
  wire \align_len_reg_n_3_[9] ;
  wire \ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[25] ;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter0_reg_1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3_reg;
  wire ap_enable_reg_pp1_iter3_reg_0;
  wire ap_reg_ioackin_gmem1_WREADY;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:3]beat_len_buf;
  wire buff_wdata_n_10;
  wire buff_wdata_n_21;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_5;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_3 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire cache_2_ce0;
  wire [0:0]\cols_assign_cast_reg_1238_reg[0] ;
  wire [0:0]\cols_assign_reg_377_reg[0] ;
  wire \cols_assign_reg_377_reg[7] ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_3 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [31:2]data1;
  wire [0:0]\data_p2_reg[0] ;
  wire data_valid;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire end_addr_carry__0_i_1__0_n_3;
  wire end_addr_carry__0_i_2__0_n_3;
  wire end_addr_carry__0_i_3__0_n_3;
  wire end_addr_carry__0_i_4__0_n_3;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__1_i_1__0_n_3;
  wire end_addr_carry__1_i_2__0_n_3;
  wire end_addr_carry__1_i_3__0_n_3;
  wire end_addr_carry__1_i_4__0_n_3;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__2_i_1__0_n_3;
  wire end_addr_carry__2_i_2__0_n_3;
  wire end_addr_carry__2_i_3__0_n_3;
  wire end_addr_carry__2_i_4__0_n_3;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__3_i_1__0_n_3;
  wire end_addr_carry__3_i_2__0_n_3;
  wire end_addr_carry__3_i_3__0_n_3;
  wire end_addr_carry__3_i_4__0_n_3;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__4_i_1__0_n_3;
  wire end_addr_carry__4_i_2__0_n_3;
  wire end_addr_carry__4_i_3__0_n_3;
  wire end_addr_carry__4_i_4__0_n_3;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__5_i_1__0_n_3;
  wire end_addr_carry__5_i_2__0_n_3;
  wire end_addr_carry__5_i_3__0_n_3;
  wire end_addr_carry__5_i_4__0_n_3;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__6_i_1__0_n_3;
  wire end_addr_carry__6_i_2__0_n_3;
  wire end_addr_carry__6_n_6;
  wire end_addr_carry_i_1__0_n_3;
  wire end_addr_carry_i_2__0_n_3;
  wire end_addr_carry_i_3__0_n_3;
  wire end_addr_carry_i_4__0_n_3;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire fifo_burst_ready;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_16;
  wire fifo_resp_n_17;
  wire fifo_resp_n_18;
  wire fifo_resp_n_19;
  wire fifo_resp_n_20;
  wire fifo_resp_n_21;
  wire fifo_resp_n_22;
  wire fifo_resp_n_23;
  wire fifo_resp_n_24;
  wire fifo_resp_n_25;
  wire fifo_resp_n_26;
  wire fifo_resp_n_27;
  wire fifo_resp_n_28;
  wire fifo_resp_n_29;
  wire fifo_resp_n_3;
  wire fifo_resp_n_30;
  wire fifo_resp_n_34;
  wire fifo_resp_n_35;
  wire fifo_resp_n_36;
  wire fifo_resp_n_5;
  wire fifo_resp_n_7;
  wire fifo_resp_n_8;
  wire fifo_resp_n_9;
  wire [42:39]fifo_wreq_data;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_7;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_3;
  wire first_sect_carry__0_i_2__0_n_3;
  wire first_sect_carry__0_i_3__0_n_3;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry_i_1__0_n_3;
  wire first_sect_carry_i_2__0_n_3;
  wire first_sect_carry_i_3__0_n_3;
  wire first_sect_carry_i_4__0_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire gmem1_AWREADY;
  wire [29:0]\gmem1_addr_reg_1208_reg[29] ;
  wire \i_reg_344_reg[1] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire [0:0]\j_2_reg_1247_reg[0] ;
  wire \j_2_reg_1247_reg[10] ;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire [29:0]m_axi_gmem1_AWADDR;
  wire [3:0]\m_axi_gmem1_AWLEN[3] ;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_30_in;
  wire [0:0]p_shl_cast_fu_430_p1;
  wire push;
  wire push_0;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [0:0]\rows_assign_reg_366_reg[0] ;
  wire rs2f_wreq_ack;
  wire [29:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire rs_wreq_n_5;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_3 ;
  wire \sect_len_buf[1]_i_1_n_3 ;
  wire \sect_len_buf[2]_i_1_n_3 ;
  wire \sect_len_buf[3]_i_1_n_3 ;
  wire \sect_len_buf[4]_i_1_n_3 ;
  wire \sect_len_buf[5]_i_1_n_3 ;
  wire \sect_len_buf[6]_i_1_n_3 ;
  wire \sect_len_buf[7]_i_1_n_3 ;
  wire \sect_len_buf[8]_i_1_n_3 ;
  wire \sect_len_buf[9]_i_2_n_3 ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[12] ;
  wire \start_addr_reg_n_3_[13] ;
  wire \start_addr_reg_n_3_[14] ;
  wire \start_addr_reg_n_3_[15] ;
  wire \start_addr_reg_n_3_[16] ;
  wire \start_addr_reg_n_3_[17] ;
  wire \start_addr_reg_n_3_[18] ;
  wire \start_addr_reg_n_3_[19] ;
  wire \start_addr_reg_n_3_[20] ;
  wire \start_addr_reg_n_3_[21] ;
  wire \start_addr_reg_n_3_[22] ;
  wire \start_addr_reg_n_3_[23] ;
  wire \start_addr_reg_n_3_[24] ;
  wire \start_addr_reg_n_3_[25] ;
  wire \start_addr_reg_n_3_[26] ;
  wire \start_addr_reg_n_3_[27] ;
  wire \start_addr_reg_n_3_[28] ;
  wire \start_addr_reg_n_3_[29] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[30] ;
  wire \start_addr_reg_n_3_[31] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire [1:0]\tmp_11_t_reg_1220_reg[1] ;
  wire \tmp_16_reg_1243_reg[0] ;
  wire [3:0]tmp_strb;
  wire [7:0]\val_reg_1457_reg[7] ;
  wire wreq_handling_reg_n_3;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 ,\align_len0_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[40:39],1'b0,1'b0}),
        .O({align_len0[10:8],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_44,fifo_wreq_n_45,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_3 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__0_n_5 ,\align_len0_inferred__1/i__carry__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[42:41]}),
        .O({\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED [3],align_len0[31],align_len0[12:11]}),
        .S({1'b0,1'b1,fifo_wreq_n_42,fifo_wreq_n_43}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_3_[10] ),
        .R(fifo_wreq_n_5));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_3_[11] ),
        .R(fifo_wreq_n_5));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_3_[12] ),
        .R(fifo_wreq_n_5));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_3_[31] ),
        .R(fifo_wreq_n_5));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_3_[8] ),
        .R(fifo_wreq_n_5));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_3_[9] ),
        .R(fifo_wreq_n_5));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[8] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_buffer buff_wdata
       (.E(E),
        .I_RVALID(I_RVALID),
        .Q(Q[3:1]),
        .SR(SR),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .ap_NS_fsm(ap_NS_fsm[3]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter0_reg_0(buff_wdata_n_5),
        .ap_enable_reg_pp1_iter0_reg_1(ap_enable_reg_pp1_iter0_reg_1),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_1),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3_reg(ap_enable_reg_pp1_iter3_reg_0),
        .ap_reg_ioackin_gmem1_WREADY(ap_reg_ioackin_gmem1_WREADY),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_21),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_gmem1_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (p_30_in),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57}),
        .\cache_0_addr_2_reg_1259_reg[0] (buff_wdata_n_10),
        .cache_2_ce0(cache_2_ce0),
        .\cols_assign_cast_reg_1238_reg[0] (\cols_assign_cast_reg_1238_reg[0] ),
        .\cols_assign_reg_377_reg[0] (\cols_assign_reg_377_reg[0] ),
        .\cols_assign_reg_377_reg[7] (\cols_assign_reg_377_reg[7] ),
        .data_valid(data_valid),
        .gmem1_AWREADY(gmem1_AWREADY),
        .\j_2_reg_1247_reg[0] (\j_2_reg_1247_reg[0] ),
        .\j_2_reg_1247_reg[10] (\j_2_reg_1247_reg[10] ),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .s_ready_t_reg(rs_wreq_n_5),
        .\tmp_11_t_reg_1220_reg[1] (\tmp_11_t_reg_1220_reg[1] ),
        .\tmp_16_reg_1243_reg[0] (\tmp_16_reg_1243_reg[0] ),
        .\val_reg_1457_reg[7] (\val_reg_1457_reg[7] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(m_axi_gmem1_WLAST),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem1_WVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem1_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem1_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem1_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem1_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem1_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem1_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem1_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem1_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem1_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem1_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem1_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem1_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem1_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem1_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem1_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem1_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem1_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem1_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem1_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem1_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem1_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem1_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem1_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem1_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem1_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem1_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem1_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem1_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem1_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem1_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem1_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem1_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.Q(\bus_equal_gen.len_cnt_reg__0 ),
        .SR(\bus_equal_gen.fifo_burst_n_5 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_11 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem1_WVALID),
        .\could_multi_bursts.awlen_buf_reg[0] (\bus_equal_gen.fifo_burst_n_10 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .data_valid(data_valid),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .push(push_0),
        .\sect_len_buf_reg[9] ({sect_len_buf,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .I2(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_3 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem1_WSTRB[0]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem1_WSTRB[1]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem1_WSTRB[2]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem1_WSTRB[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_9),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_3_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem1_AWADDR[2]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem1_AWADDR[1]),
        .I1(\m_axi_gmem1_AWLEN[3] [1]),
        .I2(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem1_AWADDR[0]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem1_AWADDR[4]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem1_AWADDR[3]),
        .I1(\m_axi_gmem1_AWLEN[3] [2]),
        .I2(\m_axi_gmem1_AWLEN[3] [1]),
        .I3(\m_axi_gmem1_AWLEN[3] [0]),
        .I4(\m_axi_gmem1_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_3_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem1_AWADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem1_AWADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem1_AWADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem1_AWADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem1_AWADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem1_AWADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem1_AWADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem1_AWADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem1_AWADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem1_AWADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem1_AWADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem1_AWADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem1_AWADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem1_AWADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem1_AWADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem1_AWADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem1_AWADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem1_AWADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem1_AWADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem1_AWADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem1_AWADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem1_AWADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem1_AWADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem1_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem1_AWADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem1_AWADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem1_AWADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem1_AWADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem1_AWADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem1_AWADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem1_AWADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_gmem1_AWLEN[3] [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_gmem1_AWLEN[3] [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_gmem1_AWLEN[3] [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_gmem1_AWLEN[3] [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_36),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_35),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] ,\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_3,end_addr_carry_i_2__0_n_3,end_addr_carry_i_3__0_n_3,end_addr_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_3),
        .CO({end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] ,\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_3,end_addr_carry__0_i_2__0_n_3,end_addr_carry__0_i_3__0_n_3,end_addr_carry__0_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[9] ),
        .O(end_addr_carry__0_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry__0_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry__0_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry__0_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_3),
        .CO({end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] ,\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_3,end_addr_carry__1_i_2__0_n_3,end_addr_carry__1_i_3__0_n_3,end_addr_carry__1_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_3_[13] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__1_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_3_[12] ),
        .I1(\align_len_reg_n_3_[12] ),
        .O(end_addr_carry__1_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[11] ),
        .O(end_addr_carry__1_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[10] ),
        .O(end_addr_carry__1_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_3),
        .CO({end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_3,end_addr_carry__2_i_2__0_n_3,end_addr_carry__2_i_3__0_n_3,end_addr_carry__2_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_3_[17] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_3_[16] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_3_[15] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_3_[14] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_3),
        .CO({end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_3,end_addr_carry__3_i_2__0_n_3,end_addr_carry__3_i_3__0_n_3,end_addr_carry__3_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_3_[21] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_3_[20] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_3_[19] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_3_[18] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_3),
        .CO({end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_3,end_addr_carry__4_i_2__0_n_3,end_addr_carry__4_i_3__0_n_3,end_addr_carry__4_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_3_[25] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_3_[24] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_3_[23] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_3_[22] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_3),
        .CO({end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_3,end_addr_carry__5_i_2__0_n_3,end_addr_carry__5_i_3__0_n_3,end_addr_carry__5_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_3_[29] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_3_[28] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_3_[27] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_3_[26] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_3),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_3_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_3,end_addr_carry__6_i_2__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_3_[31] ),
        .I1(\start_addr_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_3_[30] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry_i_4__0_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized1 fifo_resp
       (.CO(last_sect),
        .D({fifo_resp_n_11,fifo_resp_n_12,fifo_resp_n_13,fifo_resp_n_14,fifo_resp_n_15,fifo_resp_n_16,fifo_resp_n_17,fifo_resp_n_18,fifo_resp_n_19,fifo_resp_n_20,fifo_resp_n_21,fifo_resp_n_22,fifo_resp_n_23,fifo_resp_n_24,fifo_resp_n_25,fifo_resp_n_26,fifo_resp_n_27,fifo_resp_n_28,fifo_resp_n_29,fifo_resp_n_30}),
        .E(fifo_resp_n_7),
        .Q({\start_addr_reg_n_3_[31] ,\start_addr_reg_n_3_[30] ,\start_addr_reg_n_3_[29] ,\start_addr_reg_n_3_[28] ,\start_addr_reg_n_3_[27] ,\start_addr_reg_n_3_[26] ,\start_addr_reg_n_3_[25] ,\start_addr_reg_n_3_[24] ,\start_addr_reg_n_3_[23] ,\start_addr_reg_n_3_[22] ,\start_addr_reg_n_3_[21] ,\start_addr_reg_n_3_[20] ,\start_addr_reg_n_3_[19] ,\start_addr_reg_n_3_[18] ,\start_addr_reg_n_3_[17] ,\start_addr_reg_n_3_[16] ,\start_addr_reg_n_3_[15] ,\start_addr_reg_n_3_[14] ,\start_addr_reg_n_3_[13] ,\start_addr_reg_n_3_[12] }),
        .SR(fifo_resp_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_9),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (AWVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_36),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_35),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .empty_n_reg_0(fifo_wreq_n_7),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_3),
        .full_n_reg_0(m_axi_gmem1_BREADY),
        .in(invalid_len_event_reg2),
        .last_sect_buf(last_sect_buf),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_wreq(next_wreq),
        .push(push_0),
        .push_0(push),
        .\q_reg[0]_0 (fifo_resp_n_5),
        .\sect_addr_buf_reg[2] (fifo_resp_n_8),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_10 ),
        .\start_addr_buf_reg[31] (first_sect),
        .\throttl_cnt_reg[5] (\throttl_cnt_reg[5] ),
        .wreq_handling_reg(fifo_resp_n_34),
        .wreq_handling_reg_0(wreq_handling_reg_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.Q({Q[4],Q[0]}),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .ap_NS_fsm({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\i_reg_344_reg[1] (\i_reg_344_reg[1] ),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .p_shl_cast_fu_430_p1(p_shl_cast_fu_430_p1),
        .push(push),
        .\rows_assign_reg_366_reg[0] (\rows_assign_reg_366_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(fifo_wreq_n_53),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_42,fifo_wreq_n_43}),
        .SR(fifo_wreq_n_5),
        .\align_len_reg[10] ({fifo_wreq_n_44,fifo_wreq_n_45}),
        .\align_len_reg[31] ({fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49}),
        .\align_len_reg[31]_0 ({fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[29] (rs2f_wreq_data),
        .\end_addr_buf_reg[31] (fifo_wreq_n_7),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_3),
        .invalid_len_event_reg(fifo_wreq_n_6),
        .invalid_len_event_reg_0({fifo_wreq_data,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41}),
        .last_sect_buf(last_sect_buf),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[19] (sect_cnt),
        .wreq_handling_reg(fifo_resp_n_5),
        .wreq_handling_reg_0(wreq_handling_reg_n_3));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_3),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_3,first_sect_carry_i_2__0_n_3,first_sect_carry_i_3__0_n_3,first_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_3,first_sect_carry__0_i_2__0_n_3,first_sect_carry__0_i_3__0_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt[18]),
        .O(first_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(start_addr_buf[29]),
        .I1(sect_cnt[17]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(sect_cnt[16]),
        .I5(start_addr_buf[28]),
        .O(first_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(start_addr_buf[26]),
        .I1(sect_cnt[14]),
        .I2(sect_cnt[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt[13]),
        .I5(start_addr_buf[25]),
        .O(first_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(sect_cnt[11]),
        .I1(start_addr_buf[23]),
        .I2(sect_cnt[9]),
        .I3(start_addr_buf[21]),
        .I4(start_addr_buf[22]),
        .I5(sect_cnt[10]),
        .O(first_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt[8]),
        .I1(start_addr_buf[20]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt[7]),
        .O(first_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[3]),
        .I3(start_addr_buf[15]),
        .I4(sect_cnt[4]),
        .I5(start_addr_buf[16]),
        .O(first_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt[2]),
        .I1(start_addr_buf[14]),
        .I2(sect_cnt[0]),
        .I3(start_addr_buf[12]),
        .I4(start_addr_buf[13]),
        .I5(sect_cnt[1]),
        .O(first_sect_carry_i_4__0_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_6),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_filter_gmem1_m_axi_reg_slice rs_wreq
       (.E(\data_p2_reg[0] ),
        .Q(Q[2:1]),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .ap_NS_fsm(ap_NS_fsm[2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(rs_wreq_n_5),
        .ap_enable_reg_pp1_iter0_reg_0(ap_enable_reg_pp1_iter0_reg_0),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter3_reg(ap_enable_reg_pp1_iter3_reg),
        .ap_enable_reg_pp1_iter3_reg_0(ap_enable_reg_pp1_iter3_reg_0),
        .ap_enable_reg_pp1_iter3_reg_1(buff_wdata_n_5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg(buff_wdata_n_10),
        .gmem1_AWREADY(gmem1_AWREADY),
        .\gmem1_addr_reg_1208_reg[29] (\gmem1_addr_reg_1208_reg[29] ),
        .\q_reg[29] (rs2f_wreq_data),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[0]_0 (rs2f_wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(fifo_resp_n_8));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(fifo_resp_n_8));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_3),
        .CO({sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_3),
        .CO({sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_3),
        .CO({sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_3),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_30),
        .Q(sect_cnt[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_20),
        .Q(sect_cnt[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_19),
        .Q(sect_cnt[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_18),
        .Q(sect_cnt[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_17),
        .Q(sect_cnt[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_16),
        .Q(sect_cnt[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_15),
        .Q(sect_cnt[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_14),
        .Q(sect_cnt[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_13),
        .Q(sect_cnt[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_12),
        .Q(sect_cnt[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_11),
        .Q(sect_cnt[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_29),
        .Q(sect_cnt[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_28),
        .Q(sect_cnt[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_27),
        .Q(sect_cnt[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_26),
        .Q(sect_cnt[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_25),
        .Q(sect_cnt[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_24),
        .Q(sect_cnt[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_23),
        .Q(sect_cnt[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_22),
        .Q(sect_cnt[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_53),
        .D(fifo_resp_n_21),
        .Q(sect_cnt[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(start_addr_buf[2]),
        .I1(\end_addr_buf_reg_n_3_[2] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_3_[3] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(start_addr_buf[4]),
        .I1(\end_addr_buf_reg_n_3_[4] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(start_addr_buf[5]),
        .I1(\end_addr_buf_reg_n_3_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_3_[6] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_3_[7] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(start_addr_buf[8]),
        .I1(\end_addr_buf_reg_n_3_[8] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\end_addr_buf_reg_n_3_[9] ),
        .I1(beat_len_buf[7]),
        .I2(start_addr_buf[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(start_addr_buf[10]),
        .I1(\end_addr_buf_reg_n_3_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(start_addr_buf[11]),
        .I1(\end_addr_buf_reg_n_3_[11] ),
        .I2(beat_len_buf[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_3 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_3 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_3 ),
        .Q(sect_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_3 ),
        .Q(sect_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_3 ),
        .Q(sect_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_3 ),
        .Q(sect_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_3 ),
        .Q(sect_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_3 ),
        .Q(sect_len_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(start_addr_buf[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(start_addr_buf[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[12] ),
        .Q(start_addr_buf[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[13] ),
        .Q(start_addr_buf[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[14] ),
        .Q(start_addr_buf[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[15] ),
        .Q(start_addr_buf[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[16] ),
        .Q(start_addr_buf[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[17] ),
        .Q(start_addr_buf[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[18] ),
        .Q(start_addr_buf[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[19] ),
        .Q(start_addr_buf[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[20] ),
        .Q(start_addr_buf[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[21] ),
        .Q(start_addr_buf[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[22] ),
        .Q(start_addr_buf[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[23] ),
        .Q(start_addr_buf[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[24] ),
        .Q(start_addr_buf[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[25] ),
        .Q(start_addr_buf[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[26] ),
        .Q(start_addr_buf[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[27] ),
        .Q(start_addr_buf[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[28] ),
        .Q(start_addr_buf[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[29] ),
        .Q(start_addr_buf[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(start_addr_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[30] ),
        .Q(start_addr_buf[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[31] ),
        .Q(start_addr_buf[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(start_addr_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(start_addr_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(start_addr_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(start_addr_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(start_addr_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(start_addr_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(start_addr_buf[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_25),
        .Q(\start_addr_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_24),
        .Q(\start_addr_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_23),
        .Q(\start_addr_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_22),
        .Q(\start_addr_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_21),
        .Q(\start_addr_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_20),
        .Q(\start_addr_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_19),
        .Q(\start_addr_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_18),
        .Q(\start_addr_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_17),
        .Q(\start_addr_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_16),
        .Q(\start_addr_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_15),
        .Q(\start_addr_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_14),
        .Q(\start_addr_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_13),
        .Q(\start_addr_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_12),
        .Q(\start_addr_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_7),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_gmem1_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\m_axi_gmem1_AWLEN[3] [1]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .I3(\throttl_cnt_reg[1] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_gmem1_WVALID),
        .I1(m_axi_gmem1_WREADY),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[7]_0 ),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(\m_axi_gmem1_AWLEN[3] [1]),
        .I1(\m_axi_gmem1_AWLEN[3] [0]),
        .I2(\m_axi_gmem1_AWLEN[3] [3]),
        .I3(\m_axi_gmem1_AWLEN[3] [2]),
        .I4(AWVALID_Dummy),
        .I5(\throttl_cnt_reg[5] ),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_34),
        .Q(wreq_handling_reg_n_3),
        .R(ap_rst_n_inv));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
