## Conditional Expressions

### Definition
Conditional expressions in SystemVerilog allow for evaluating conditions and returning values based on whether the condition is true or false. The most common form of a conditional expression is the ternary operator, also known as the conditional operator.

### Characteristics
- **Syntax**: The syntax for the conditional expression is:
  ```
  condition ? true_value : false_value
  ```
- **Evaluation**: If the `condition` evaluates to true, the expression returns `true_value`; otherwise, it returns `false_value`.
- **Short-Circuiting**: Unlike logical operators, conditional expressions always evaluate the condition and return either `true_value` or `false_value`.

### Use Cases
- **Inline Conditional Logic**: They are often used for compactly expressing conditional logic in assignments or function calls.
- **Default Values**: Useful for setting default values based on certain conditions.

### Example
```systemverilog
module conditional_example;
    logic [3:0] a = 4'b1010; // Example value
    logic [3:0] b = 4'b0101; // Another example value
    logic [3:0] max_value;

    initial begin
        // Use conditional expression to find the maximum value
        max_value = (a > b) ? a : b;

        $display("Value of a: %b", a);
        $display("Value of b: %b", b);
        $display("Maximum Value: %b", max_value); // Should output 1010
    end
endmodule
```

### Nested Conditional Expressions
Conditional expressions can be nested to evaluate multiple conditions, though this can reduce readability:
```systemverilog
module nested_conditional_example;
    logic [3:0] x = 4'b1100;
    logic [3:0] y = 4'b0011;
    logic [3:0] z = 4'b0101;
    logic [3:0] result;

    initial begin
        // Nested conditional expression to determine the largest value
        result = (x > y) ? (x > z ? x : z) : (y > z ? y : z);

        $display("Value of x: %b", x);
        $display("Value of y: %b", y);
        $display("Value of z: %b", z);
        $display("Maximum Value: %b", result); // Should output 1100
    end
endmodule
```

### Usage with Functions
You can also use conditional expressions as arguments in function calls:
```systemverilog
module function_conditional_example;
    logic [3:0] a = 4'b1100;
    logic [3:0] b = 4'b1010;

    // Function to return the larger of two values
    function automatic logic [3:0] max(logic [3:0] a, logic [3:0] b);
        return (a > b) ? a : b;
    endfunction

    initial begin
        logic [3:0] max_value;

        // Call the function using conditional expression
        max_value = max(a, b);

        $display("Value of a: %b", a);
        $display("Value of b: %b", b);
        $display("Maximum Value using function: %b", max_value); // Should output 1100
    end
endmodule
```

---

## Summary
### Conditional Expressions
- **Purpose**: Evaluate conditions and return values based on true or false results.
- **Syntax**: `condition ? true_value : false_value`
- **Example**: Used to find maximum values or set default values based on conditions.

Conditional expressions provide a powerful way to implement conditional logic succinctly in your code. They are widely used for inline conditional assignments, making your SystemVerilog code more concise and easier to read in many cases. However, care should be taken to maintain readability, especially with nested expressions.
