# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_axi_gpio_0_0/sim/main_axi_gpio_0_0.vhd" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_axi_iic_0_0/sim/main_axi_iic_0_0.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/rst_sync.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/i2s_ctl.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/DCM.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/Sync_ff.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/i2s_stream.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/i2s_rx_tx.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/d_axi_i2s_audio_v2_0_AXI_L.vhd" \
"../../../../audio_dma.gen/sources_1/bd/main/ipshared/3bba/src/d_axi_i2s_audio_v2_0.vhd" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_d_axi_i2s_audio_0_0/sim/main_d_axi_i2s_audio_0_0.vhd" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_axi_dma_0_0/sim/main_axi_dma_0_0.vhd" \
"../../../../audio_dma.ip_user_files/bd/main/ip/main_rst_ps7_0_100M_0/sim/main_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
