Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jan 19 20:31:32 2022
| Host         : L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.044        0.000                      0                 2349        0.107        0.000                      0                 2349        2.600        0.000                       0                  1184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.044        0.000                      0                 2349        0.107        0.000                      0                 2349        2.600        0.000                       0                  1184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[2][31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 2.422ns (43.069%)  route 3.202ns (56.931%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 10.264 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.801     8.880    data_ext/data_in[7]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.168     9.048 r  data_ext/data_out[31]_INST_0/O
                         net (fo=1, routed)           0.343     9.391    data_ext_out[31]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.053     9.444 r  regfile_i_1/O
                         net (fo=31, routed)          0.916    10.360    regfile/rd_data_in[31]
    SLICE_X7Y66          FDCE                                         r  regfile/regfile_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.342    10.264    regfile/clk
    SLICE_X7Y66          FDCE                                         r  regfile/regfile_reg[2][31]/C
                         clock pessimism              0.193    10.457    
                         clock uncertainty           -0.035    10.422    
    SLICE_X7Y66          FDCE (Setup_fdce_C_D)       -0.018    10.404    regfile/regfile_reg[2][31]
  -------------------------------------------------------------------
                         required time                         10.404    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[17][31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.422ns (43.358%)  route 3.164ns (56.642%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 10.264 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.801     8.880    data_ext/data_in[7]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.168     9.048 r  data_ext/data_out[31]_INST_0/O
                         net (fo=1, routed)           0.343     9.391    data_ext_out[31]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.053     9.444 r  regfile_i_1/O
                         net (fo=31, routed)          0.879    10.323    regfile/rd_data_in[31]
    SLICE_X6Y67          FDCE                                         r  regfile/regfile_reg[17][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.342    10.264    regfile/clk
    SLICE_X6Y67          FDCE                                         r  regfile/regfile_reg[17][31]/C
                         clock pessimism              0.193    10.457    
                         clock uncertainty           -0.035    10.422    
    SLICE_X6Y67          FDCE (Setup_fdce_C_D)       -0.007    10.415    regfile/regfile_reg[17][31]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[17][30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 2.422ns (44.425%)  route 3.030ns (55.575%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 10.206 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.679     8.758    data_ext/data_in[7]
    SLICE_X11Y49         LUT6 (Prop_lut6_I4_O)        0.168     8.926 r  data_ext/data_out[30]_INST_0/O
                         net (fo=1, routed)           0.518     9.444    data_ext_out[30]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.053     9.497 r  regfile_i_2/O
                         net (fo=31, routed)          0.692    10.188    regfile/rd_data_in[30]
    SLICE_X16Y63         FDCE                                         r  regfile/regfile_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.284    10.206    regfile/clk
    SLICE_X16Y63         FDCE                                         r  regfile/regfile_reg[17][30]/C
                         clock pessimism              0.193    10.399    
                         clock uncertainty           -0.035    10.364    
    SLICE_X16Y63         FDCE (Setup_fdce_C_D)        0.004    10.368    regfile/regfile_reg[17][30]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[3][31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 2.422ns (44.198%)  route 3.058ns (55.802%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 10.264 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.801     8.880    data_ext/data_in[7]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.168     9.048 r  data_ext/data_out[31]_INST_0/O
                         net (fo=1, routed)           0.343     9.391    data_ext_out[31]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.053     9.444 r  regfile_i_1/O
                         net (fo=31, routed)          0.773    10.216    regfile/rd_data_in[31]
    SLICE_X6Y66          FDCE                                         r  regfile/regfile_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.342    10.264    regfile/clk
    SLICE_X6Y66          FDCE                                         r  regfile/regfile_reg[3][31]/C
                         clock pessimism              0.193    10.457    
                         clock uncertainty           -0.035    10.422    
    SLICE_X6Y66          FDCE (Setup_fdce_C_D)       -0.007    10.415    regfile/regfile_reg[3][31]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[15][30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 2.422ns (44.856%)  route 2.978ns (55.144%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 10.207 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.679     8.758    data_ext/data_in[7]
    SLICE_X11Y49         LUT6 (Prop_lut6_I4_O)        0.168     8.926 r  data_ext/data_out[30]_INST_0/O
                         net (fo=1, routed)           0.518     9.444    data_ext_out[30]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.053     9.497 r  regfile_i_2/O
                         net (fo=31, routed)          0.639    10.136    regfile/rd_data_in[30]
    SLICE_X13Y62         FDCE                                         r  regfile/regfile_reg[15][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.285    10.207    regfile/clk
    SLICE_X13Y62         FDCE                                         r  regfile/regfile_reg[15][30]/C
                         clock pessimism              0.193    10.400    
                         clock uncertainty           -0.035    10.365    
    SLICE_X13Y62         FDCE (Setup_fdce_C_D)       -0.018    10.347    regfile/regfile_reg[15][30]
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[8][30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 2.422ns (44.864%)  route 2.977ns (55.136%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 10.209 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.679     8.758    data_ext/data_in[7]
    SLICE_X11Y49         LUT6 (Prop_lut6_I4_O)        0.168     8.926 r  data_ext/data_out[30]_INST_0/O
                         net (fo=1, routed)           0.518     9.444    data_ext_out[30]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.053     9.497 r  regfile_i_2/O
                         net (fo=31, routed)          0.638    10.135    regfile/rd_data_in[30]
    SLICE_X15Y60         FDCE                                         r  regfile/regfile_reg[8][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.287    10.209    regfile/clk
    SLICE_X15Y60         FDCE                                         r  regfile/regfile_reg[8][30]/C
                         clock pessimism              0.193    10.402    
                         clock uncertainty           -0.035    10.367    
    SLICE_X15Y60         FDCE (Setup_fdce_C_D)       -0.017    10.350    regfile/regfile_reg[8][30]
  -------------------------------------------------------------------
                         required time                         10.350    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[4][30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.422ns (44.730%)  route 2.993ns (55.270%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 10.206 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.679     8.758    data_ext/data_in[7]
    SLICE_X11Y49         LUT6 (Prop_lut6_I4_O)        0.168     8.926 r  data_ext/data_out[30]_INST_0/O
                         net (fo=1, routed)           0.518     9.444    data_ext_out[30]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.053     9.497 r  regfile_i_2/O
                         net (fo=31, routed)          0.655    10.151    regfile/rd_data_in[30]
    SLICE_X14Y64         FDCE                                         r  regfile/regfile_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.284    10.206    regfile/clk
    SLICE_X14Y64         FDCE                                         r  regfile/regfile_reg[4][30]/C
                         clock pessimism              0.193    10.399    
                         clock uncertainty           -0.035    10.364    
    SLICE_X14Y64         FDCE (Setup_fdce_C_D)        0.004    10.368    regfile/regfile_reg[4][30]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[27][30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 2.422ns (44.741%)  route 2.991ns (55.259%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 10.207 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.679     8.758    data_ext/data_in[7]
    SLICE_X11Y49         LUT6 (Prop_lut6_I4_O)        0.168     8.926 r  data_ext/data_out[30]_INST_0/O
                         net (fo=1, routed)           0.518     9.444    data_ext_out[30]
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.053     9.497 r  regfile_i_2/O
                         net (fo=31, routed)          0.653    10.150    regfile/rd_data_in[30]
    SLICE_X12Y62         FDCE                                         r  regfile/regfile_reg[27][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.285    10.207    regfile/clk
    SLICE_X12Y62         FDCE                                         r  regfile/regfile_reg[27][30]/C
                         clock pessimism              0.193    10.400    
                         clock uncertainty           -0.035    10.365    
    SLICE_X12Y62         FDCE (Setup_fdce_C_D)        0.004    10.369    regfile/regfile_reg[27][30]
  -------------------------------------------------------------------
                         required time                         10.369    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[22][31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 2.422ns (44.757%)  route 2.989ns (55.243%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 10.206 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.801     8.880    data_ext/data_in[7]
    SLICE_X7Y56          LUT6 (Prop_lut6_I4_O)        0.168     9.048 r  data_ext/data_out[31]_INST_0/O
                         net (fo=1, routed)           0.343     9.391    data_ext_out[31]
    SLICE_X6Y58          LUT6 (Prop_lut6_I5_O)        0.053     9.444 r  regfile_i_1/O
                         net (fo=31, routed)          0.704    10.148    regfile/rd_data_in[31]
    SLICE_X10Y65         FDCE                                         r  regfile/regfile_reg[22][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.284    10.206    regfile/clk
    SLICE_X10Y65         FDCE                                         r  regfile/regfile_reg[22][31]/C
                         clock pessimism              0.193    10.399    
                         clock uncertainty           -0.035    10.364    
    SLICE_X10Y65         FDCE (Setup_fdce_C_D)        0.004    10.368    regfile/regfile_reg[22][31]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 data_mem/rom_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/regfile_reg[3][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.422ns (44.554%)  route 3.014ns (55.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 10.270 - 6.000 ) 
    Source Clock Delay      (SCD):    4.737ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.632     4.737    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.080     6.817 r  data_mem/rom_data_reg/DOADO[7]
                         net (fo=1, routed)           0.798     7.615    data_mem/rom_data_reg__0[7]
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.053     7.668 r  data_mem/dmem_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.343     8.011    data_mem_n_24
    SLICE_X11Y53         LUT2 (Prop_lut2_I0_O)        0.068     8.079 r  data_ext_i_25/O
                         net (fo=25, routed)          0.734     8.813    data_ext/data_in[7]
    SLICE_X6Y52          LUT6 (Prop_lut6_I4_O)        0.168     8.981 r  data_ext/data_out[17]_INST_0/O
                         net (fo=1, routed)           0.421     9.403    data_ext_out[17]
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.053     9.456 r  regfile_i_15/O
                         net (fo=31, routed)          0.717    10.173    regfile/rd_data_in[17]
    SLICE_X3Y60          FDCE                                         r  regfile/regfile_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
    P23                                               0.000     6.000 r  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     6.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     8.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        1.348    10.270    regfile/clk
    SLICE_X3Y60          FDCE                                         r  regfile/regfile_reg[3][17]/C
                         clock pessimism              0.193    10.463    
                         clock uncertainty           -0.035    10.428    
    SLICE_X3Y60          FDCE (Setup_fdce_C_D)       -0.034    10.394    regfile/regfile_reg[3][17]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/dmem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.715%)  route 0.197ns (66.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.582     1.580    regfile/clk
    SLICE_X3Y50          FDCE                                         r  regfile/rs2_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.100     1.680 r  regfile/rs2_data_reg[6]/Q
                         net (fo=2, routed)           0.197     1.877    data_mem/dmem_in[6]
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.785     2.100    data_mem/clk
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.485     1.614    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.769    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 processor_ctrl/MemRead_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/rom_data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.057%)  route 0.138ns (53.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.604     1.602    processor_ctrl/clk
    SLICE_X8Y47          FDCE                                         r  processor_ctrl/MemRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     1.720 r  processor_ctrl/MemRead_reg/Q
                         net (fo=3, routed)           0.138     1.858    data_mem/re
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.858     2.173    data_mem/clk
    RAMB18_X0Y18         RAMB18E1                                     r  data_mem/rom_data_reg/CLKARDCLK
                         clock pessimism             -0.523     1.649    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.745    data_mem/rom_data_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/dmem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.118ns (37.416%)  route 0.197ns (62.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.580     1.578    regfile/clk
    SLICE_X6Y53          FDCE                                         r  regfile/rs2_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.118     1.696 r  regfile/rs2_data_reg[10]/Q
                         net (fo=2, routed)           0.197     1.893    data_mem/dmem_in[10]
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.785     2.100    data_mem/clk
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.485     1.614    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     1.769    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/dmem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.100ns (29.911%)  route 0.234ns (70.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.549     1.547    regfile/clk
    SLICE_X9Y60          FDCE                                         r  regfile/rs2_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDCE (Prop_fdce_C_Q)         0.100     1.647 r  regfile/rs2_data_reg[17]/Q
                         net (fo=2, routed)           0.234     1.881    data_mem/dmem_in[17]
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.785     2.100    data_mem/clk
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.503     1.596    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.751    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 processor_ctrl/MemRead_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/dmem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.118ns (29.255%)  route 0.285ns (70.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.604     1.602    processor_ctrl/clk
    SLICE_X8Y47          FDCE                                         r  processor_ctrl/MemRead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.118     1.720 r  processor_ctrl/MemRead_reg/Q
                         net (fo=3, routed)           0.285     2.005    data_mem/re
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.786     2.101    data_mem/clk
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/CLKBWRCLK
                         clock pessimism             -0.325     1.775    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.871    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 processor_ctrl/PCsrc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            PC/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.171ns (46.600%)  route 0.196ns (53.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.604     1.602    processor_ctrl/clk
    SLICE_X10Y47         FDCE                                         r  processor_ctrl/PCsrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDCE (Prop_fdce_C_Q)         0.107     1.709 r  processor_ctrl/PCsrc_reg/Q
                         net (fo=32, routed)          0.196     1.905    PCsrc
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.064     1.969 r  PC_i_27/O
                         net (fo=1, routed)           0.000     1.969    PC/pc_tmp[5]
    SLICE_X8Y50          FDCE                                         r  PC/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.752     2.067    PC/clk
    SLICE_X8Y50          FDCE                                         r  PC/pc_reg[5]/C
                         clock pessimism             -0.325     1.742    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.087     1.829    PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 regfile/rs2_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/dmem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.927%)  route 0.271ns (73.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.546     1.544    regfile/clk
    SLICE_X11Y66         FDCE                                         r  regfile/rs2_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.100     1.644 r  regfile/rs2_data_reg[31]/Q
                         net (fo=2, routed)           0.271     1.915    data_mem/dmem_in[31]
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.785     2.100    data_mem/clk
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.485     1.614    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.155     1.769    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 alu_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/dmem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.246%)  route 0.296ns (74.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.551     1.549    clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  alu_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.100     1.649 r  alu_out_reg[5]/Q
                         net (fo=5, routed)           0.296     1.945    data_mem/addr[5]
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.786     2.101    data_mem/clk
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/CLKBWRCLK
                         clock pessimism             -0.485     1.615    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.798    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 alu_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_mem/dmem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.246%)  route 0.296ns (74.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.551     1.549    clk_IBUF_BUFG
    SLICE_X15Y51         FDCE                                         r  alu_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.100     1.649 r  alu_out_reg[5]/Q
                         net (fo=5, routed)           0.296     1.945    data_mem/addr[5]
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.785     2.100    data_mem/clk
    RAMB36_X0Y10         RAMB36E1                                     r  data_mem/dmem_reg/CLKARDCLK
                         clock pessimism             -0.485     1.614    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.797    data_mem/dmem_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 regfile/regfile_reg[27][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            regfile/rs1_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.264ns (55.221%)  route 0.214ns (44.779%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.551     1.549    regfile/clk
    SLICE_X18Y50         FDCE                                         r  regfile/regfile_reg[27][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDCE (Prop_fdce_C_Q)         0.118     1.667 r  regfile/regfile_reg[27][13]/Q
                         net (fo=2, routed)           0.117     1.784    regfile/regfile_reg[27][13]
    SLICE_X19Y49         LUT6 (Prop_lut6_I0_O)        0.028     1.812 r  regfile/rs1_data[13]_i_6/O
                         net (fo=1, routed)           0.000     1.812    regfile/rs1_data[13]_i_6_n_0
    SLICE_X19Y49         MUXF7 (Prop_muxf7_I0_O)      0.050     1.862 r  regfile/rs1_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.097     1.959    regfile/rs1_data_reg[13]_i_2_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.068     2.027 r  regfile/rs1_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.027    regfile/regfile[13]
    SLICE_X19Y48         FDCE                                         r  regfile/rs1_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clk_IBUF_BUFG_inst/O
                         net (fo=1183, routed)        0.823     2.138    regfile/clk
    SLICE_X19Y48         FDCE                                         r  regfile/rs1_data_reg[13]/C
                         clock pessimism             -0.325     1.813    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.060     1.873    regfile/rs1_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.000       3.505      RAMB36_X0Y10   data_mem/dmem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         6.000       3.817      RAMB36_X0Y10   data_mem/dmem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.000       3.817      RAMB18_X0Y18   data_mem/rom_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.000       3.817      RAMB18_X0Y18   data_mem/rom_data_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.000       3.817      RAMB18_X0Y22   instr_mem/instr_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.000       3.817      RAMB18_X0Y22   instr_mem/instr_out_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         6.000       4.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         6.000       5.250      SLICE_X10Y56   imm_ext_reg[21]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.000       5.250      SLICE_X6Y56    imm_ext_reg[23]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.000       5.250      SLICE_X6Y56    imm_ext_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X10Y56   imm_ext_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X10Y56   imm_ext_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X6Y56    imm_ext_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X6Y56    imm_ext_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X6Y56    imm_ext_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X6Y56    imm_ext_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X10Y56   imm_ext_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X10Y56   imm_ext_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X6Y56    imm_ext_reg[29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.000       2.600      SLICE_X6Y56    imm_ext_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X19Y50   alu_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X19Y50   alu_out_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X20Y52   alu_out_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X20Y52   alu_out_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X22Y54   alu_out_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X22Y54   alu_out_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X19Y55   alu_out_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X19Y55   alu_out_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X18Y55   alu_out_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.000       2.650      SLICE_X18Y55   alu_out_reg[13]/C



