<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRABALHO_FINAL_EMBARCADOS: src/ASF/sam0/utils/cmsis/samd21/include/instance/tcc0.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TRABALHO_FINAL_EMBARCADOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_48df721a600249707234158a96c7fafb.html">ASF</a></li><li class="navelem"><a class="el" href="dir_7cfca43fdac2a4c30da32869189975e9.html">sam0</a></li><li class="navelem"><a class="el" href="dir_1acdffdfd67a16295b6d270d65b858e0.html">utils</a></li><li class="navelem"><a class="el" href="dir_908d54dc55adc28dc59e889cd891cf71.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_af279d8ef37147066f46c5173239084c.html">samd21</a></li><li class="navelem"><a class="el" href="dir_d1c0e4a3971422dc242819d65e377d24.html">include</a></li><li class="navelem"><a class="el" href="dir_f989e52af2a43e85dab3a7983e085d05.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tcc0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tcc0_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAMD21_TCC0_INSTANCE_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAMD21_TCC0_INSTANCE_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========== Register definition for TCC0 peripheral ========== */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define REG_TCC0_CTRLA             (0x42002000U) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_TCC0_CTRLBCLR          (0x42002004U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_TCC0_CTRLBSET          (0x42002005U) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TCC0_SYNCBUSY          (0x42002008U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_TCC0_FCTRLA            (0x4200200CU) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_TCC0_FCTRLB            (0x42002010U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_TCC0_WEXCTRL           (0x42002014U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_TCC0_DRVCTRL           (0x42002018U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TCC0_DBGCTRL           (0x4200201EU) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_TCC0_EVCTRL            (0x42002020U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_TCC0_INTENCLR          (0x42002024U) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TCC0_INTENSET          (0x42002028U) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_TCC0_INTFLAG           (0x4200202CU) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TCC0_STATUS            (0x42002030U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TCC0_COUNT             (0x42002034U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TCC0_PATT              (0x42002038U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_TCC0_WAVE              (0x4200203CU) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_TCC0_PER               (0x42002040U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_TCC0_CC0               (0x42002044U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_TCC0_CC1               (0x42002048U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_TCC0_CC2               (0x4200204CU) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_TCC0_CC3               (0x42002050U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_TCC0_PATTB             (0x42002064U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_TCC0_WAVEB             (0x42002068U) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define REG_TCC0_PERB              (0x4200206CU) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define REG_TCC0_CCB0              (0x42002070U) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define REG_TCC0_CCB1              (0x42002074U) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define REG_TCC0_CCB2              (0x42002078U) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define REG_TCC0_CCB3              (0x4200207CU) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a1f56c0e830610bfc8c4301f63b813e80">   79</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CTRLA             (*(RwReg  *)0x42002000U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a7167c4fcd469e66ad42c0a9265066eba">   80</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CTRLBCLR          (*(RwReg8 *)0x42002004U) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a9f91f7fd473ef30569ad9c748864f3c1">   81</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CTRLBSET          (*(RwReg8 *)0x42002005U) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="tcc0_8h.html#ad12e74951448d865aecf208fb76d46c7">   82</a></span>&#160;<span class="preprocessor">#define REG_TCC0_SYNCBUSY          (*(RoReg  *)0x42002008U) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="tcc0_8h.html#ab3d8e37144c8544c57de2f9354881af6">   83</a></span>&#160;<span class="preprocessor">#define REG_TCC0_FCTRLA            (*(RwReg  *)0x4200200CU) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a3e82b63cd5b5717afdb8a5367600ab35">   84</a></span>&#160;<span class="preprocessor">#define REG_TCC0_FCTRLB            (*(RwReg  *)0x42002010U) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a3b3702b80c2ea5b0b6c96e235ba3fd47">   85</a></span>&#160;<span class="preprocessor">#define REG_TCC0_WEXCTRL           (*(RwReg  *)0x42002014U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a7012404b12accd00d325f7d44f47d201">   86</a></span>&#160;<span class="preprocessor">#define REG_TCC0_DRVCTRL           (*(RwReg  *)0x42002018U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a12089f69737b0d173085cd9a10a39007">   87</a></span>&#160;<span class="preprocessor">#define REG_TCC0_DBGCTRL           (*(RwReg8 *)0x4200201EU) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a291dc420fe89a8f64b5f7595fff350ce">   88</a></span>&#160;<span class="preprocessor">#define REG_TCC0_EVCTRL            (*(RwReg  *)0x42002020U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a4a8085ad41af940842d4e6fa315e64b8">   89</a></span>&#160;<span class="preprocessor">#define REG_TCC0_INTENCLR          (*(RwReg  *)0x42002024U) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a16fcec76af657a3e9bebb6fe67fc691d">   90</a></span>&#160;<span class="preprocessor">#define REG_TCC0_INTENSET          (*(RwReg  *)0x42002028U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="tcc0_8h.html#ad7cfbcbbf271b717b5aad74559a82591">   91</a></span>&#160;<span class="preprocessor">#define REG_TCC0_INTFLAG           (*(RwReg  *)0x4200202CU) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="tcc0_8h.html#aed82ff5ae8800131c9024713723432ea">   92</a></span>&#160;<span class="preprocessor">#define REG_TCC0_STATUS            (*(RwReg  *)0x42002030U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="tcc0_8h.html#ad4ec4b4914420f77e12894d137675e56">   93</a></span>&#160;<span class="preprocessor">#define REG_TCC0_COUNT             (*(RwReg  *)0x42002034U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a5d6e3f0ebf014ee8f418c4ecb2db0411">   94</a></span>&#160;<span class="preprocessor">#define REG_TCC0_PATT              (*(RwReg16*)0x42002038U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a75eec947876d33c20b90d58491ddbd1d">   95</a></span>&#160;<span class="preprocessor">#define REG_TCC0_WAVE              (*(RwReg  *)0x4200203CU) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a13d1251e032783cf584cc130fa076293">   96</a></span>&#160;<span class="preprocessor">#define REG_TCC0_PER               (*(RwReg  *)0x42002040U) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a7c2ef52bf209e4b62b948805d8697625">   97</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CC0               (*(RwReg  *)0x42002044U) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a93e21d3c17fde3639b32a4d0afe7533e">   98</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CC1               (*(RwReg  *)0x42002048U) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="tcc0_8h.html#ae6b036c8155abdc365a3a38acb546578">   99</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CC2               (*(RwReg  *)0x4200204CU) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="tcc0_8h.html#abde7ae0589f3b0235df287b0909c49c2">  100</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CC3               (*(RwReg  *)0x42002050U) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a43ee5726eeded938e8abf7d5ca18f31b">  101</a></span>&#160;<span class="preprocessor">#define REG_TCC0_PATTB             (*(RwReg16*)0x42002064U) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="tcc0_8h.html#ad92af3babb7ad3eb883d67b77bc2acb4">  102</a></span>&#160;<span class="preprocessor">#define REG_TCC0_WAVEB             (*(RwReg  *)0x42002068U) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="tcc0_8h.html#ae0e58dffa1d0ee667ea8c22ca38c5672">  103</a></span>&#160;<span class="preprocessor">#define REG_TCC0_PERB              (*(RwReg  *)0x4200206CU) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a4d2408c76e59d49895000780b6eb2267">  104</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CCB0              (*(RwReg  *)0x42002070U) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a9ed62c557d59f405c4392ec2531f9586">  105</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CCB1              (*(RwReg  *)0x42002074U) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a874c693383dbfbfa2c646500eed1544d">  106</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CCB2              (*(RwReg  *)0x42002078U) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="tcc0_8h.html#a8e1ab07cef8451a5982632431aa8b958">  107</a></span>&#160;<span class="preprocessor">#define REG_TCC0_CCB3              (*(RwReg  *)0x4200207CU) </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* ========== Instance parameters for TCC0 peripheral ========== */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define TCC0_CC_NUM                 4        // Number of Compare/Capture units</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define TCC0_DITHERING              1        // Dithering feature implemented</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_MC_0           14</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_MC_1           15</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_MC_2           16</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_MC_3           17</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_MC_LSB         14</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_MC_MSB         17</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_MC_SIZE        4</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define TCC0_DMAC_ID_OVF            13       // DMA overflow/underflow/retrigger trigger</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define TCC0_DTI                    1        // Dead-Time-Insertion feature implemented</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define TCC0_EXT                    31       // (@_DITHERING*16+@_PG*8+@_SWAP*4+@_DTI*2+@_OTMX*1)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define TCC0_GCLK_ID                26       // Index of Generic Clock</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define TCC0_MASTER                 0       </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define TCC0_OTMX                   1        // Output Matrix feature implemented</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define TCC0_OW_NUM                 8        // Number of Output Waveforms</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define TCC0_PG                     1        // Pattern Generation feature implemented</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define TCC0_SIZE                   24      </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TCC0_SWAP                   1        // DTI outputs swap feature implemented</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TCC0_TYPE                   1        // TCC type 0 : NA, 1 : Master, 2 : Slave</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMD21_TCC0_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
