Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 21:35:49 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_33/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 1364        0.012        0.000                      0                 1364        2.172        0.000                       0                  1343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.447}        4.895           204.290         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                 1364        0.012        0.000                      0                 1364        2.172        0.000                       0                  1343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 genblk1[78].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Destination:            reg_out/reg_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.895ns  (vclock rise@4.895ns - vclock rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.134ns (46.655%)  route 2.440ns (53.345%))
  Logic Levels:           18  (CARRY8=9 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 6.508 - 4.895 ) 
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.118ns (routing 0.171ns, distribution 0.947ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.155ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1342, routed)        1.118     2.064    genblk1[78].reg_in/clk_IBUF_BUFG
    SLICE_X120Y549       FDRE                                         r  genblk1[78].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y549       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.145 r  genblk1[78].reg_in/reg_out_reg[0]/Q
                         net (fo=5, routed)           0.181     2.326    genblk1[78].reg_in/Q[0]
    SLICE_X120Y549       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.474 r  genblk1[78].reg_in/z__0_carry_i_11__5/O
                         net (fo=1, routed)           0.009     2.483    conv/mul50/reg_out[7]_i_562[1]
    SLICE_X120Y549       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.716 r  conv/mul50/z__0_carry/O[5]
                         net (fo=3, routed)           0.236     2.952    genblk1[80].reg_in/I25[0]
    SLICE_X121Y550       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     3.004 r  genblk1[80].reg_in/reg_out[7]_i_670/O
                         net (fo=1, routed)           0.016     3.020    conv/add000080/reg_out[7]_i_422_0[0]
    SLICE_X121Y550       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     3.137 r  conv/add000080/reg_out_reg[7]_i_558/O[2]
                         net (fo=1, routed)           0.301     3.438    conv/add000080/reg_out_reg[7]_i_558_n_13
    SLICE_X122Y550       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.586 r  conv/add000080/reg_out[21]_i_357/O
                         net (fo=1, routed)           0.009     3.595    conv/add000080/reg_out[21]_i_357_n_0
    SLICE_X122Y550       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.828 r  conv/add000080/reg_out_reg[21]_i_233/O[5]
                         net (fo=2, routed)           0.341     4.169    conv/add000080/reg_out_reg[21]_i_233_n_10
    SLICE_X123Y550       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.222 r  conv/add000080/reg_out[21]_i_254/O
                         net (fo=1, routed)           0.015     4.237    conv/add000080/reg_out[21]_i_254_n_0
    SLICE_X123Y550       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.354 r  conv/add000080/reg_out_reg[21]_i_163/CO[7]
                         net (fo=1, routed)           0.026     4.380    conv/add000080/reg_out_reg[21]_i_163_n_0
    SLICE_X123Y551       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.456 r  conv/add000080/reg_out_reg[21]_i_141/O[1]
                         net (fo=2, routed)           0.225     4.681    conv/add000080/reg_out_reg[21]_i_141_n_14
    SLICE_X125Y552       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.806 r  conv/add000080/reg_out[21]_i_143/O
                         net (fo=1, routed)           0.016     4.822    conv/add000080/reg_out[21]_i_143_n_0
    SLICE_X125Y552       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.056     4.878 r  conv/add000080/reg_out_reg[21]_i_90/O[1]
                         net (fo=1, routed)           0.213     5.091    conv/add000080/reg_out_reg[21]_i_90_n_14
    SLICE_X126Y552       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.142 r  conv/add000080/reg_out[21]_i_50/O
                         net (fo=1, routed)           0.009     5.151    conv/add000080/reg_out[21]_i_50_n_0
    SLICE_X126Y552       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.209     5.360 r  conv/add000080/reg_out_reg[21]_i_30/CO[4]
                         net (fo=1, routed)           0.225     5.585    conv/add000080/reg_out_reg[21]_i_30_n_3
    SLICE_X126Y546       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.635 r  conv/add000080/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.009     5.644    conv/add000080/reg_out[21]_i_12_n_0
    SLICE_X126Y546       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.154     5.798 r  conv/add000080/reg_out_reg[21]_i_3/CO[4]
                         net (fo=2, routed)           0.241     6.039    conv/add000078/reg_out_reg[21]_0[0]
    SLICE_X126Y538       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     6.074 r  conv/add000078/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.011     6.085    conv/add000080/reg_out_reg[21][0]
    SLICE_X126Y538       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     6.212 r  conv/add000080/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, routed)           0.119     6.331    reg_out/a[22]
    SLICE_X126Y539       LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     6.400 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.238     6.638    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y538       FDRE                                         r  reg_out/reg_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.895     4.895 r  
    AP13                                              0.000     4.895 r  clk (IN)
                         net (fo=0)                   0.000     4.895    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.240 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.240    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.240 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.527    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.551 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1342, routed)        0.957     6.508    reg_out/clk_IBUF_BUFG
    SLICE_X126Y538       FDRE                                         r  reg_out/reg_out_reg[17]/C
                         clock pessimism              0.307     6.814    
                         clock uncertainty           -0.035     6.779    
    SLICE_X126Y538       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.705    reg_out/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[103].z_reg[103][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Destination:            genblk1[103].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.447ns period=4.895ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.294%)  route 0.110ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      0.953ns (routing 0.155ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.171ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1342, routed)        0.953     1.609    demux/clk_IBUF_BUFG
    SLICE_X124Y527       FDRE                                         r  demux/genblk1[103].z_reg[103][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y527       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.669 r  demux/genblk1[103].z_reg[103][5]/Q
                         net (fo=1, routed)           0.110     1.779    genblk1[103].reg_in/D[5]
    SLICE_X126Y526       FDRE                                         r  genblk1[103].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1342, routed)        1.106     2.052    genblk1[103].reg_in/clk_IBUF_BUFG
    SLICE_X126Y526       FDRE                                         r  genblk1[103].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.348     1.705    
    SLICE_X126Y526       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.767    genblk1[103].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.447 }
Period(ns):         4.895
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.895       3.605      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.447       2.172      SLICE_X129Y519  genblk1[109].reg_in/reg_out_reg[6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.447       2.172      SLICE_X124Y517  demux/genblk1[122].z_reg[122][4]/C



