Information: Converting capacitance units for library 'sram_32_2048_scn4m_subm_TT_5p0V_25C_lib' since those in library 'NangateOpenCellLibrary' differ. (TIM-106)
Warning: The trip points for the library named sram_32_2048_scn4m_subm_TT_5p0V_25C_lib differ from those in the library named NangateOpenCellLibrary. (TIM-164)
Information: Updating design information... (UID-85)
Warning: Design 'DeltaAcc' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 10
        -transition_time
Design : DeltaAcc
Version: O-2018.06
Date   : Thu Jul 16 04:46:22 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Delta_controller/Delta_controller_output_extractor_inst/o_ch_1_reg[2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: Delta_controller/Delta_controller_output_extractor_inst/o_ch_1_reg[943]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Delta_controller/Delta_controller_output_extractor_inst/o_ch_1_reg[2]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  Delta_controller/Delta_controller_output_extractor_inst/o_ch_1_reg[2]/Q (DFF_X1)     0.04     0.12     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/o_ch_1[2] (net)     6     0.00     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/A[2] (Delta_controller_output_extractor_DW01_inc_2)     0.00     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/A[2] (net)     0.00     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3247/A2 (NAND2_X1)     0.04     0.02     0.14 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3247/ZN (NAND2_X1)     0.01     0.02     0.16 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n2216 (net)     1     0.00     0.16 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U244/A2 (NOR2_X1)     0.01     0.01     0.17 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U244/ZN (NOR2_X1)     0.02     0.03     0.21 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n2214 (net)     1     0.00     0.21 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3246/A2 (NAND2_X1)     0.02     0.01     0.22 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3246/ZN (NAND2_X1)     0.01     0.02     0.24 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n211 (net)     2     0.00     0.24 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3245/A (INV_X1)     0.01     0.02     0.26 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3245/ZN (INV_X1)     0.01     0.02     0.28 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n33 (net)     2     0.00     0.28 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3243/A1 (NAND2_X1)     0.01     0.02     0.29 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3243/ZN (NAND2_X1)     0.01     0.02     0.31 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1491 (net)     2     0.00     0.31 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3242/A (INV_X1)     0.01     0.02     0.33 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3242/ZN (INV_X1)     0.02     0.03     0.36 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1458 (net)     3     0.00     0.36 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3231/A1 (NAND2_X1)     0.02     0.02     0.37 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3231/ZN (NAND2_X1)     0.02     0.03     0.40 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1212 (net)     3     0.00     0.40 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U47/A1 (NOR2_X1)     0.02     0.02     0.42 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U47/ZN (NOR2_X1)     0.02     0.03     0.45 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n2161 (net)     1     0.00     0.45 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3213/A2 (NAND2_X1)     0.02     0.01     0.46 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3213/ZN (NAND2_X1)     0.01     0.02     0.49 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1563 (net)     2     0.00     0.49 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3212/A (INV_X1)     0.01     0.02     0.50 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3212/ZN (INV_X1)     0.02     0.03     0.53 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1536 (net)     4     0.00     0.53 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3200/A1 (NAND2_X1)     0.02     0.02     0.55 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3200/ZN (NAND2_X1)     0.01     0.02     0.58 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1453 (net)     2     0.00     0.58 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3199/A (INV_X1)     0.01     0.02     0.59 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3199/ZN (INV_X1)     0.02     0.03     0.62 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1451 (net)     3     0.00     0.62 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3188/A1 (NAND2_X1)     0.02     0.02     0.64 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3188/ZN (NAND2_X1)     0.01     0.02     0.66 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1427 (net)     2     0.00     0.66 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3187/A (INV_X1)     0.01     0.02     0.68 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3187/ZN (INV_X1)     0.02     0.03     0.71 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1424 (net)     3     0.00     0.71 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3176/A1 (NAND2_X1)     0.02     0.02     0.72 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3176/ZN (NAND2_X1)     0.02     0.03     0.76 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1400 (net)     4     0.00     0.76 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U16/A1 (NOR2_X1)     0.02     0.02     0.77 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U16/ZN (NOR2_X1)     0.02     0.03     0.80 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n10 (net)     1     0.00     0.80 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3143/A1 (NAND2_X1)     0.02     0.01     0.82 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3143/ZN (NAND2_X1)     0.01     0.02     0.84 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1120 (net)     2     0.00     0.84 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3142/A (INV_X1)     0.01     0.02     0.85 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3142/ZN (INV_X1)     0.02     0.03     0.89 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1091 (net)     4     0.00     0.89 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3130/A1 (NAND2_X1)     0.02     0.02     0.91 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3130/ZN (NAND2_X1)     0.01     0.02     0.93 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1009 (net)     2     0.00     0.93 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3129/A (INV_X1)     0.01     0.02     0.95 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3129/ZN (INV_X1)     0.02     0.03     0.98 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n1006 (net)     3     0.00     0.98 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3118/A1 (NAND2_X1)     0.02     0.02     0.99 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3118/ZN (NAND2_X1)     0.01     0.02     1.02 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n982 (net)     2     0.00     1.02 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3117/A (INV_X1)     0.01     0.02     1.03 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3117/ZN (INV_X1)     0.02     0.03     1.06 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n980 (net)     3     0.00     1.06 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3106/A1 (NAND2_X1)     0.02     0.02     1.08 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3106/ZN (NAND2_X1)     0.02     0.03     1.10 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n954 (net)     2     0.00     1.10 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U28/A (INV_X2)     0.02     0.03     1.13 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U28/ZN (INV_X2)     0.02     0.03     1.16 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n903 (net)     7     0.00     1.16 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3084/A1 (NAND2_X1)     0.02     0.02     1.19 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3084/ZN (NAND2_X1)     0.01     0.02     1.21 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n777 (net)     2     0.00     1.21 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3083/A (INV_X1)     0.01     0.02     1.23 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3083/ZN (INV_X1)     0.01     0.02     1.25 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n751 (net)     2     0.00     1.25 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3071/A1 (NAND2_X1)     0.01     0.02     1.26 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3071/ZN (NAND2_X1)     0.01     0.02     1.28 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n664 (net)     2     0.00     1.28 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3070/A (INV_X1)     0.01     0.02     1.30 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3070/ZN (INV_X1)     0.01     0.02     1.32 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n640 (net)     2     0.00     1.32 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3058/A1 (NAND2_X1)     0.01     0.02     1.33 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3058/ZN (NAND2_X1)     0.01     0.02     1.35 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n556 (net)     2     0.00     1.35 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3057/A (INV_X1)     0.01     0.02     1.37 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3057/ZN (INV_X1)     0.02     0.03     1.40 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n554 (net)     3     0.00     1.40 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3046/A1 (NAND2_X1)     0.02     0.02     1.41 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3046/ZN (NAND2_X1)     0.01     0.02     1.44 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n529 (net)     2     0.00     1.44 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3045/A (INV_X1)     0.01     0.02     1.45 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3045/ZN (INV_X1)     0.02     0.03     1.48 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n527 (net)     4     0.00     1.48 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U22/A1 (NAND2_X1)     0.02     0.02     1.50 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U22/ZN (NAND2_X1)     0.01     0.02     1.52 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n15 (net)     1     0.00     1.52 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U23/A1 (OR2_X2)     0.01     0.01     1.53 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U23/ZN (OR2_X2)     0.01     0.05     1.58 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n385 (net)     2     0.00     1.58 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U29/A (INV_X2)     0.01     0.03     1.61 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U29/ZN (INV_X2)     0.02     0.03     1.64 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n335 (net)     7     0.00     1.64 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3003/A1 (NAND2_X1)     0.02     0.02     1.66 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3003/ZN (NAND2_X1)     0.01     0.02     1.68 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n299 (net)     2     0.00     1.68 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3002/A (INV_X1)     0.01     0.02     1.70 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3002/ZN (INV_X1)     0.02     0.03     1.73 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n296 (net)     3     0.00     1.73 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2991/A1 (NAND2_X1)     0.02     0.02     1.74 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2991/ZN (NAND2_X1)     0.02     0.03     1.77 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n272 (net)     2     0.00     1.77 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2/A (INV_X2)     0.02     0.03     1.80 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2/ZN (INV_X2)     0.02     0.03     1.83 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n238 (net)     6     0.00     1.83 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2984/A1 (NAND2_X1)     0.02     0.02     1.85 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2984/ZN (NAND2_X1)     0.01     0.02     1.87 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n224 (net)     2     0.00     1.87 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2983/A (INV_X1)     0.01     0.02     1.89 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2983/ZN (INV_X1)     0.02     0.03     1.92 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n219 (net)     4     0.00     1.92 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2974/A1 (NAND2_X1)     0.02     0.02     1.94 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2974/ZN (NAND2_X1)     0.01     0.02     1.96 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n190 (net)     2     0.00     1.96 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2973/A (INV_X1)     0.01     0.02     1.98 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2973/ZN (INV_X1)     0.02     0.03     2.01 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n188 (net)     3     0.00     2.01 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2962/A1 (NAND2_X1)     0.02     0.02     2.02 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U2962/ZN (NAND2_X1)     0.02     0.03     2.05 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n164 (net)     2     0.00     2.05 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3/A (INV_X2)     0.02     0.03     2.08 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U3/ZN (INV_X2)     0.02     0.03     2.11 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n126 (net)     6     0.00     2.11 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U581/A3 (NAND3_X1)     0.02     0.02     2.13 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U581/ZN (NAND3_X1)     0.02     0.03     2.16 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n161 (net)     2     0.00     2.16 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U579/A (INV_X1)     0.02     0.02     2.18 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U579/ZN (INV_X1)     0.01     0.03     2.20 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n159 (net)     2     0.00     2.20 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U576/A3 (NAND3_X1)     0.01     0.02     2.22 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U576/ZN (NAND3_X1)     0.02     0.03     2.25 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n158 (net)     2     0.00     2.25 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U574/A (INV_X1)     0.02     0.02     2.27 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U574/ZN (INV_X1)     0.01     0.03     2.29 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n156 (net)     2     0.00     2.29 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U571/A3 (NAND3_X1)     0.01     0.02     2.31 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U571/ZN (NAND3_X1)     0.02     0.03     2.34 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n155 (net)     2     0.00     2.34 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U569/A (INV_X1)     0.02     0.02     2.36 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U569/ZN (INV_X1)     0.01     0.03     2.38 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n153 (net)     2     0.00     2.38 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U566/A2 (NAND2_X1)     0.01     0.02     2.40 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U566/ZN (NAND2_X1)     0.01     0.02     2.42 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n151 (net)     2     0.00     2.42 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U564/A (INV_X1)     0.01     0.02     2.44 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U564/ZN (INV_X1)     0.01     0.02     2.46 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n149 (net)     2     0.00     2.46 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U561/A2 (NAND2_X1)     0.01     0.02     2.48 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U561/ZN (NAND2_X1)     0.01     0.02     2.50 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n147 (net)     2     0.00     2.50 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U559/A (INV_X1)     0.01     0.02     2.51 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U559/ZN (INV_X1)     0.01     0.02     2.54 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n143 (net)     2     0.00     2.54 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U553/A2 (NAND2_X1)     0.01     0.02     2.55 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U553/ZN (NAND2_X1)     0.01     0.02     2.57 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n141 (net)     2     0.00     2.57 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U551/A (INV_X1)     0.01     0.02     2.59 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U551/ZN (INV_X1)     0.01     0.02     2.61 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n139 (net)     2     0.00     2.61 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U548/A2 (NAND2_X1)     0.01     0.02     2.63 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U548/ZN (NAND2_X1)     0.01     0.02     2.65 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n137 (net)     2     0.00     2.65 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U546/A (INV_X1)     0.01     0.02     2.67 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U546/ZN (INV_X1)     0.01     0.02     2.68 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n136 (net)     1     0.00     2.68 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U545/A1 (NAND2_X1)     0.01     0.01     2.69 r
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U545/ZN (NAND2_X1)     0.01     0.01     2.71 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/n135 (net)     1     0.00     2.71 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U544/A (XNOR2_X1)     0.01     0.02     2.73 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/U544/ZN (XNOR2_X1)     0.01     0.04     2.77 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/SUM[943] (net)     1     0.00     2.77 f
  Delta_controller/Delta_controller_output_extractor_inst/add_173/SUM[943] (Delta_controller_output_extractor_DW01_inc_2)     0.00     2.77 f
  Delta_controller/Delta_controller_output_extractor_inst/N3156 (net)     0.00     2.77 f
  Delta_controller/Delta_controller_output_extractor_inst/U2087/B1 (AOI22_X1)     0.01     0.01     2.78 f
  Delta_controller/Delta_controller_output_extractor_inst/U2087/ZN (AOI22_X1)     0.03     0.05     2.83 r
  Delta_controller/Delta_controller_output_extractor_inst/n1362 (net)     1     0.00     2.83 r
  Delta_controller/Delta_controller_output_extractor_inst/U2088/A (INV_X1)     0.03     0.01     2.84 r
  Delta_controller/Delta_controller_output_extractor_inst/U2088/ZN (INV_X1)     0.01     0.01     2.85 f
  Delta_controller/Delta_controller_output_extractor_inst/n4395 (net)     1     0.00     2.85 f
  Delta_controller/Delta_controller_output_extractor_inst/o_ch_1_reg[943]/D (DFF_X1)     0.01     0.01     2.86 f
  data arrival time                                                            2.86

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  Delta_controller/Delta_controller_output_extractor_inst/o_ch_1_reg[943]/CK (DFF_X1)     0.00     2.90 r
  library setup time                                               -0.04       2.86
  data required time                                                           2.86
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.86
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: Delta_controller/Delta_controller_weight_manager_inst/PU_itr_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_inst/my_Address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Delta_controller/Delta_controller_weight_manager_inst/PU_itr_reg[0]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  Delta_controller/Delta_controller_weight_manager_inst/PU_itr_reg[0]/Q (DFF_X1)     0.01     0.08     0.08 f
  Delta_controller/Delta_controller_weight_manager_inst/N27 (net)     3     0.00     0.08 f
  Delta_controller/Delta_controller_weight_manager_inst/U21/A1 (AND2_X1)     0.01     0.01     0.09 f
  Delta_controller/Delta_controller_weight_manager_inst/U21/ZN (AND2_X1)     0.01     0.04     0.13 f
  Delta_controller/Delta_controller_weight_manager_inst/n4 (net)     3     0.00     0.13 f
  Delta_controller/Delta_controller_weight_manager_inst/U19/B1 (AOI22_X1)     0.01     0.02     0.15 f
  Delta_controller/Delta_controller_weight_manager_inst/U19/ZN (AOI22_X1)     0.03     0.04     0.19 r
  Delta_controller/Delta_controller_weight_manager_inst/U39/net244872 (net)     1     0.00     0.19 r
  Delta_controller/Delta_controller_weight_manager_inst/U20/A1 (NAND2_X1)     0.03     0.01     0.21 r
  Delta_controller/Delta_controller_weight_manager_inst/U20/ZN (NAND2_X1)     0.02     0.03     0.23 f
  Delta_controller/Delta_controller_weight_manager_inst/N140 (net)     3     0.00     0.23 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/A[0] (Delta_controller_weight_manager_DW01_add_5)     0.00     0.23 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/A[0] (net)     0.00     0.23 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U85/A1 (AND2_X1)     0.02     0.01     0.24 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U85/ZN (AND2_X1)     0.01     0.04     0.28 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2195637 (net)     3     0.00     0.28 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U86/A1 (NAND2_X1)     0.01     0.02     0.30 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U86/ZN (NAND2_X1)     0.01     0.02     0.32 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2203663 (net)     1     0.00     0.32 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U104/A2 (NAND3_X1)     0.01     0.01     0.33 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U104/ZN (NAND3_X1)     0.01     0.02     0.35 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n41 (net)     1     0.00     0.35 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U103/A1 (NAND2_X1)     0.01     0.01     0.37 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U103/ZN (NAND2_X1)     0.01     0.02     0.39 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194512 (net)     2     0.00     0.39 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U56/A2 (AND3_X1)     0.01     0.01     0.40 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U56/ZN (AND3_X1)     0.01     0.05     0.45 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n22 (net)     1     0.00     0.45 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U54/B1 (OAI21_X1)     0.01     0.01     0.46 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U54/ZN (OAI21_X1)     0.01     0.02     0.48 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2201412 (net)     2     0.00     0.48 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U35/A (INV_X1)     0.01     0.02     0.50 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U35/ZN (INV_X1)     0.01     0.02     0.51 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n8 (net)     1     0.00     0.51 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U96/B1 (OAI21_X1)     0.01     0.01     0.53 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U96/ZN (OAI21_X1)     0.01     0.01     0.54 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2198181 (net)     1     0.00     0.54 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U97/A1 (NAND2_X1)     0.01     0.01     0.55 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U97/ZN (NAND2_X1)     0.02     0.03     0.58 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2196525 (net)     3     0.00     0.58 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U156/A2 (NAND3_X1)     0.02     0.02     0.60 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U156/ZN (NAND3_X1)     0.01     0.02     0.63 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[6] (net)     1     0.00     0.63 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U186/A1 (NAND2_X1)     0.01     0.01     0.64 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U186/ZN (NAND2_X1)     0.02     0.02     0.66 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n95 (net)     2     0.00     0.66 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U165/A2 (NAND3_X1)     0.02     0.02     0.68 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U165/ZN (NAND3_X1)     0.01     0.03     0.70 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n83 (net)     2     0.00     0.70 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U173/A1 (NAND2_X1)     0.01     0.02     0.72 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U173/ZN (NAND2_X1)     0.01     0.02     0.74 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2199774 (net)     2     0.00     0.74 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U63/A1 (AND3_X1)     0.01     0.01     0.75 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U63/ZN (AND3_X1)     0.01     0.04     0.79 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2199815 (net)     1     0.00     0.79 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U91/B1 (OAI21_X1)     0.01     0.01     0.81 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U91/ZN (OAI21_X1)     0.01     0.02     0.83 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2200344 (net)     2     0.00     0.83 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U71/A1 (NAND2_X1)     0.01     0.02     0.84 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U71/ZN (NAND2_X1)     0.02     0.03     0.87 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n32 (net)     3     0.00     0.87 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U58/A2 (NAND3_X1)     0.02     0.02     0.89 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U58/ZN (NAND3_X1)     0.02     0.03     0.92 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2211249 (net)     2     0.00     0.92 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U27/A (OAI211_X1)     0.02     0.02     0.93 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U27/ZN (OAI211_X1)     0.03     0.03     0.96 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n1 (net)     2     0.00     0.96 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U243/A2 (NAND3_X1)     0.03     0.02     0.98 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U243/ZN (NAND3_X1)     0.01     0.03     1.00 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[12] (net)     1     0.00     1.00 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U217/A1 (NAND2_X1)     0.01     0.01     1.02 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U217/ZN (NAND2_X1)     0.01     0.02     1.04 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n117 (net)     1     0.00     1.04 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U219/A1 (NAND3_X1)     0.01     0.01     1.05 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U219/ZN (NAND3_X1)     0.01     0.02     1.07 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[13] (net)     1     0.00     1.07 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_13/CI (FA_X1)     0.01     0.02     1.09 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_13/CO (FA_X1)     0.02     0.08     1.17 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[14] (net)     3     0.00     1.17 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U228/A1 (NAND2_X1)     0.02     0.02     1.19 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U228/ZN (NAND2_X1)     0.02     0.03     1.22 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n125 (net)     3     0.00     1.22 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U220/A2 (NAND3_X1)     0.02     0.02     1.23 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U220/ZN (NAND3_X1)     0.01     0.02     1.26 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n119 (net)     1     0.00     1.26 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U233/A1 (NAND2_X1)     0.01     0.01     1.27 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U233/ZN (NAND2_X1)     0.02     0.02     1.29 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n130 (net)     2     0.00     1.29 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U230/A2 (NAND3_X1)     0.02     0.02     1.31 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U230/ZN (NAND3_X1)     0.01     0.03     1.34 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n127 (net)     2     0.00     1.34 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U236/A1 (NAND2_X1)     0.01     0.02     1.35 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U236/ZN (NAND2_X1)     0.01     0.02     1.37 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n132 (net)     1     0.00     1.37 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U239/A1 (NAND3_X1)     0.01     0.01     1.39 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U239/ZN (NAND3_X1)     0.01     0.02     1.41 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[17] (net)     1     0.00     1.41 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_17/CI (FA_X1)     0.01     0.02     1.43 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_17/CO (FA_X1)     0.02     0.08     1.51 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[18] (net)     3     0.00     1.51 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U251/A1 (NAND2_X1)     0.02     0.02     1.52 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U251/ZN (NAND2_X1)     0.02     0.03     1.55 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194048 (net)     2     0.00     1.55 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U79/A2 (NAND3_X1)     0.02     0.02     1.57 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U79/ZN (NAND3_X1)     0.01     0.03     1.59 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[19] (net)     2     0.00     1.59 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U78/A1 (NAND2_X1)     0.01     0.02     1.61 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U78/ZN (NAND2_X1)     0.02     0.03     1.64 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194249 (net)     3     0.00     1.64 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U184/A1 (NAND3_X1)     0.02     0.02     1.65 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U184/ZN (NAND3_X1)     0.01     0.02     1.67 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n93 (net)     1     0.00     1.67 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U195/A1 (NAND2_X1)     0.01     0.01     1.69 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U195/ZN (NAND2_X1)     0.02     0.03     1.71 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n102 (net)     3     0.00     1.71 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U198/A1 (NAND3_X1)     0.02     0.02     1.73 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U198/ZN (NAND3_X1)     0.01     0.02     1.75 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[21] (net)     1     0.00     1.75 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U191/A1 (NAND2_X1)     0.01     0.01     1.77 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U191/ZN (NAND2_X1)     0.02     0.03     1.79 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n99 (net)     3     0.00     1.79 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U193/A2 (NAND3_X1)     0.02     0.02     1.81 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U193/ZN (NAND3_X1)     0.01     0.02     1.84 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[22] (net)     1     0.00     1.84 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U131/A1 (NAND2_X1)     0.01     0.01     1.85 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U131/ZN (NAND2_X1)     0.02     0.03     1.88 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n52 (net)     3     0.00     1.88 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U11/A2 (AND3_X1)     0.02     0.01     1.89 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U11/ZN (AND3_X1)     0.02     0.05     1.94 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n47 (net)     2     0.00     1.94 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U30/B1 (OAI21_X1)     0.02     0.02     1.96 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U30/ZN (OAI21_X1)     0.01     0.02     1.98 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n4 (net)     2     0.00     1.98 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U83/B1 (AOI221_X1)     0.01     0.02     1.99 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U83/ZN (AOI221_X1)     0.05     0.08     2.07 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n37 (net)     1     0.00     2.07 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U137/B1 (OAI21_X1)     0.05     0.01     2.09 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U137/ZN (OAI21_X1)     0.02     0.02     2.11 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n70 (net)     1     0.00     2.11 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U136/A (INV_X1)     0.02     0.01     2.12 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U136/ZN (INV_X1)     0.01     0.02     2.14 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/net2194896 (net)     2     0.00     2.14 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U183/A1 (NAND3_X1)     0.01     0.02     2.16 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U183/ZN (NAND3_X1)     0.02     0.03     2.19 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n91 (net)     2     0.00     2.19 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U211/A1 (NAND2_X1)     0.02     0.02     2.20 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U211/ZN (NAND2_X1)     0.01     0.02     2.22 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n113 (net)     1     0.00     2.22 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U213/A1 (NAND3_X1)     0.01     0.01     2.24 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U213/ZN (NAND3_X1)     0.01     0.02     2.26 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[28] (net)     1     0.00     2.26 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_28/CI (FA_X1)     0.01     0.02     2.28 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U1_28/CO (FA_X1)     0.02     0.08     2.36 f mo 
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/carry[29] (net)     3     0.00     2.36 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U246/A1 (NAND2_X1)     0.02     0.02     2.38 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U246/ZN (NAND2_X1)     0.02     0.03     2.40 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n138 (net)     2     0.00     2.40 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U204/A2 (NAND3_X1)     0.02     0.02     2.42 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U204/ZN (NAND3_X1)     0.02     0.03     2.45 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n108 (net)     2     0.00     2.45 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U222/A1 (NAND2_X1)     0.02     0.02     2.47 f
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U222/ZN (NAND2_X1)     0.01     0.02     2.48 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n120 (net)     1     0.00     2.48 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U159/A1 (AND3_X1)     0.01     0.01     2.49 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U159/ZN (AND3_X1)     0.01     0.05     2.54 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/n82 (net)     1     0.00     2.54 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U163/A (XNOR2_X1)     0.01     0.02     2.56 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/U163/ZN (XNOR2_X1)     0.03     0.04     2.60 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/SUM[31] (net)     1     0.00     2.60 r
  Delta_controller/Delta_controller_weight_manager_inst/add_0_root_add_0_root_add_100_2/SUM[31] (Delta_controller_weight_manager_DW01_add_5)     0.00     2.60 r
  Delta_controller/Delta_controller_weight_manager_inst/Weight_SRAM_addr[31] (net)     0.00     2.60 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/B[31] (Delta_controller_weight_manager_DW01_add_3)     0.00     2.60 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/B[31] (net)     0.00     2.60 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U159/A (XNOR2_X1)     0.03     0.02     2.62 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U159/ZN (XNOR2_X1)     0.03     0.05     2.67 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/n70 (net)     1     0.00     2.67 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U158/B (XNOR2_X1)     0.03     0.02     2.69 r
  Delta_controller/Delta_controller_weight_manager_inst/add_101/U158/ZN (XNOR2_X1)     0.01     0.02     2.71 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/SUM[31] (net)     1     0.00     2.71 f
  Delta_controller/Delta_controller_weight_manager_inst/add_101/SUM[31] (Delta_controller_weight_manager_DW01_add_3)     0.00     2.71 f
  Delta_controller/Delta_controller_weight_manager_inst/DRAM_Address[31] (net)     0.00     2.71 f
  Delta_controller/Delta_controller_weight_manager_inst/DRAM_Address[31] (Delta_controller_weight_manager)     0.00     2.71 f
  Delta_controller/DRAM_Address_weight[31] (net)                    0.00       2.71 f
  Delta_controller/U381/A1 (AOI22_X1)                     0.01      0.01       2.72 f
  Delta_controller/U381/ZN (AOI22_X1)                     0.03      0.03       2.75 r
  Delta_controller/n238 (net)                   1                   0.00       2.75 r
  Delta_controller/U280/A1 (NAND2_X1)                     0.03      0.01       2.77 r
  Delta_controller/U280/ZN (NAND2_X1)                     0.01      0.02       2.79 f
  Delta_controller/DRAM_Address[31] (net)       1                   0.00       2.79 f
  Delta_controller/DRAM_Address[31] (Delta_controller)              0.00       2.79 f
  DRAM_Address[31] (net)                                            0.00       2.79 f
  DRAM_master_inst/Acc_Address[31] (DRAM_master)                    0.00       2.79 f
  DRAM_master_inst/Acc_Address[31] (net)                            0.00       2.79 f
  DRAM_master_inst/U21/A1 (NOR2_X1)                       0.01      0.01       2.80 f
  DRAM_master_inst/U21/ZN (NOR2_X1)                       0.02      0.03       2.83 r
  DRAM_master_inst/n113 (net)                   1                   0.00       2.83 r
  DRAM_master_inst/U22/A1 (NOR2_X1)                       0.02      0.02       2.84 r
  DRAM_master_inst/U22/ZN (NOR2_X1)                       0.01      0.01       2.85 f
  DRAM_master_inst/n307 (net)                   1                   0.00       2.85 f
  DRAM_master_inst/my_Address_reg[31]/D (DFF_X1)          0.01      0.01       2.86 f
  data arrival time                                                            2.86

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  DRAM_master_inst/my_Address_reg[31]/CK (DFF_X1)                   0.00       2.90 r
  library setup time                                               -0.04       2.86
  data required time                                                           2.86
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.86
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/Q (DFF_X1)     0.01     0.08     0.08 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/N23 (net)     2     0.00     0.08 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U5/A1 (AND2_X1)     0.01     0.01     0.09 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U5/ZN (AND2_X1)     0.01     0.04     0.13 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n375 (net)     3     0.00     0.13 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U99/A (BUF_X2)     0.01     0.02     0.14 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U99/Z (BUF_X2)     0.01     0.03     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n396 (net)     6     0.00     0.18 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U49/A (BUF_X2)     0.01     0.02     0.20 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U49/Z (BUF_X2)     0.03     0.06     0.26 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n7 (net)    22     0.00     0.26 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U335/B2 (AOI22_X1)     0.03     0.03     0.29 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U335/ZN (AOI22_X1)     0.03     0.06     0.35 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n146 (net)     1     0.00     0.35 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U336/A2 (NAND2_X1)     0.03     0.01     0.36 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U336/ZN (NAND2_X1)     0.02     0.03     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/N59 (net)     3     0.00     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/A[4] (PU_WB_SRAM_controller_2_DW01_add_0)     0.00     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/A[4] (net)     0.00     0.40 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U57/A1 (NAND2_X1)     0.02     0.02     0.41 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U57/ZN (NAND2_X1)     0.02     0.02     0.43 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n42 (net)     1     0.00     0.43 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U58/A3 (NAND3_X1)     0.02     0.01     0.45 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U58/ZN (NAND3_X1)     0.01     0.03     0.47 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[5] (net)     1     0.00     0.47 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_5/CI (FA_X1)     0.01     0.02     0.49 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_5/CO (FA_X1)     0.02     0.08     0.58 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[6] (net)     3     0.00     0.58 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U20/A1 (NAND2_X1)     0.02     0.02     0.59 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U20/ZN (NAND2_X1)     0.01     0.02     0.62 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n15 (net)     1     0.00     0.62 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U23/A2 (NAND3_X1)     0.01     0.01     0.63 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U23/ZN (NAND3_X1)     0.02     0.03     0.66 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[7] (net)     3     0.00     0.66 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U5/A1 (NAND2_X1)     0.02     0.02     0.68 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U5/ZN (NAND2_X1)     0.01     0.02     0.70 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n4 (net)     1     0.00     0.70 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U7/A2 (NAND3_X1)     0.01     0.01     0.71 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U7/ZN (NAND3_X1)     0.01     0.03     0.74 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[8] (net)     1     0.00     0.74 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_8/CI (FA_X1)     0.01     0.02     0.76 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_8/CO (FA_X1)     0.02     0.08     0.84 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[9] (net)     3     0.00     0.84 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U11/A1 (NAND2_X1)     0.02     0.02     0.86 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U11/ZN (NAND2_X1)     0.01     0.02     0.88 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n8 (net)     1     0.00     0.88 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U13/A2 (NAND3_X1)     0.01     0.01     0.89 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U13/ZN (NAND3_X1)     0.02     0.03     0.93 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[10] (net)     3     0.00     0.93 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U115/A1 (NAND2_X1)     0.02     0.02     0.94 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U115/ZN (NAND2_X1)     0.02     0.03     0.97 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n87 (net)     2     0.00     0.97 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U108/A2 (NAND3_X1)     0.02     0.02     0.99 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U108/ZN (NAND3_X1)     0.01     0.03     1.01 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n81 (net)     2     0.00     1.01 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U104/A1 (NAND2_X1)     0.01     0.02     1.03 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U104/ZN (NAND2_X1)     0.02     0.02     1.05 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n78 (net)     2     0.00     1.05 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U73/A1 (NAND3_X1)     0.02     0.02     1.07 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U73/ZN (NAND3_X1)     0.01     0.03     1.09 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n54 (net)     2     0.00     1.09 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U94/A1 (NAND2_X1)     0.01     0.02     1.11 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U94/ZN (NAND2_X1)     0.01     0.02     1.13 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n71 (net)     1     0.00     1.13 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U97/A1 (NAND3_X1)     0.01     0.01     1.14 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U97/ZN (NAND3_X1)     0.01     0.02     1.16 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[13] (net)     1     0.00     1.16 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_13/CI (FA_X1)     0.01     0.02     1.18 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_13/CO (FA_X1)     0.02     0.08     1.26 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[14] (net)     3     0.00     1.26 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U141/A1 (NAND2_X1)     0.02     0.02     1.28 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U141/ZN (NAND2_X1)     0.02     0.03     1.31 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n106 (net)     2     0.00     1.31 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U110/A2 (NAND3_X1)     0.02     0.02     1.32 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U110/ZN (NAND3_X1)     0.01     0.03     1.35 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n83 (net)     2     0.00     1.35 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U151/A1 (NAND2_X1)     0.01     0.02     1.36 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U151/ZN (NAND2_X1)     0.02     0.03     1.39 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n114 (net)     3     0.00     1.39 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U153/A1 (NAND3_X1)     0.02     0.02     1.41 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U153/ZN (NAND3_X1)     0.01     0.02     1.43 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[16] (net)     1     0.00     1.43 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U157/A1 (NAND2_X1)     0.01     0.01     1.44 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U157/ZN (NAND2_X1)     0.02     0.03     1.47 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n118 (net)     3     0.00     1.47 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U159/A2 (NAND3_X1)     0.02     0.02     1.49 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U159/ZN (NAND3_X1)     0.01     0.02     1.51 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[17] (net)     1     0.00     1.51 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U133/A1 (NAND2_X1)     0.01     0.01     1.52 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U133/ZN (NAND2_X1)     0.02     0.02     1.55 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n100 (net)     2     0.00     1.55 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U111/A2 (NAND3_X1)     0.02     0.02     1.56 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U111/ZN (NAND3_X1)     0.02     0.03     1.60 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n84 (net)     2     0.00     1.60 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U120/A1 (NAND2_X1)     0.02     0.02     1.61 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U120/ZN (NAND2_X1)     0.02     0.03     1.64 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n90 (net)     3     0.00     1.64 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U123/A1 (NAND3_X1)     0.02     0.02     1.66 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U123/ZN (NAND3_X1)     0.01     0.02     1.68 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[19] (net)     1     0.00     1.68 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U89/A1 (NAND2_X1)     0.01     0.01     1.70 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U89/ZN (NAND2_X1)     0.01     0.02     1.71 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n68 (net)     1     0.00     1.71 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U91/A2 (NAND3_X1)     0.01     0.01     1.73 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U91/ZN (NAND3_X1)     0.01     0.03     1.75 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[20] (net)     1     0.00     1.75 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_20/CI (FA_X1)     0.01     0.02     1.77 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_20/CO (FA_X1)     0.02     0.08     1.85 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[21] (net)     3     0.00     1.85 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U79/A1 (NAND2_X1)     0.02     0.02     1.87 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U79/ZN (NAND2_X1)     0.01     0.02     1.89 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n60 (net)     1     0.00     1.89 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U81/A2 (NAND3_X1)     0.01     0.01     1.90 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U81/ZN (NAND3_X1)     0.01     0.03     1.93 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[22] (net)     1     0.00     1.93 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_22/CI (FA_X1)     0.01     0.02     1.95 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_22/CO (FA_X1)     0.02     0.08     2.03 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[23] (net)     3     0.00     2.03 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U49/A1 (NAND2_X1)     0.02     0.02     2.04 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U49/ZN (NAND2_X1)     0.01     0.02     2.06 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n36 (net)     1     0.00     2.06 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U51/A2 (NAND3_X1)     0.01     0.01     2.08 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U51/ZN (NAND3_X1)     0.01     0.03     2.10 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[24] (net)     1     0.00     2.10 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_24/CI (FA_X1)     0.01     0.02     2.12 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_24/CO (FA_X1)     0.02     0.08     2.20 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[25] (net)     3     0.00     2.20 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U40/A1 (NAND2_X1)     0.02     0.02     2.22 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U40/ZN (NAND2_X1)     0.02     0.03     2.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n29 (net)     3     0.00     2.25 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U42/A2 (NAND3_X1)     0.02     0.02     2.27 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U42/ZN (NAND3_X1)     0.01     0.02     2.29 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[26] (net)     1     0.00     2.29 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U31/A1 (NAND2_X1)     0.01     0.01     2.31 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U31/ZN (NAND2_X1)     0.01     0.02     2.33 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n24 (net)     1     0.00     2.33 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U33/A2 (NAND3_X1)     0.01     0.01     2.34 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U33/ZN (NAND3_X1)     0.01     0.03     2.36 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[27] (net)     1     0.00     2.36 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_27/CI (FA_X1)     0.01     0.02     2.38 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U1_27/CO (FA_X1)     0.02     0.08     2.47 f mo 
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/carry[28] (net)     2     0.00     2.47 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U59/CI (FA_X1)     0.02     0.02     2.49 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U59/CO (FA_X1)     0.02     0.08     2.57 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n43 (net)     3     0.00     2.57 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U69/A1 (NAND2_X1)     0.02     0.02     2.59 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U69/ZN (NAND2_X1)     0.01     0.02     2.61 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n51 (net)     1     0.00     2.61 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U65/A1 (NAND3_X1)     0.01     0.01     2.62 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U65/ZN (NAND3_X1)     0.02     0.02     2.64 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n48 (net)     2     0.00     2.64 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U83/A1 (NAND2_X1)     0.02     0.02     2.66 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U83/ZN (NAND2_X1)     0.01     0.02     2.68 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n63 (net)     1     0.00     2.68 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U62/A1 (AND3_X1)     0.01     0.01     2.68 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U62/ZN (AND3_X1)     0.01     0.05     2.73 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/n45 (net)     1     0.00     2.73 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U61/A (XNOR2_X1)     0.01     0.02     2.75 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/U61/ZN (XNOR2_X1)     0.01     0.02     2.77 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/SUM[31] (net)     1     0.00     2.77 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_add_0_root_add_49_2/SUM[31] (PU_WB_SRAM_controller_2_DW01_add_0)     0.00     2.77 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/N125 (net)     0.00     2.77 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U131/A1 (AOI22_X1)     0.01     0.01     2.78 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U131/ZN (AOI22_X1)     0.03     0.03     2.81 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n593 (net)     1     0.00     2.81 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U68/A1 (NAND3_X1)     0.03     0.01     2.83 r
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/U68/ZN (NAND3_X1)     0.01     0.02     2.85 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/n480 (net)     1     0.00     2.85 f
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/D (DFF_X1)     0.01     0.01     2.86 f
  data arrival time                                                            2.86

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  processing_unit_generator[1].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/CK (DFF_X1)     0.00     2.90 r
  library setup time                                               -0.04       2.86
  data required time                                                           2.86
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.86
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[1][20]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_add_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[1][20]/CK (DFF_X1)        0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[1][20]/Q (DFF_X1)         0.03      0.11       0.11 r
  DRAM_slave_inst/stride[0] (net)               5                   0.00       0.11 r
  DRAM_slave_inst/stride[0] (DRAM_slave)                            0.00       0.11 r
  stride[0] (net)                                                   0.00       0.11 r
  Delta_controller/stride[0] (Delta_controller)                     0.00       0.11 r
  Delta_controller/stride[0] (net)                                  0.00       0.11 r
  Delta_controller/Delta_controller_input_loader_inst/stride[0] (Delta_controller_input_loader)     0.00     0.11 r
  Delta_controller/Delta_controller_input_loader_inst/N2136 (net)     0.00     0.11 r
  Delta_controller/Delta_controller_input_loader_inst/U102/A (XOR2_X1)     0.03     0.03     0.13 r
  Delta_controller/Delta_controller_input_loader_inst/U102/Z (XOR2_X1)     0.03     0.07     0.20 r
  Delta_controller/Delta_controller_input_loader_inst/n326 (net)     2     0.00     0.20 r
  Delta_controller/Delta_controller_input_loader_inst/U92/A1 (NAND2_X1)     0.03     0.02     0.22 r
  Delta_controller/Delta_controller_input_loader_inst/U92/ZN (NAND2_X1)     0.01     0.02     0.24 f
  Delta_controller/Delta_controller_input_loader_inst/net2194102 (net)     1     0.00     0.24 f
  Delta_controller/Delta_controller_input_loader_inst/U89/A2 (NAND3_X1)     0.01     0.01     0.25 f
  Delta_controller/Delta_controller_input_loader_inst/U89/ZN (NAND3_X1)     0.02     0.03     0.28 r
  Delta_controller/Delta_controller_input_loader_inst/add_125/carry[2] (net)     1     0.00     0.28 r
  Delta_controller/Delta_controller_input_loader_inst/add_125/U1_2/A (FA_X1)     0.02     0.03     0.30 r mo 
  Delta_controller/Delta_controller_input_loader_inst/add_125/U1_2/S (FA_X1)     0.02     0.10     0.40 f mo 
  Delta_controller/Delta_controller_input_loader_inst/T_input_size[2] (net)     2     0.00     0.40 f
  Delta_controller/Delta_controller_input_loader_inst/U87/A (INV_X1)     0.02     0.02     0.41 f
  Delta_controller/Delta_controller_input_loader_inst/U87/ZN (INV_X1)     0.01     0.02     0.43 r
  Delta_controller/Delta_controller_input_loader_inst/net2195761 (net)     2     0.00     0.43 r
  Delta_controller/Delta_controller_input_loader_inst/U126/A1 (AND2_X1)     0.01     0.01     0.44 r
  Delta_controller/Delta_controller_input_loader_inst/U126/ZN (AND2_X1)     0.01     0.04     0.48 r
  Delta_controller/Delta_controller_input_loader_inst/n346 (net)     1     0.00     0.48 r
  Delta_controller/Delta_controller_input_loader_inst/sub_1_root_r238/U2_3/CI (FA_X1)     0.01     0.02     0.50 r mo 
  Delta_controller/Delta_controller_input_loader_inst/sub_1_root_r238/U2_3/S (FA_X1)     0.02     0.10     0.60 f mo 
  Delta_controller/Delta_controller_input_loader_inst/N1835 (net)     3     0.00     0.60 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/B[3] (Delta_controller_input_loader_DW01_add_12)     0.00     0.60 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/B[3] (net)     0.00     0.60 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U174/A1 (NAND2_X1)     0.02     0.02     0.62 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U174/ZN (NAND2_X1)     0.02     0.03     0.65 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n111 (net)     3     0.00     0.65 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U175/A2 (NAND3_X1)     0.02     0.02     0.67 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U175/ZN (NAND3_X1)     0.01     0.02     0.69 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[4] (net)     1     0.00     0.69 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U81/A1 (NAND2_X1)     0.01     0.01     0.71 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U81/ZN (NAND2_X1)     0.02     0.02     0.73 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n56 (net)     2     0.00     0.73 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U82/A2 (NAND3_X1)     0.02     0.02     0.75 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U82/ZN (NAND3_X1)     0.01     0.03     0.77 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[5] (net)     2     0.00     0.77 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U180/A1 (NAND2_X1)     0.01     0.02     0.79 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U180/ZN (NAND2_X1)     0.02     0.03     0.82 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2198315 (net)     3     0.00     0.82 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U101/A1 (NAND3_X1)     0.02     0.02     0.83 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U101/ZN (NAND3_X1)     0.01     0.02     0.86 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[6] (net)     1     0.00     0.86 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U100/A1 (NAND2_X1)     0.01     0.01     0.87 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U100/ZN (NAND2_X1)     0.01     0.02     0.89 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n77 (net)     1     0.00     0.89 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U98/A2 (NAND3_X1)     0.01     0.01     0.90 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U98/ZN (NAND3_X1)     0.01     0.03     0.93 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[7] (net)     1     0.00     0.93 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U1_7/CI (FA_X1)     0.01     0.02     0.95 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U1_7/CO (FA_X1)     0.02     0.08     1.02 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[8] (net)     3     0.00     1.02 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U94/A1 (NAND2_X1)     0.02     0.02     1.04 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U94/ZN (NAND2_X1)     0.02     0.03     1.07 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n76 (net)     3     0.00     1.07 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U95/A2 (NAND3_X1)     0.02     0.02     1.09 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U95/ZN (NAND3_X1)     0.01     0.02     1.11 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2195135 (net)     1     0.00     1.11 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U190/A1 (NAND2_X1)     0.01     0.01     1.13 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U190/ZN (NAND2_X1)     0.01     0.02     1.14 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n115 (net)     1     0.00     1.14 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U193/A2 (NAND3_X1)     0.01     0.01     1.16 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U193/ZN (NAND3_X1)     0.01     0.03     1.18 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[10] (net)     1     0.00     1.18 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U1_10/CI (FA_X1)     0.01     0.02     1.20 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U1_10/CO (FA_X1)     0.02     0.08     1.28 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[11] (net)     3     0.00     1.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U203/A1 (NAND2_X1)     0.02     0.02     1.30 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U203/ZN (NAND2_X1)     0.01     0.02     1.32 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n121 (net)     1     0.00     1.32 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U205/A2 (NAND3_X1)     0.01     0.01     1.33 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U205/ZN (NAND3_X1)     0.01     0.03     1.36 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[12] (net)     1     0.00     1.36 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U1_12/CI (FA_X1)     0.01     0.02     1.38 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U1_12/CO (FA_X1)     0.02     0.08     1.46 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[13] (net)     3     0.00     1.46 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U167/A1 (NAND2_X1)     0.02     0.02     1.47 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U167/ZN (NAND2_X1)     0.02     0.03     1.50 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n106 (net)     2     0.00     1.50 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U157/A2 (NAND3_X1)     0.02     0.02     1.52 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U157/ZN (NAND3_X1)     0.01     0.03     1.54 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n101 (net)     2     0.00     1.54 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U215/A1 (NAND2_X1)     0.01     0.02     1.56 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U215/ZN (NAND2_X1)     0.02     0.02     1.58 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n125 (net)     2     0.00     1.58 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U149/A1 (NAND3_X1)     0.02     0.02     1.60 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U149/ZN (NAND3_X1)     0.02     0.03     1.63 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n95 (net)     2     0.00     1.63 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U153/A1 (NAND2_X1)     0.02     0.02     1.64 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U153/ZN (NAND2_X1)     0.02     0.03     1.67 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n98 (net)     2     0.00     1.67 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U156/A1 (NAND3_X1)     0.02     0.02     1.68 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U156/ZN (NAND3_X1)     0.02     0.03     1.71 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/carry[16] (net)     2     0.00     1.71 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U185/A1 (NAND2_X1)     0.02     0.02     1.73 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U185/ZN (NAND2_X1)     0.02     0.03     1.76 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2196316 (net)     2     0.00     1.76 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U53/A1 (NAND3_X1)     0.02     0.02     1.77 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U53/ZN (NAND3_X1)     0.01     0.02     1.79 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2198224 (net)     1     0.00     1.79 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U51/B1 (OAI21_X1)     0.01     0.01     1.80 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U51/ZN (OAI21_X1)     0.02     0.03     1.84 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n28 (net)     1     0.00     1.84 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U57/A (OAI21_X1)     0.02     0.01     1.85 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U57/ZN (OAI21_X1)     0.02     0.03     1.88 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n30 (net)     3     0.00     1.88 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U58/A1 (NOR2_X1)     0.02     0.02     1.90 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U58/ZN (NOR2_X1)     0.02     0.03     1.93 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n33 (net)     1     0.00     1.93 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U67/B1 (OAI21_X1)     0.02     0.01     1.94 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U67/ZN (OAI21_X1)     0.01     0.02     1.96 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2195046 (net)     2     0.00     1.96 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U65/A (INV_X1)     0.01     0.02     1.98 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U65/ZN (INV_X1)     0.01     0.02     1.99 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n38 (net)     1     0.00     1.99 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U59/B1 (OAI21_X1)     0.01     0.01     2.01 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U59/ZN (OAI21_X1)     0.02     0.02     2.03 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n40 (net)     2     0.00     2.03 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U64/B1 (AOI21_X1)     0.02     0.01     2.04 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U64/ZN (AOI21_X1)     0.04     0.04     2.08 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2210691 (net)     2     0.00     2.08 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U25/B1 (OAI221_X1)     0.04     0.02     2.10 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U25/ZN (OAI221_X1)     0.03     0.05     2.15 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n6 (net)     3     0.00     2.15 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U88/A1 (NAND2_X1)     0.03     0.02     2.16 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U88/ZN (NAND2_X1)     0.01     0.02     2.19 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n72 (net)     2     0.00     2.19 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U74/A2 (AND3_X1)     0.01     0.01     2.20 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U74/ZN (AND3_X1)     0.01     0.05     2.24 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2194114 (net)     1     0.00     2.24 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U112/A2 (NAND3_X1)     0.01     0.01     2.26 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U112/ZN (NAND3_X1)     0.01     0.03     2.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n83 (net)     2     0.00     2.28 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U109/A1 (NAND2_X1)     0.01     0.02     2.30 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U109/ZN (NAND2_X1)     0.02     0.03     2.33 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n82 (net)     3     0.00     2.33 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U110/A1 (NAND3_X1)     0.02     0.02     2.35 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U110/ZN (NAND3_X1)     0.01     0.02     2.37 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2200030 (net)     1     0.00     2.37 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U161/A1 (NAND2_X1)     0.01     0.01     2.38 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U161/ZN (NAND2_X1)     0.02     0.02     2.40 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2199996 (net)     2     0.00     2.40 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U121/A2 (NAND3_X1)     0.02     0.02     2.42 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U121/ZN (NAND3_X1)     0.01     0.02     2.44 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2200027 (net)     1     0.00     2.44 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U207/A1 (NAND2_X1)     0.01     0.01     2.46 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U207/ZN (NAND2_X1)     0.02     0.03     2.49 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2194109 (net)     4     0.00     2.49 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U117/A2 (NAND3_X1)     0.02     0.02     2.51 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U117/ZN (NAND3_X1)     0.02     0.03     2.54 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2195635 (net)     2     0.00     2.54 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U137/A1 (NAND2_X1)     0.02     0.02     2.56 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U137/ZN (NAND2_X1)     0.01     0.02     2.58 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2194986 (net)     1     0.00     2.58 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U127/A2 (NAND3_X1)     0.01     0.01     2.59 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U127/ZN (NAND3_X1)     0.02     0.03     2.62 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n91 (net)     2     0.00     2.62 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U128/C1 (AOI211_X1)     0.02     0.01     2.63 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U128/ZN (AOI211_X1)     0.04     0.04     2.68 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/n90 (net)     1     0.00     2.68 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U124/B1 (OAI221_X1)     0.04     0.01     2.69 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U124/ZN (OAI221_X1)     0.02     0.04     2.73 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/net2209525 (net)     1     0.00     2.73 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U122/A (XNOR2_X1)     0.02     0.02     2.75 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/U122/ZN (XNOR2_X1)     0.02     0.05     2.79 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/SUM[31] (net)     1     0.00     2.79 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_r238/SUM[31] (Delta_controller_input_loader_DW01_add_12)     0.00     2.79 f
  Delta_controller/Delta_controller_input_loader_inst/N2003 (net)     0.00     2.79 f
  Delta_controller/Delta_controller_input_loader_inst/U141/A1 (NAND2_X1)     0.02     0.01     2.80 f
  Delta_controller/Delta_controller_input_loader_inst/U141/ZN (NAND2_X1)     0.01     0.02     2.82 r
  Delta_controller/Delta_controller_input_loader_inst/n356 (net)     1     0.00     2.82 r
  Delta_controller/Delta_controller_input_loader_inst/U136/A1 (NAND2_X1)     0.01     0.01     2.84 r
  Delta_controller/Delta_controller_input_loader_inst/U136/ZN (NAND2_X1)     0.01     0.01     2.85 f
  Delta_controller/Delta_controller_input_loader_inst/n3121 (net)     1     0.00     2.85 f
  Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_add_address_reg[31]/D (DFF_X1)     0.01     0.01     2.86 f
  data arrival time                                                            2.86

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_add_address_reg[31]/CK (DFF_X1)     0.00     2.90 r
  library setup time                                               -0.04       2.86
  data required time                                                           2.86
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.86
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[0][23]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[59]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[0][23]/CK (DFF_X1)        0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[0][23]/Q (DFF_X1)         0.04      0.12       0.12 r
  DRAM_slave_inst/weight_num_len[0] (net)       7                   0.00       0.12 r
  DRAM_slave_inst/weight_num_len[0] (DRAM_slave)                    0.00       0.12 r
  weight_num_len[0] (net)                                           0.00       0.12 r
  processing_unit_generator[3].processing_unit_inst/weight_num_len[0] (processing_unit_0)     0.00     0.12 r
  processing_unit_generator[3].processing_unit_inst/weight_num_len[0] (net)     0.00     0.12 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/weight_num_len[0] (PU_repetition_weight_buffer_1)     0.00     0.12 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/weight_num_len[0] (net)     0.00     0.12 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2293/A (INV_X1)     0.04     0.02     0.14 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2293/ZN (INV_X1)     0.01     0.02     0.16 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2047 (net)     3     0.00     0.16 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U43/A (INV_X1)     0.01     0.02     0.18 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U43/ZN (INV_X1)     0.01     0.02     0.20 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n66 (net)     2     0.00     0.20 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U44/A (INV_X1)     0.01     0.02     0.22 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U44/ZN (INV_X1)     0.01     0.02     0.23 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n69 (net)     3     0.00     0.23 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2375/A2 (NAND2_X1)     0.01     0.02     0.25 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2375/ZN (NAND2_X1)     0.02     0.03     0.28 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2414 (net)     3     0.00     0.28 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U49/A (INV_X1)     0.02     0.02     0.30 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U49/ZN (INV_X1)     0.01     0.02     0.32 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n77 (net)     4     0.00     0.32 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U46/A (INV_X1)     0.01     0.02     0.34 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U46/ZN (INV_X1)     0.03     0.05     0.38 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n73 (net)     6     0.00     0.38 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2294/C1 (OAI221_X1)     0.03     0.02     0.41 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U2294/ZN (OAI221_X1)     0.02     0.03     0.44 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2393 (net)     2     0.00     0.44 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U56/A (MUX2_X1)     0.02     0.01     0.45 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U56/Z (MUX2_X1)     0.01     0.07     0.52 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/N2795 (net)     2     0.00     0.52 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/A[0] (PU_repetition_weight_buffer_1_DW01_dec_1)     0.00     0.52 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/A[0] (net)     0.00     0.52 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U277/A2 (NOR2_X1)     0.01     0.02     0.53 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U277/ZN (NOR2_X1)     0.03     0.05     0.58 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n195 (net)     2     0.00     0.58 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U196/A (INV_X1)     0.03     0.02     0.60 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U196/ZN (INV_X1)     0.01     0.02     0.61 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n124 (net)     2     0.00     0.61 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U71/A1 (OR2_X2)     0.01     0.01     0.62 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U71/ZN (OR2_X2)     0.01     0.05     0.67 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n26 (net)     3     0.00     0.67 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U65/A1 (NOR2_X1)     0.01     0.02     0.69 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U65/ZN (NOR2_X1)     0.03     0.04     0.73 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n174 (net)     2     0.00     0.73 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U67/A2 (NAND2_X1)     0.03     0.02     0.74 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U67/ZN (NAND2_X1)     0.01     0.02     0.76 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n22 (net)     1     0.00     0.76 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U68/A1 (OR2_X1)     0.01     0.01     0.77 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U68/ZN (OR2_X1)     0.01     0.05     0.81 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n86 (net)     1     0.00     0.81 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U137/A1 (OR2_X2)     0.01     0.01     0.82 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U137/ZN (OR2_X2)     0.01     0.05     0.87 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n211 (net)     3     0.00     0.87 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U136/A1 (OR2_X2)     0.01     0.02     0.88 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U136/ZN (OR2_X2)     0.01     0.05     0.93 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n84 (net)     2     0.00     0.93 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U99/A1 (NOR2_X2)     0.01     0.02     0.95 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U99/ZN (NOR2_X2)     0.02     0.03     0.99 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n208 (net)     3     0.00     0.99 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U98/A1 (AND2_X2)     0.02     0.02     1.01 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U98/ZN (AND2_X2)     0.01     0.04     1.05 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n207 (net)     3     0.00     1.05 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U124/A1 (NAND2_X1)     0.01     0.02     1.06 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U124/ZN (NAND2_X1)     0.02     0.03     1.09 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n59 (net)     4     0.00     1.09 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U1/A1 (OR2_X2)     0.02     0.02     1.11 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U1/ZN (OR2_X2)     0.01     0.05     1.16 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n24 (net)     2     0.00     1.16 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U123/A1 (NOR2_X2)     0.01     0.02     1.18 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U123/ZN (NOR2_X2)     0.02     0.03     1.22 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n204 (net)     3     0.00     1.22 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U115/A1 (AND2_X2)     0.02     0.02     1.23 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U115/ZN (AND2_X2)     0.02     0.04     1.28 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n49 (net)     4     0.00     1.28 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U82/A1 (NAND2_X1)     0.02     0.02     1.30 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U82/ZN (NAND2_X1)     0.01     0.02     1.31 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n34 (net)     1     0.00     1.31 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U83/A1 (OR2_X2)     0.01     0.01     1.32 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U83/ZN (OR2_X2)     0.01     0.05     1.37 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n51 (net)     3     0.00     1.37 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U105/A1 (NOR2_X2)     0.01     0.03     1.40 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U105/ZN (NOR2_X2)     0.02     0.03     1.43 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n200 (net)     3     0.00     1.43 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U104/A1 (AND2_X2)     0.02     0.02     1.45 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U104/ZN (AND2_X2)     0.01     0.04     1.49 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n199 (net)     3     0.00     1.49 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U102/A1 (AND2_X2)     0.01     0.02     1.51 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U102/ZN (AND2_X2)     0.02     0.04     1.55 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n45 (net)     4     0.00     1.55 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U57/A1 (NAND2_X1)     0.02     0.02     1.57 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U57/ZN (NAND2_X1)     0.01     0.02     1.59 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n15 (net)     2     0.00     1.59 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U51/A1 (NOR2_X1)     0.01     0.01     1.60 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U51/ZN (NOR2_X1)     0.02     0.03     1.63 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n12 (net)     1     0.00     1.63 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U2/A1 (AND2_X2)     0.02     0.01     1.64 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U2/ZN (AND2_X2)     0.01     0.04     1.68 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n193 (net)     3     0.00     1.68 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U127/A1 (NAND2_X1)     0.01     0.02     1.70 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U127/ZN (NAND2_X1)     0.02     0.03     1.72 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n69 (net)     3     0.00     1.72 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U73/A1 (NOR2_X2)     0.02     0.03     1.75 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U73/ZN (NOR2_X2)     0.03     0.04     1.79 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n191 (net)     4     0.00     1.79 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U76/A1 (AND2_X1)     0.03     0.01     1.80 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U76/ZN (AND2_X1)     0.01     0.04     1.84 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n29 (net)     1     0.00     1.84 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U77/A1 (AND2_X2)     0.01     0.01     1.85 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U77/ZN (AND2_X2)     0.01     0.04     1.89 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n188 (net)     3     0.00     1.89 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U101/A1 (AND2_X2)     0.01     0.02     1.91 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U101/ZN (AND2_X2)     0.01     0.04     1.95 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n187 (net)     4     0.00     1.95 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U49/A1 (AND2_X1)     0.01     0.01     1.96 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U49/ZN (AND2_X1)     0.02     0.04     2.00 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n11 (net)     3     0.00     2.00 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U40/A1 (AND2_X1)     0.02     0.01     2.02 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U40/ZN (AND2_X1)     0.01     0.04     2.05 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n27 (net)     1     0.00     2.05 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U74/A1 (AND2_X2)     0.01     0.01     2.07 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U74/ZN (AND2_X2)     0.02     0.04     2.10 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n180 (net)     4     0.00     2.10 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U90/A1 (NAND2_X1)     0.02     0.02     2.12 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U90/ZN (NAND2_X1)     0.01     0.02     2.14 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n39 (net)     1     0.00     2.14 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U44/A1 (NOR2_X1)     0.01     0.01     2.15 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U44/ZN (NOR2_X1)     0.01     0.02     2.17 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n6 (net)     1     0.00     2.17 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U5/A1 (AND2_X1)     0.01     0.01     2.18 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U5/ZN (AND2_X1)     0.02     0.05     2.23 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n175 (net)     3     0.00     2.23 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U95/A1 (AND2_X2)     0.02     0.02     2.25 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U95/ZN (AND2_X2)     0.02     0.04     2.29 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n173 (net)     4     0.00     2.29 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U59/A1 (NAND2_X1)     0.02     0.02     2.31 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U59/ZN (NAND2_X1)     0.01     0.02     2.32 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n17 (net)     1     0.00     2.32 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U60/A1 (OR2_X2)     0.01     0.01     2.33 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U60/ZN (OR2_X2)     0.01     0.05     2.38 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n58 (net)     3     0.00     2.38 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U97/A1 (NOR2_X2)     0.01     0.03     2.41 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U97/ZN (NOR2_X2)     0.02     0.03     2.44 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n167 (net)     3     0.00     2.44 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U96/A1 (AND2_X2)     0.02     0.02     2.46 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U96/ZN (AND2_X2)     0.01     0.04     2.50 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n166 (net)     4     0.00     2.50 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U182/A (INV_X1)     0.01     0.02     2.52 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U182/ZN (INV_X1)     0.01     0.01     2.54 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n92 (net)     2     0.00     2.54 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U85/A1 (OR2_X2)     0.01     0.01     2.55 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U85/ZN (OR2_X2)     0.01     0.05     2.60 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n91 (net)     4     0.00     2.60 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U63/A1 (NOR2_X1)     0.01     0.02     2.61 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U63/ZN (NOR2_X1)     0.02     0.03     2.64 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/n20 (net)     1     0.00     2.64 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U216/B1 (OAI21_X1)     0.02     0.01     2.65 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/U216/ZN (OAI21_X1)     0.01     0.02     2.67 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/SUM[59] (net)     1     0.00     2.67 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/sub_55/SUM[59] (PU_repetition_weight_buffer_1_DW01_dec_1)     0.00     2.67 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/N2918 (net)     0.00     2.67 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U778/A1 (AOI22_X1)     0.01     0.01     2.69 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U778/ZN (AOI22_X1)     0.03     0.03     2.72 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3781 (net)     1     0.00     2.72 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U776/A (OAI221_X1)     0.03     0.01     2.73 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U776/ZN (OAI221_X1)     0.03     0.04     2.77 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3786 (net)     1     0.00     2.77 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U1888/A1 (AOI22_X1)     0.03     0.01     2.78 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U1888/ZN (AOI22_X1)     0.03     0.04     2.83 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n3787 (net)     1     0.00     2.83 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U1887/A (INV_X1)     0.03     0.01     2.84 r
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/U1887/ZN (INV_X1)     0.01     0.01     2.85 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/n2062 (net)     1     0.00     2.85 f
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[59]/D (DFF_X1)     0.01     0.01     2.86 f
  data arrival time                                                            2.86

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  processing_unit_generator[3].processing_unit_inst/MPE_generate[2].PU_repetition_weight_buffer/my_register_reg[59]/CK (DFF_X1)     0.00     2.90 r
  library setup time                                               -0.04       2.86
  data required time                                                           2.86
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.86
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[1][3]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_start_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[1][3]/CK (DFF_X1)         0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[1][3]/Q (DFF_X1)          0.01      0.08       0.08 f
  DRAM_slave_inst/RC_Size[3] (net)              3                   0.00       0.08 f
  DRAM_slave_inst/RC_Size[3] (DRAM_slave)                           0.00       0.08 f
  RC_Size[3] (net)                                                  0.00       0.08 f
  Delta_controller/RC_Size[3] (Delta_controller)                    0.00       0.08 f
  Delta_controller/RC_Size[3] (net)                                 0.00       0.08 f
  Delta_controller/Delta_controller_input_loader_inst/RC_Size[3] (Delta_controller_input_loader)     0.00     0.08 f
  Delta_controller/Delta_controller_input_loader_inst/N52 (net)     0.00       0.08 f
  Delta_controller/Delta_controller_input_loader_inst/U576/A (INV_X1)     0.01     0.02     0.10 f
  Delta_controller/Delta_controller_input_loader_inst/U576/ZN (INV_X1)     0.01     0.02     0.12 r
  Delta_controller/Delta_controller_input_loader_inst/n3095 (net)     2     0.00     0.12 r
  Delta_controller/Delta_controller_input_loader_inst/U578/A1 (AND2_X1)     0.01     0.01     0.13 r
  Delta_controller/Delta_controller_input_loader_inst/U578/ZN (AND2_X1)     0.01     0.04     0.17 r
  Delta_controller/Delta_controller_input_loader_inst/n368 (net)     1     0.00     0.17 r
  Delta_controller/Delta_controller_input_loader_inst/sub_1_root_sub_0_root_sub_82/U2_5/CI (FA_X1)     0.01     0.02     0.19 r mo 
  Delta_controller/Delta_controller_input_loader_inst/sub_1_root_sub_0_root_sub_82/U2_5/S (FA_X1)     0.02     0.10     0.29 f mo 
  Delta_controller/Delta_controller_input_loader_inst/N54 (net)     1     0.00     0.29 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/B[5] (Delta_controller_input_loader_DW01_add_9)     0.00     0.29 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/B[5] (net)     0.00     0.29 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_5/A (FA_X1)     0.02     0.03     0.31 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_5/CO (FA_X1)     0.02     0.09     0.40 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[6] (net)     3     0.00     0.40 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U4/A1 (NAND2_X1)     0.02     0.02     0.42 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U4/ZN (NAND2_X1)     0.01     0.02     0.44 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n3 (net)     1     0.00     0.44 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U6/A2 (NAND3_X1)     0.01     0.01     0.46 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U6/ZN (NAND3_X1)     0.03     0.04     0.49 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[7] (net)     3     0.00     0.49 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U10/A1 (NAND2_X1)     0.03     0.02     0.51 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U10/ZN (NAND2_X1)     0.01     0.02     0.53 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n7 (net)     1     0.00     0.53 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U12/A2 (NAND3_X1)     0.01     0.01     0.55 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U12/ZN (NAND3_X1)     0.02     0.03     0.58 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[8] (net)     3     0.00     0.58 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U98/A1 (NAND2_X1)     0.02     0.02     0.60 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U98/ZN (NAND2_X1)     0.01     0.02     0.62 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n75 (net)     1     0.00     0.62 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U100/A2 (NAND3_X1)     0.01     0.01     0.63 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U100/ZN (NAND3_X1)     0.01     0.03     0.66 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[9] (net)     1     0.00     0.66 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_9/CI (FA_X1)     0.01     0.02     0.68 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_9/CO (FA_X1)     0.02     0.07     0.75 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[10] (net)     1     0.00     0.75 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_10/CI (FA_X1)     0.02     0.02     0.77 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_10/CO (FA_X1)     0.02     0.07     0.84 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[11] (net)     1     0.00     0.84 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_11/CI (FA_X1)     0.02     0.02     0.86 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_11/CO (FA_X1)     0.02     0.07     0.94 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[12] (net)     1     0.00     0.94 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_12/CI (FA_X1)     0.02     0.02     0.96 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_12/CO (FA_X1)     0.02     0.08     1.03 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[13] (net)     2     0.00     1.03 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U78/A (INV_X1)     0.02     0.02     1.05 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U78/ZN (INV_X1)     0.01     0.02     1.07 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n44 (net)     2     0.00     1.07 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U32/A2 (NAND2_X1)     0.01     0.02     1.09 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U32/ZN (NAND2_X1)     0.01     0.02     1.11 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n42 (net)     2     0.00     1.11 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U75/A1 (NOR2_X1)     0.01     0.01     1.12 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U75/ZN (NOR2_X1)     0.02     0.03     1.15 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n16 (net)     1     0.00     1.15 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U73/B2 (OAI21_X1)     0.02     0.01     1.16 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U73/ZN (OAI21_X1)     0.03     0.03     1.19 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n15 (net)     3     0.00     1.19 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U57/A1 (NOR2_X1)     0.03     0.02     1.21 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U57/ZN (NOR2_X1)     0.03     0.04     1.25 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n19 (net)     2     0.00     1.25 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U58/B2 (OAI21_X1)     0.03     0.02     1.27 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U58/ZN (OAI21_X1)     0.02     0.02     1.29 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n18 (net)     1     0.00     1.29 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U70/A2 (NOR2_X1)     0.02     0.01     1.30 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U70/ZN (NOR2_X1)     0.03     0.05     1.35 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n22 (net)     2     0.00     1.35 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U71/B2 (OAI21_X1)     0.03     0.02     1.36 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U71/ZN (OAI21_X1)     0.02     0.02     1.39 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n21 (net)     1     0.00     1.39 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U55/A2 (NOR2_X1)     0.02     0.01     1.40 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U55/ZN (NOR2_X1)     0.02     0.04     1.44 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n24 (net)     1     0.00     1.44 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U56/B2 (OAI21_X1)     0.02     0.01     1.45 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U56/ZN (OAI21_X1)     0.03     0.03     1.48 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n55 (net)     3     0.00     1.48 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U63/A2 (NOR2_X1)     0.03     0.02     1.49 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U63/ZN (NOR2_X1)     0.02     0.04     1.53 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n26 (net)     1     0.00     1.53 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U64/B2 (OAI21_X1)     0.02     0.01     1.55 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U64/ZN (OAI21_X1)     0.03     0.03     1.57 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n59 (net)     3     0.00     1.57 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U52/B1 (OAI21_X1)     0.03     0.02     1.59 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U52/ZN (OAI21_X1)     0.03     0.04     1.63 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n31 (net)     1     0.00     1.63 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U76/A (OAI21_X1)     0.03     0.01     1.64 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U76/ZN (OAI21_X1)     0.01     0.02     1.67 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n28 (net)     1     0.00     1.67 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U53/A2 (NOR2_X1)     0.01     0.01     1.68 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U53/ZN (NOR2_X1)     0.02     0.03     1.71 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n32 (net)     1     0.00     1.71 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U54/B2 (OAI21_X1)     0.02     0.01     1.72 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U54/ZN (OAI21_X1)     0.03     0.03     1.75 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n54 (net)     3     0.00     1.75 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U60/A2 (NOR2_X1)     0.03     0.02     1.77 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U60/ZN (NOR2_X1)     0.02     0.04     1.81 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n34 (net)     1     0.00     1.81 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U61/B2 (OAI21_X1)     0.02     0.01     1.82 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U61/ZN (OAI21_X1)     0.03     0.03     1.85 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n57 (net)     3     0.00     1.85 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U80/B1 (OAI21_X1)     0.03     0.02     1.87 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U80/ZN (OAI21_X1)     0.03     0.04     1.90 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n65 (net)     1     0.00     1.90 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U69/A (OAI21_X1)     0.03     0.01     1.92 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U69/ZN (OAI21_X1)     0.02     0.03     1.95 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n61 (net)     2     0.00     1.95 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U41/A2 (NAND2_X1)     0.02     0.01     1.96 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U41/ZN (NAND2_X1)     0.01     0.02     1.99 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n41 (net)     1     0.00     1.99 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U86/A (OAI21_X1)     0.01     0.01     2.00 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U86/ZN (OAI21_X1)     0.03     0.03     2.03 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/net2211046 (net)     3     0.00     2.03 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U31/A1 (NAND2_X1)     0.03     0.02     2.05 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U31/ZN (NAND2_X1)     0.02     0.03     2.08 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/net2207704 (net)     2     0.00     2.08 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U89/A2 (NAND3_X1)     0.02     0.02     2.09 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U89/ZN (NAND3_X1)     0.02     0.03     2.12 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n71 (net)     2     0.00     2.12 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U87/A1 (NAND2_X1)     0.02     0.02     2.14 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U87/ZN (NAND2_X1)     0.02     0.02     2.16 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/n69 (net)     1     0.00     2.16 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U88/A1 (NAND3_X1)     0.02     0.01     2.17 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U88/ZN (NAND3_X1)     0.02     0.03     2.20 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[26] (net)     1     0.00     2.20 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_26/CI (FA_X1)     0.02     0.02     2.22 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_26/CO (FA_X1)     0.02     0.07     2.29 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[27] (net)     1     0.00     2.29 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_27/CI (FA_X1)     0.02     0.02     2.31 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_27/CO (FA_X1)     0.02     0.07     2.38 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[28] (net)     1     0.00     2.38 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_28/CI (FA_X1)     0.02     0.02     2.40 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_28/CO (FA_X1)     0.02     0.07     2.47 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[29] (net)     1     0.00     2.47 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_29/CI (FA_X1)     0.02     0.02     2.49 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_29/CO (FA_X1)     0.02     0.07     2.57 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[30] (net)     1     0.00     2.57 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_30/CI (FA_X1)     0.02     0.02     2.59 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_30/CO (FA_X1)     0.02     0.07     2.66 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/carry[31] (net)     1     0.00     2.66 f
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_31/CI (FA_X1)     0.02     0.02     2.68 f mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/U1_31/S (FA_X1)     0.01     0.11     2.80 r mo 
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/SUM[31] (net)     1     0.00     2.80 r
  Delta_controller/Delta_controller_input_loader_inst/add_0_root_sub_0_root_sub_82/SUM[31] (Delta_controller_input_loader_DW01_add_9)     0.00     2.80 r
  Delta_controller/Delta_controller_input_loader_inst/N112 (net)     0.00      2.80 r
  Delta_controller/Delta_controller_input_loader_inst/U55/A (INV_X1)     0.01     0.01     2.81 r
  Delta_controller/Delta_controller_input_loader_inst/U55/ZN (INV_X1)     0.01     0.01     2.82 f
  Delta_controller/Delta_controller_input_loader_inst/n294 (net)     1     0.00     2.82 f
  Delta_controller/Delta_controller_input_loader_inst/U54/B1 (OAI21_X1)     0.01     0.01     2.83 f
  Delta_controller/Delta_controller_input_loader_inst/U54/ZN (OAI21_X1)     0.02     0.02     2.86 r
  Delta_controller/Delta_controller_input_loader_inst/n4628 (net)     1     0.00     2.86 r
  Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_start_address_reg[31]/D (DFF_X2)     0.02     0.01     2.87 r
  data arrival time                                                            2.87

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  Delta_controller/Delta_controller_input_loader_inst/my_input_SRAM_start_address_reg[31]/CK (DFF_X2)     0.00     2.90 r
  library setup time                                               -0.03       2.87
  data required time                                                           2.87
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.87
  data arrival time                                                           -2.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: Delta_controller/Delta_controller_output_extractor_inst/o_r_1_reg[5]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: Delta_controller/Delta_controller_output_extractor_inst/o_r_1_reg[255]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Delta_controller/Delta_controller_output_extractor_inst/o_r_1_reg[5]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  Delta_controller/Delta_controller_output_extractor_inst/o_r_1_reg[5]/Q (DFF_X1)     0.04     0.12     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/o_r_1[5] (net)     6     0.00     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/A[5] (Delta_controller_output_extractor_DW01_inc_3)     0.00     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/A[5] (net)     0.00     0.12 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U859/A2 (NAND2_X1)     0.04     0.02     0.14 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U859/ZN (NAND2_X1)     0.01     0.02     0.16 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n603 (net)     1     0.00     0.16 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U65/A2 (NOR2_X1)     0.01     0.01     0.17 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U65/ZN (NOR2_X1)     0.02     0.03     0.20 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n601 (net)     1     0.00     0.20 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U858/A2 (NAND2_X1)     0.02     0.01     0.22 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U858/ZN (NAND2_X1)     0.01     0.02     0.24 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n48 (net)     2     0.00     0.24 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U857/A (INV_X1)     0.01     0.02     0.26 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U857/ZN (INV_X1)     0.02     0.03     0.29 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n31 (net)     3     0.00     0.29 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U854/A1 (NAND2_X1)     0.02     0.02     0.30 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U854/ZN (NAND2_X1)     0.01     0.02     0.33 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n456 (net)     2     0.00     0.33 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U853/A (INV_X1)     0.01     0.02     0.34 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U853/ZN (INV_X1)     0.02     0.03     0.37 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n410 (net)     4     0.00     0.37 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U11/A1 (NAND2_X1)     0.02     0.02     0.39 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U11/ZN (NAND2_X1)     0.01     0.01     0.41 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n3 (net)     1     0.00     0.41 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U12/A1 (OR2_X1)     0.01     0.01     0.42 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U12/ZN (OR2_X1)     0.01     0.05     0.47 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n110 (net)     2     0.00     0.47 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U829/A (INV_X1)     0.01     0.02     0.48 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U829/ZN (INV_X1)     0.01     0.02     0.50 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n108 (net)     2     0.00     0.50 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U826/A1 (NAND2_X1)     0.01     0.02     0.52 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U826/ZN (NAND2_X1)     0.01     0.02     0.54 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n104 (net)     2     0.00     0.54 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U825/A (INV_X1)     0.01     0.02     0.55 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U825/ZN (INV_X1)     0.01     0.02     0.57 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n102 (net)     2     0.00     0.57 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U822/A1 (NAND2_X1)     0.01     0.02     0.59 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U822/ZN (NAND2_X1)     0.01     0.02     0.61 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n95 (net)     2     0.00     0.61 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U821/A (INV_X1)     0.01     0.02     0.62 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U821/ZN (INV_X1)     0.02     0.03     0.65 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n93 (net)     3     0.00     0.65 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U818/A1 (NAND2_X1)     0.02     0.02     0.67 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U818/ZN (NAND2_X1)     0.01     0.02     0.69 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n89 (net)     2     0.00     0.69 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U817/A (INV_X1)     0.01     0.02     0.71 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U817/ZN (INV_X1)     0.02     0.03     0.74 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n87 (net)     3     0.00     0.74 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U806/A1 (NAND2_X1)     0.02     0.02     0.75 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U806/ZN (NAND2_X1)     0.01     0.02     0.78 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n62 (net)     2     0.00     0.78 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U805/A (INV_X1)     0.01     0.02     0.79 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U805/ZN (INV_X1)     0.02     0.03     0.82 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n60 (net)     3     0.00     0.82 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U794/A1 (NAND2_X1)     0.02     0.02     0.84 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U794/ZN (NAND2_X1)     0.02     0.03     0.86 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n37 (net)     3     0.00     0.86 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U793/A (INV_X1)     0.02     0.02     0.88 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U793/ZN (INV_X1)     0.02     0.04     0.92 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n36 (net)     4     0.00     0.92 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U741/A1 (NAND2_X1)     0.02     0.02     0.94 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U741/ZN (NAND2_X1)     0.01     0.02     0.96 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n488 (net)     2     0.00     0.96 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U739/A (INV_X1)     0.01     0.02     0.98 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U739/ZN (INV_X1)     0.01     0.02     1.00 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n477 (net)     2     0.00     1.00 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U726/A1 (NAND2_X1)     0.01     0.02     1.01 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U726/ZN (NAND2_X1)     0.01     0.02     1.03 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n476 (net)     2     0.00     1.03 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U724/A (INV_X1)     0.01     0.02     1.05 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U724/ZN (INV_X1)     0.01     0.02     1.07 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n468 (net)     2     0.00     1.07 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U714/A1 (NAND2_X1)     0.01     0.02     1.08 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U714/ZN (NAND2_X1)     0.01     0.02     1.10 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n467 (net)     2     0.00     1.10 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U712/A (INV_X1)     0.01     0.02     1.12 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U712/ZN (INV_X1)     0.02     0.03     1.15 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n459 (net)     4     0.00     1.15 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U29/A1 (AND2_X1)     0.02     0.01     1.16 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U29/ZN (AND2_X1)     0.01     0.04     1.20 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n19 (net)     1     0.00     1.20 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U30/A1 (NAND2_X1)     0.01     0.01     1.21 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U30/ZN (NAND2_X1)     0.01     0.01     1.22 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n22 (net)     1     0.00     1.22 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U3/A1 (OR2_X1)     0.01     0.01     1.23 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U3/ZN (OR2_X1)     0.01     0.05     1.28 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n321 (net)     2     0.00     1.28 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U522/A (INV_X1)     0.01     0.02     1.30 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U522/ZN (INV_X1)     0.02     0.03     1.33 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n313 (net)     3     0.00     1.33 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U512/A1 (NAND2_X1)     0.02     0.02     1.34 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U512/ZN (NAND2_X1)     0.01     0.02     1.37 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n312 (net)     2     0.00     1.37 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U510/A (INV_X1)     0.01     0.02     1.38 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U510/ZN (INV_X1)     0.01     0.02     1.40 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n303 (net)     2     0.00     1.40 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U498/A1 (NAND2_X1)     0.01     0.02     1.42 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U498/ZN (NAND2_X1)     0.01     0.02     1.44 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n302 (net)     2     0.00     1.44 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U496/A (INV_X1)     0.01     0.02     1.45 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U496/ZN (INV_X1)     0.01     0.02     1.47 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n294 (net)     2     0.00     1.47 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U486/A1 (NAND2_X1)     0.01     0.02     1.49 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U486/ZN (NAND2_X1)     0.01     0.02     1.51 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n293 (net)     2     0.00     1.51 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U484/A (INV_X1)     0.01     0.02     1.52 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U484/ZN (INV_X1)     0.02     0.03     1.55 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n283 (net)     3     0.00     1.55 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U470/A1 (NAND2_X1)     0.02     0.02     1.57 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U470/ZN (NAND2_X1)     0.01     0.02     1.59 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n282 (net)     2     0.00     1.59 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U468/A (INV_X1)     0.01     0.02     1.61 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U468/ZN (INV_X1)     0.02     0.03     1.63 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n274 (net)     3     0.00     1.63 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U458/A1 (NAND2_X1)     0.02     0.02     1.65 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U458/ZN (NAND2_X1)     0.01     0.02     1.67 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n273 (net)     2     0.00     1.67 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U456/A (INV_X1)     0.01     0.02     1.69 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U456/ZN (INV_X1)     0.02     0.03     1.72 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n265 (net)     3     0.00     1.72 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U446/A1 (NAND2_X1)     0.02     0.02     1.74 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U446/ZN (NAND2_X1)     0.01     0.02     1.76 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n264 (net)     2     0.00     1.76 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U444/A (INV_X1)     0.01     0.02     1.77 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U444/ZN (INV_X1)     0.02     0.03     1.80 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n255 (net)     3     0.00     1.80 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U432/A1 (NAND2_X1)     0.02     0.02     1.82 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U432/ZN (NAND2_X1)     0.01     0.02     1.84 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n254 (net)     2     0.00     1.84 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U430/A (INV_X1)     0.01     0.02     1.86 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U430/ZN (INV_X1)     0.01     0.02     1.88 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n246 (net)     2     0.00     1.88 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U420/A1 (NAND2_X1)     0.01     0.02     1.89 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U420/ZN (NAND2_X1)     0.01     0.02     1.91 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n245 (net)     2     0.00     1.91 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U418/A (INV_X1)     0.01     0.02     1.93 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U418/ZN (INV_X1)     0.01     0.02     1.95 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n235 (net)     2     0.00     1.95 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U405/A1 (NAND2_X1)     0.01     0.02     1.96 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U405/ZN (NAND2_X1)     0.01     0.02     1.98 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n234 (net)     2     0.00     1.98 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U403/A (INV_X1)     0.01     0.02     2.00 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U403/ZN (INV_X1)     0.02     0.03     2.03 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n226 (net)     3     0.00     2.03 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U393/A1 (NAND2_X1)     0.02     0.02     2.04 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U393/ZN (NAND2_X1)     0.01     0.02     2.07 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n225 (net)     2     0.00     2.07 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U391/A (INV_X1)     0.01     0.02     2.08 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U391/ZN (INV_X1)     0.02     0.03     2.11 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n217 (net)     3     0.00     2.11 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U381/A1 (NAND2_X1)     0.02     0.02     2.13 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U381/ZN (NAND2_X1)     0.02     0.03     2.15 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n216 (net)     3     0.00     2.15 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U16/A1 (OR2_X1)     0.02     0.01     2.16 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U16/ZN (OR2_X1)     0.01     0.06     2.22 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n207 (net)     3     0.00     2.22 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U37/A1 (OR2_X1)     0.01     0.01     2.23 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U37/ZN (OR2_X1)     0.01     0.05     2.29 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n199 (net)     2     0.00     2.29 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U355/A (INV_X1)     0.01     0.02     2.30 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U355/ZN (INV_X1)     0.02     0.03     2.33 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n189 (net)     3     0.00     2.33 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U342/A1 (NAND2_X1)     0.02     0.02     2.35 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U342/ZN (NAND2_X1)     0.01     0.02     2.37 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n188 (net)     2     0.00     2.37 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U340/A (INV_X1)     0.01     0.02     2.38 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U340/ZN (INV_X1)     0.02     0.03     2.41 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n180 (net)     3     0.00     2.41 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U330/A1 (NAND2_X1)     0.02     0.02     2.43 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U330/ZN (NAND2_X1)     0.02     0.03     2.46 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n179 (net)     3     0.00     2.46 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U14/A1 (NOR2_X2)     0.02     0.03     2.49 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U14/ZN (NOR2_X2)     0.03     0.04     2.53 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n5 (net)     4     0.00     2.53 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U306/A1 (NAND2_X1)     0.03     0.02     2.55 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U306/ZN (NAND2_X1)     0.02     0.03     2.58 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n162 (net)     2     0.00     2.58 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U304/A (INV_X1)     0.02     0.02     2.59 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U304/ZN (INV_X1)     0.01     0.02     2.62 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n160 (net)     2     0.00     2.62 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U301/A2 (NAND2_X1)     0.01     0.02     2.63 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U301/ZN (NAND2_X1)     0.01     0.02     2.65 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n158 (net)     2     0.00     2.65 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U299/A (INV_X1)     0.01     0.02     2.67 f
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U299/ZN (INV_X1)     0.01     0.01     2.68 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n157 (net)     1     0.00     2.68 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U28/A2 (AND2_X1)     0.01     0.01     2.69 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U28/ZN (AND2_X1)     0.01     0.04     2.73 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/n18 (net)     1     0.00     2.73 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U27/A (XNOR2_X1)     0.01     0.02     2.75 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/U27/ZN (XNOR2_X1)     0.02     0.04     2.79 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/SUM[255] (net)     1     0.00     2.79 r
  Delta_controller/Delta_controller_output_extractor_inst/add_175/SUM[255] (Delta_controller_output_extractor_DW01_inc_3)     0.00     2.79 r
  Delta_controller/Delta_controller_output_extractor_inst/N3492 (net)     0.00     2.79 r
  Delta_controller/Delta_controller_output_extractor_inst/U1925/B1 (AOI22_X1)     0.02     0.01     2.80 r
  Delta_controller/Delta_controller_output_extractor_inst/U1925/ZN (AOI22_X1)     0.03     0.02     2.82 f
  Delta_controller/Delta_controller_output_extractor_inst/n1279 (net)     1     0.00     2.82 f
  Delta_controller/Delta_controller_output_extractor_inst/U1926/A (INV_X1)     0.03     0.01     2.84 f
  Delta_controller/Delta_controller_output_extractor_inst/U1926/ZN (INV_X1)     0.01     0.02     2.86 r
  Delta_controller/Delta_controller_output_extractor_inst/n3451 (net)     1     0.00     2.86 r
  Delta_controller/Delta_controller_output_extractor_inst/o_r_1_reg[255]/D (DFF_X2)     0.01     0.01     2.87 r
  data arrival time                                                            2.87

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  Delta_controller/Delta_controller_output_extractor_inst/o_r_1_reg[255]/CK (DFF_X2)     0.00     2.90 r
  library setup time                                               -0.03       2.87
  data required time                                                           2.87
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.87
  data arrival time                                                           -2.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/CK (DFF_X1)     0.00     0.00 #     0.00 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/intra_channel_turn_reg[0]/Q (DFF_X1)     0.01     0.09     0.09 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/N23 (net)     5     0.00     0.09 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U63/A1 (AND2_X1)     0.01     0.01     0.10 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U63/ZN (AND2_X1)     0.01     0.04     0.14 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n371 (net)     3     0.00     0.14 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U45/A (BUF_X1)     0.01     0.01     0.15 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U45/Z (BUF_X1)     0.01     0.04     0.19 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n7 (net)     3     0.00     0.19 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U417/B2 (AOI22_X1)     0.01     0.02     0.20 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U417/ZN (AOI22_X1)     0.03     0.05     0.25 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n303 (net)     1     0.00     0.25 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U418/A2 (NAND2_X1)     0.03     0.01     0.27 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U418/ZN (NAND2_X1)     0.01     0.02     0.29 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/N373 (net)     3     0.00     0.29 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[2] (PU_WB_SRAM_controller_1_DW01_add_2)     0.00     0.29 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/A[2] (net)     0.00     0.29 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U169/A2 (AND2_X1)     0.01     0.01     0.30 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U169/ZN (AND2_X1)     0.01     0.03     0.34 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n126 (net)     1     0.00     0.34 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U152/A1 (NAND2_X1)     0.01     0.01     0.35 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U152/ZN (NAND2_X1)     0.02     0.02     0.37 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n114 (net)     3     0.00     0.37 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U155/A2 (NAND3_X1)     0.02     0.02     0.39 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U155/ZN (NAND3_X1)     0.01     0.02     0.41 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[4] (net)     1     0.00     0.41 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U89/A1 (NAND2_X1)     0.01     0.01     0.43 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U89/ZN (NAND2_X1)     0.02     0.03     0.46 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n68 (net)     3     0.00     0.46 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U91/A2 (NAND3_X1)     0.02     0.02     0.47 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U91/ZN (NAND3_X1)     0.01     0.03     0.50 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[5] (net)     1     0.00     0.50 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U43/A1 (NAND2_X1)     0.01     0.01     0.51 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U43/ZN (NAND2_X1)     0.01     0.02     0.53 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n34 (net)     1     0.00     0.53 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U45/A2 (NAND3_X1)     0.01     0.01     0.54 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U45/ZN (NAND3_X1)     0.01     0.03     0.57 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[6] (net)     1     0.00     0.57 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CI (FA_X1)     0.01     0.02     0.59 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_6/CO (FA_X1)     0.02     0.07     0.66 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[7] (net)     1     0.00     0.66 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CI (FA_X1)     0.02     0.02     0.68 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_7/CO (FA_X1)     0.02     0.08     0.76 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[8] (net)     3     0.00     0.76 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U25/A1 (NAND2_X1)     0.02     0.02     0.78 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U25/ZN (NAND2_X1)     0.01     0.02     0.80 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n20 (net)     1     0.00     0.80 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U27/A2 (NAND3_X1)     0.01     0.01     0.81 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U27/ZN (NAND3_X1)     0.02     0.03     0.85 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[9] (net)     3     0.00     0.85 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/A1 (NAND2_X1)     0.02     0.02     0.86 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U58/ZN (NAND2_X1)     0.02     0.03     0.89 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n45 (net)     2     0.00     0.89 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U9/A2 (NAND3_X1)     0.02     0.02     0.91 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U9/ZN (NAND3_X1)     0.02     0.03     0.93 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n7 (net)     2     0.00     0.93 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U105/A1 (NAND2_X1)     0.02     0.02     0.95 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U105/ZN (NAND2_X1)     0.02     0.02     0.97 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n80 (net)     2     0.00     0.97 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U101/A1 (NAND3_X1)     0.02     0.02     0.99 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U101/ZN (NAND3_X1)     0.02     0.02     1.01 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n77 (net)     2     0.00     1.01 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U146/A1 (NAND2_X1)     0.02     0.02     1.03 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U146/ZN (NAND2_X1)     0.01     0.02     1.05 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n110 (net)     1     0.00     1.05 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U149/A1 (NAND3_X1)     0.01     0.01     1.06 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U149/ZN (NAND3_X1)     0.01     0.02     1.08 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[12] (net)     1     0.00     1.08 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CI (FA_X1)     0.01     0.02     1.10 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_12/CO (FA_X1)     0.02     0.08     1.18 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[13] (net)     3     0.00     1.18 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U166/A1 (NAND2_X1)     0.02     0.02     1.20 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U166/ZN (NAND2_X1)     0.02     0.03     1.22 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n124 (net)     2     0.00     1.22 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U168/A2 (NAND3_X1)     0.02     0.02     1.24 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U168/ZN (NAND3_X1)     0.02     0.03     1.27 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[14] (net)     2     0.00     1.27 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U133/A1 (NAND2_X1)     0.02     0.02     1.29 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U133/ZN (NAND2_X1)     0.02     0.03     1.31 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n102 (net)     3     0.00     1.31 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U135/A1 (NAND3_X1)     0.02     0.02     1.33 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U135/ZN (NAND3_X1)     0.01     0.02     1.35 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[15] (net)     1     0.00     1.35 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U122/A1 (NAND2_X1)     0.01     0.01     1.37 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U122/ZN (NAND2_X1)     0.01     0.02     1.38 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n93 (net)     1     0.00     1.38 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U124/A2 (NAND3_X1)     0.01     0.01     1.40 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U124/ZN (NAND3_X1)     0.01     0.03     1.42 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[16] (net)     1     0.00     1.42 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_16/CI (FA_X1)     0.01     0.02     1.44 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_16/CO (FA_X1)     0.02     0.08     1.52 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[17] (net)     3     0.00     1.52 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U83/A1 (NAND2_X1)     0.02     0.02     1.54 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U83/ZN (NAND2_X1)     0.01     0.02     1.56 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n64 (net)     1     0.00     1.56 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U85/A2 (NAND3_X1)     0.01     0.01     1.57 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U85/ZN (NAND3_X1)     0.01     0.03     1.60 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[18] (net)     1     0.00     1.60 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CI (FA_X1)     0.01     0.02     1.62 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_18/CO (FA_X1)     0.02     0.08     1.70 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[19] (net)     3     0.00     1.70 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U36/A1 (NAND2_X1)     0.02     0.02     1.72 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U36/ZN (NAND2_X1)     0.01     0.02     1.74 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n29 (net)     1     0.00     1.74 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U38/A2 (NAND3_X1)     0.01     0.01     1.75 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U38/ZN (NAND3_X1)     0.01     0.03     1.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[20] (net)     1     0.00     1.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_20/CI (FA_X1)     0.01     0.02     1.80 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_20/CO (FA_X1)     0.02     0.08     1.88 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[21] (net)     3     0.00     1.88 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U5/A1 (NAND2_X1)     0.02     0.02     1.89 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U5/ZN (NAND2_X1)     0.01     0.02     1.92 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n4 (net)     1     0.00     1.92 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U7/A2 (NAND3_X1)     0.01     0.01     1.93 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U7/ZN (NAND3_X1)     0.02     0.03     1.96 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[22] (net)     3     0.00     1.96 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U52/A1 (NAND2_X1)     0.02     0.02     1.98 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U52/ZN (NAND2_X1)     0.02     0.03     2.01 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n41 (net)     2     0.00     2.01 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/A2 (NAND3_X1)     0.02     0.02     2.02 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U28/ZN (NAND3_X1)     0.01     0.03     2.05 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n22 (net)     2     0.00     2.05 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U160/A1 (NAND2_X1)     0.01     0.02     2.06 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U160/ZN (NAND2_X1)     0.02     0.02     2.09 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n120 (net)     2     0.00     2.09 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U162/A1 (NAND3_X1)     0.02     0.02     2.10 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U162/ZN (NAND3_X1)     0.02     0.03     2.14 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[24] (net)     3     0.00     2.14 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U48/A1 (NAND2_X1)     0.02     0.02     2.15 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U48/ZN (NAND2_X1)     0.02     0.03     2.18 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n38 (net)     2     0.00     2.18 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U125/A1 (NAND3_X1)     0.02     0.02     2.19 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U125/ZN (NAND3_X1)     0.01     0.02     2.22 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n95 (net)     1     0.00     2.22 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U115/A1 (NAND2_X1)     0.01     0.01     2.23 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U115/ZN (NAND2_X1)     0.02     0.03     2.26 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n88 (net)     3     0.00     2.26 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U118/A1 (NAND3_X1)     0.02     0.02     2.27 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U118/ZN (NAND3_X1)     0.01     0.02     2.30 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[26] (net)     1     0.00     2.30 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U95/A1 (NAND2_X1)     0.01     0.01     2.31 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U95/ZN (NAND2_X1)     0.01     0.02     2.33 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n72 (net)     1     0.00     2.33 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U97/A2 (NAND3_X1)     0.01     0.01     2.34 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U97/ZN (NAND3_X1)     0.01     0.03     2.37 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[27] (net)     1     0.00     2.37 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CI (FA_X1)     0.01     0.02     2.39 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U1_27/CO (FA_X1)     0.02     0.08     2.47 f mo 
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[28] (net)     3     0.00     2.47 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U15/A1 (NAND2_X1)     0.02     0.02     2.48 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U15/ZN (NAND2_X1)     0.01     0.02     2.50 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n12 (net)     1     0.00     2.50 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U17/A2 (NAND3_X1)     0.01     0.01     2.52 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U17/ZN (NAND3_X1)     0.02     0.03     2.55 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[29] (net)     3     0.00     2.55 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U77/A1 (NAND2_X1)     0.02     0.02     2.57 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U77/ZN (NAND2_X1)     0.02     0.03     2.59 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n60 (net)     2     0.00     2.59 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U65/A2 (NAND3_X1)     0.02     0.02     2.61 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U65/ZN (NAND3_X1)     0.02     0.03     2.64 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n51 (net)     2     0.00     2.64 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U70/A1 (NAND2_X1)     0.02     0.02     2.66 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U70/ZN (NAND2_X1)     0.01     0.02     2.68 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/n55 (net)     1     0.00     2.68 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U73/A1 (NAND3_X1)     0.01     0.01     2.69 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U73/ZN (NAND3_X1)     0.01     0.02     2.71 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/carry[31] (net)     1     0.00     2.71 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U137/A (XNOR2_X1)     0.01     0.02     2.73 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/U137/ZN (XNOR2_X1)     0.01     0.04     2.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (net)     1     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/add_0_root_r140/SUM[31] (PU_WB_SRAM_controller_1_DW01_add_2)     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/N191 (net)     0.00     2.77 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U120/A (INV_X1)     0.01     0.01     2.78 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U120/ZN (INV_X1)     0.01     0.02     2.80 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n418 (net)     1     0.00     2.80 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U118/B1 (OAI221_X1)     0.01     0.01     2.81 r
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/U118/ZN (OAI221_X1)     0.03     0.03     2.84 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/n477 (net)     1     0.00     2.84 f
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/D (DFF_X1)     0.03     0.01     2.85 f
  data arrival time                                                            2.85

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  processing_unit_generator[2].processing_unit_inst/PU_WB_SRAM_controller_inst/WB_SRAM_address_reg[31]/CK (DFF_X1)     0.00     2.90 r
  library setup time                                               -0.05       2.85
  data required time                                                           2.85
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.85
  data arrival time                                                           -2.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[0][23]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[0][23]/CK (DFF_X1)        0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[0][23]/Q (DFF_X1)         0.04      0.12       0.12 r
  DRAM_slave_inst/weight_num_len[0] (net)       7                   0.00       0.12 r
  DRAM_slave_inst/weight_num_len[0] (DRAM_slave)                    0.00       0.12 r
  weight_num_len[0] (net)                                           0.00       0.12 r
  U5/A (BUF_X2)                                           0.04      0.03       0.14 r
  U5/Z (BUF_X2)                                           0.03      0.05       0.19 r
  n120 (net)                                   11                   0.00       0.19 r
  processing_unit_generator[0].processing_unit_inst/weight_num_len[0] (processing_unit_3)     0.00     0.19 r
  processing_unit_generator[0].processing_unit_inst/weight_num_len[0] (net)     0.00     0.19 r
  processing_unit_generator[0].processing_unit_inst/U9/A (CLKBUF_X1)     0.03     0.01     0.21 r
  processing_unit_generator[0].processing_unit_inst/U9/Z (CLKBUF_X1)     0.02     0.05     0.26 r
  processing_unit_generator[0].processing_unit_inst/n2 (net)     4     0.00     0.26 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/weight_num_len[0] (PU_repetition_weight_buffer_15)     0.00     0.26 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/weight_num_len[0] (net)     0.00     0.26 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U47/A (INV_X1)     0.02     0.02     0.28 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U47/ZN (INV_X1)     0.01     0.01     0.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2034 (net)     1     0.00     0.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U5/A (INV_X1)     0.01     0.01     0.30 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U5/ZN (INV_X1)     0.04     0.04     0.35 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2033 (net)     6     0.00     0.35 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2271/A1 (NOR2_X1)     0.04     0.02     0.37 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2271/ZN (NOR2_X1)     0.02     0.04     0.41 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2398 (net)     7     0.00     0.41 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2279/B2 (AOI22_X1)     0.02     0.02     0.43 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2279/ZN (AOI22_X1)     0.03     0.06     0.48 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2287 (net)     1     0.00     0.48 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2278/A (OAI221_X1)     0.03     0.01     0.50 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2278/ZN (OAI221_X1)     0.02     0.04     0.54 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2379 (net)     2     0.00     0.54 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2359/B (MUX2_X1)     0.02     0.01     0.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2359/Z (MUX2_X1)     0.01     0.07     0.62 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/N2795 (net)     3     0.00     0.62 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/A[0] (PU_repetition_weight_buffer_15_DW01_dec_1)     0.00     0.62 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/A[0] (net)     0.00     0.62 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U71/A2 (OR2_X1)     0.01     0.01     0.63 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U71/ZN (OR2_X1)     0.01     0.05     0.68 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n99 (net)     1     0.00     0.68 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U285/A1 (NOR2_X1)     0.01     0.01     0.69 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U285/ZN (NOR2_X1)     0.03     0.04     0.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n194 (net)     2     0.00     0.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U204/A (INV_X1)     0.03     0.02     0.75 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U204/ZN (INV_X1)     0.01     0.02     0.76 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n136 (net)     2     0.00     0.76 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U77/A1 (OR2_X2)     0.01     0.01     0.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U77/ZN (OR2_X2)     0.01     0.05     0.83 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n32 (net)     3     0.00     0.83 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U55/A1 (NOR2_X2)     0.01     0.03     0.85 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U55/ZN (NOR2_X2)     0.03     0.03     0.89 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n174 (net)     3     0.00     0.89 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U126/A2 (AND2_X2)     0.03     0.02     0.91 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U126/ZN (AND2_X2)     0.02     0.05     0.96 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n166 (net)     7     0.00     0.96 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U89/A1 (AND2_X1)     0.02     0.01     0.97 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U89/ZN (AND2_X1)     0.01     0.04     1.01 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n42 (net)     1     0.00     1.01 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U90/A1 (NAND2_X1)     0.01     0.01     1.02 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U90/ZN (NAND2_X1)     0.02     0.03     1.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n87 (net)     3     0.00     1.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U3/A1 (NOR2_X2)     0.02     0.03     1.07 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U3/ZN (NOR2_X2)     0.02     0.04     1.11 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n216 (net)     3     0.00     1.11 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U141/A1 (NAND2_X1)     0.02     0.02     1.13 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U141/ZN (NAND2_X1)     0.02     0.03     1.16 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n88 (net)     4     0.00     1.16 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U56/A1 (NOR2_X1)     0.02     0.02     1.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U56/ZN (NOR2_X1)     0.02     0.03     1.20 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n15 (net)     1     0.00     1.20 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U57/A1 (AND2_X1)     0.02     0.01     1.21 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U57/ZN (AND2_X1)     0.02     0.05     1.26 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n212 (net)     3     0.00     1.26 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U67/A1 (AND2_X2)     0.02     0.02     1.28 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U67/ZN (AND2_X2)     0.01     0.04     1.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n211 (net)     3     0.00     1.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U101/A1 (AND2_X2)     0.01     0.02     1.34 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U101/ZN (AND2_X2)     0.01     0.04     1.37 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n210 (net)     3     0.00     1.37 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U142/A1 (NAND2_X1)     0.01     0.02     1.39 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U142/ZN (NAND2_X1)     0.02     0.03     1.42 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n90 (net)     3     0.00     1.42 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U2/A1 (NOR2_X2)     0.02     0.03     1.44 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U2/ZN (NOR2_X2)     0.02     0.04     1.48 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n208 (net)     3     0.00     1.48 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U1/A1 (AND2_X2)     0.02     0.02     1.50 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U1/ZN (AND2_X2)     0.01     0.04     1.54 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n40 (net)     4     0.00     1.54 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U78/A1 (NAND2_X1)     0.01     0.02     1.56 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U78/ZN (NAND2_X1)     0.01     0.01     1.58 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n33 (net)     1     0.00     1.58 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U79/A1 (NOR2_X1)     0.01     0.01     1.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U79/ZN (NOR2_X1)     0.04     0.04     1.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n36 (net)     3     0.00     1.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U45/A1 (NAND2_X1)     0.04     0.02     1.65 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U45/ZN (NAND2_X1)     0.01     0.02     1.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n8 (net)     1     0.00     1.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U46/A1 (NOR2_X1)     0.01     0.01     1.68 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U46/ZN (NOR2_X1)     0.03     0.03     1.71 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n25 (net)     2     0.00     1.71 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U60/A1 (NAND2_X1)     0.03     0.02     1.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U60/ZN (NAND2_X1)     0.01     0.02     1.75 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n18 (net)     1     0.00     1.75 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U61/A1 (OR2_X2)     0.01     0.01     1.76 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U61/ZN (OR2_X2)     0.01     0.05     1.81 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n76 (net)     3     0.00     1.81 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U118/A1 (NOR2_X2)     0.01     0.03     1.83 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U118/ZN (NOR2_X2)     0.03     0.04     1.87 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n192 (net)     4     0.00     1.87 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U116/A1 (AND2_X1)     0.03     0.01     1.88 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U116/ZN (AND2_X1)     0.03     0.06     1.94 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n57 (net)     4     0.00     1.94 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U42/A1 (NAND2_X1)     0.03     0.02     1.96 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U42/ZN (NAND2_X1)     0.01     0.02     1.98 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n6 (net)     1     0.00     1.98 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U43/A1 (NOR2_X1)     0.01     0.01     1.99 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U43/ZN (NOR2_X1)     0.03     0.03     2.02 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n58 (net)     2     0.00     2.02 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U86/A1 (AND2_X1)     0.03     0.01     2.03 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U86/ZN (AND2_X1)     0.02     0.04     2.08 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n38 (net)     2     0.00     2.08 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U85/A1 (NAND2_X1)     0.02     0.02     2.09 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U85/ZN (NAND2_X1)     0.02     0.03     2.12 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n82 (net)     3     0.00     2.12 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U4/A1 (NOR2_X2)     0.02     0.03     2.15 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U4/ZN (NOR2_X2)     0.02     0.04     2.18 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n183 (net)     3     0.00     2.18 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U144/A1 (NAND2_X1)     0.02     0.02     2.20 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U144/ZN (NAND2_X1)     0.02     0.03     2.23 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n96 (net)     3     0.00     2.23 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U115/A1 (NOR2_X2)     0.02     0.03     2.26 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U115/ZN (NOR2_X2)     0.03     0.04     2.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n181 (net)     4     0.00     2.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U48/A1 (NAND2_X1)     0.03     0.02     2.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U48/ZN (NAND2_X1)     0.01     0.02     2.34 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n10 (net)     1     0.00     2.34 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U49/A1 (OR2_X2)     0.01     0.01     2.35 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U49/ZN (OR2_X2)     0.01     0.05     2.40 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n98 (net)     4     0.00     2.40 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U88/A1 (OR2_X2)     0.01     0.02     2.42 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U88/ZN (OR2_X2)     0.01     0.05     2.46 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n86 (net)     3     0.00     2.46 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U74/A1 (OR2_X1)     0.01     0.01     2.47 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U74/ZN (OR2_X1)     0.01     0.05     2.52 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n30 (net)     1     0.00     2.52 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U75/A1 (OR2_X2)     0.01     0.01     2.53 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U75/ZN (OR2_X2)     0.01     0.05     2.58 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n170 (net)     3     0.00     2.58 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U216/A2 (NOR2_X1)     0.01     0.02     2.60 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U216/ZN (NOR2_X1)     0.02     0.04     2.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/n169 (net)     1     0.00     2.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U215/A (XOR2_X1)     0.02     0.02     2.65 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/U215/Z (XOR2_X1)     0.01     0.02     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/SUM[63] (net)     1     0.00     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/sub_55/SUM[63] (PU_repetition_weight_buffer_15_DW01_dec_1)     0.00     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/N2922 (net)     0.00     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2281/A1 (AOI22_X1)     0.01     0.01     2.68 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2281/ZN (AOI22_X1)     0.03     0.03     2.72 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n1764 (net)     1     0.00     2.72 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2280/A (OAI221_X1)     0.03     0.01     2.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2280/ZN (OAI221_X1)     0.03     0.04     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n1756 (net)     1     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2275/A1 (AOI22_X1)     0.03     0.01     2.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2275/ZN (AOI22_X1)     0.03     0.04     2.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n1755 (net)     1     0.00     2.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2272/A (INV_X1)     0.03     0.01     2.84 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/U2272/ZN (INV_X1)     0.01     0.01     2.85 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/n2109 (net)     1     0.00     2.85 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[63]/D (DFF_X1)     0.01     0.01     2.86 f
  data arrival time                                                            2.86

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  processing_unit_generator[0].processing_unit_inst/MPE_generate[0].PU_repetition_weight_buffer/my_register_reg[63]/CK (DFF_X1)     0.00     2.90 r
  library setup time                                               -0.04       2.86
  data required time                                                           2.86
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.86
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: DRAM_slave_inst/Registers_reg[0][24]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[63]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  DRAM_slave_inst/Registers_reg[0][24]/CK (SDFF_X1)       0.00      0.00 #     0.00 r
  DRAM_slave_inst/Registers_reg[0][24]/Q (SDFF_X1)        0.06      0.12       0.12 r
  DRAM_slave_inst/weight_num_len[1] (net)      11                   0.00       0.12 r
  DRAM_slave_inst/weight_num_len[1] (DRAM_slave)                    0.00       0.12 r
  weight_num_len[1] (net)                                           0.00       0.12 r
  U1/A (BUF_X2)                                           0.06      0.02       0.14 r
  U1/Z (BUF_X2)                                           0.03      0.06       0.20 r
  n121 (net)                                   11                   0.00       0.20 r
  processing_unit_generator[0].processing_unit_inst/weight_num_len[1] (processing_unit_3)     0.00     0.20 r
  processing_unit_generator[0].processing_unit_inst/weight_num_len[1] (net)     0.00     0.20 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/weight_num_len[1] (PU_repetition_weight_buffer_14)     0.00     0.20 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/weight_num_len[1] (net)     0.00     0.20 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2277/A (INV_X1)     0.03     0.02     0.22 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2277/ZN (INV_X1)     0.02     0.03     0.25 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2034 (net)     4     0.00     0.25 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U47/A (INV_X1)     0.02     0.02     0.27 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U47/ZN (INV_X1)     0.03     0.05     0.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2033 (net)     6     0.00     0.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U34/A1 (NOR2_X1)     0.03     0.02     0.34 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U34/ZN (NOR2_X1)     0.02     0.04     0.38 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n54 (net)     7     0.00     0.38 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2272/A2 (AOI22_X1)     0.02     0.02     0.40 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2272/ZN (AOI22_X1)     0.03     0.04     0.44 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2289 (net)     1     0.00     0.44 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2248/A (OAI221_X1)     0.03     0.01     0.46 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2248/ZN (OAI221_X1)     0.02     0.04     0.50 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2381 (net)     2     0.00     0.50 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U44/A (MUX2_X1)     0.02     0.01     0.51 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U44/Z (MUX2_X1)     0.01     0.07     0.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/N2795 (net)     2     0.00     0.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/A[0] (PU_repetition_weight_buffer_14_DW01_dec_1)     0.00     0.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/A[0] (net)     0.00     0.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U131/A2 (OR2_X2)     0.01     0.02     0.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U131/ZN (OR2_X2)     0.01     0.05     0.64 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n83 (net)     3     0.00     0.64 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U280/A1 (NOR2_X1)     0.01     0.02     0.66 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U280/ZN (NOR2_X1)     0.03     0.04     0.70 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n186 (net)     2     0.00     0.70 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U188/A (INV_X1)     0.03     0.02     0.71 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U188/ZN (INV_X1)     0.01     0.02     0.73 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n123 (net)     2     0.00     0.73 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U279/A1 (NOR2_X1)     0.01     0.01     0.74 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U279/ZN (NOR2_X1)     0.03     0.04     0.78 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n175 (net)     2     0.00     0.78 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U189/A (INV_X1)     0.03     0.02     0.80 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U189/ZN (INV_X1)     0.01     0.02     0.82 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n122 (net)     2     0.00     0.82 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U14/A1 (NOR2_X1)     0.01     0.01     0.83 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U14/ZN (NOR2_X1)     0.04     0.05     0.88 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n163 (net)     3     0.00     0.88 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U97/A1 (AND2_X1)     0.04     0.01     0.89 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U97/ZN (AND2_X1)     0.01     0.04     0.93 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n40 (net)     1     0.00     0.93 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U96/A1 (NAND2_X1)     0.01     0.01     0.94 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U96/ZN (NAND2_X1)     0.01     0.02     0.96 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n214 (net)     3     0.00     0.96 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U2/A1 (OR2_X1)     0.01     0.01     0.97 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U2/ZN (OR2_X1)     0.01     0.06     1.03 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n82 (net)     2     0.00     1.03 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U116/A1 (NOR2_X2)     0.01     0.02     1.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U116/ZN (NOR2_X2)     0.03     0.04     1.09 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n211 (net)     4     0.00     1.09 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U82/A1 (AND2_X1)     0.03     0.01     1.10 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U82/ZN (AND2_X1)     0.01     0.04     1.15 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n210 (net)     2     0.00     1.15 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U59/A1 (NAND2_X1)     0.01     0.02     1.16 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U59/ZN (NAND2_X1)     0.01     0.02     1.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n10 (net)     1     0.00     1.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U60/A1 (NOR2_X2)     0.01     0.02     1.20 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U60/ZN (NOR2_X2)     0.02     0.03     1.24 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n207 (net)     3     0.00     1.24 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U93/A1 (AND2_X2)     0.02     0.02     1.26 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U93/ZN (AND2_X2)     0.01     0.04     1.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n206 (net)     3     0.00     1.30 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U124/A1 (NAND2_X1)     0.01     0.02     1.31 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U124/ZN (NAND2_X1)     0.02     0.03     1.34 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n62 (net)     4     0.00     1.34 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U87/A1 (NOR2_X1)     0.02     0.02     1.36 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U87/ZN (NOR2_X1)     0.02     0.03     1.39 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n35 (net)     1     0.00     1.39 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U88/A1 (NAND2_X1)     0.02     0.01     1.40 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U88/ZN (NAND2_X1)     0.02     0.03     1.43 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n64 (net)     3     0.00     1.43 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U94/A1 (NOR2_X2)     0.02     0.03     1.46 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U94/ZN (NOR2_X2)     0.03     0.04     1.50 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n201 (net)     4     0.00     1.50 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U62/A1 (NAND2_X1)     0.03     0.02     1.52 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U62/ZN (NAND2_X1)     0.01     0.02     1.54 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n12 (net)     1     0.00     1.54 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U63/A1 (NOR2_X1)     0.01     0.01     1.55 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U63/ZN (NOR2_X1)     0.03     0.04     1.59 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n20 (net)     2     0.00     1.59 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U69/A1 (NAND2_X1)     0.03     0.02     1.60 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U69/ZN (NAND2_X1)     0.02     0.03     1.64 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n19 (net)     3     0.00     1.64 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U56/A1 (NOR2_X2)     0.02     0.03     1.66 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U56/ZN (NOR2_X2)     0.03     0.04     1.71 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n194 (net)     4     0.00     1.71 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U53/A1 (NAND2_X1)     0.03     0.02     1.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U53/ZN (NAND2_X1)     0.01     0.02     1.74 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n8 (net)     1     0.00     1.74 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U54/A1 (OR2_X1)     0.01     0.01     1.75 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U54/ZN (OR2_X1)     0.01     0.05     1.80 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n70 (net)     2     0.00     1.80 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U122/A (INV_X1)     0.01     0.02     1.81 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U122/ZN (INV_X1)     0.02     0.03     1.84 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n191 (net)     3     0.00     1.84 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U50/A1 (NAND2_X1)     0.02     0.02     1.86 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U50/ZN (NAND2_X1)     0.01     0.02     1.88 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n6 (net)     1     0.00     1.88 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U51/A1 (NOR2_X1)     0.01     0.01     1.89 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U51/ZN (NOR2_X1)     0.02     0.03     1.91 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n26 (net)     1     0.00     1.91 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U72/A1 (NAND2_X1)     0.02     0.01     1.93 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U72/ZN (NAND2_X1)     0.02     0.03     1.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n23 (net)     3     0.00     1.95 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U66/A1 (OR2_X2)     0.02     0.02     1.97 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U66/ZN (OR2_X2)     0.01     0.05     2.02 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n16 (net)     3     0.00     2.02 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U47/A1 (NOR2_X2)     0.01     0.03     2.05 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U47/ZN (NOR2_X2)     0.02     0.03     2.08 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n180 (net)     3     0.00     2.08 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U46/A1 (AND2_X2)     0.02     0.02     2.10 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U46/ZN (AND2_X2)     0.01     0.04     2.14 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n179 (net)     3     0.00     2.14 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U126/A1 (NAND2_X1)     0.01     0.02     2.15 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U126/ZN (NAND2_X1)     0.02     0.03     2.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n77 (net)     4     0.00     2.18 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U102/A1 (NOR2_X1)     0.02     0.02     2.20 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U102/ZN (NOR2_X1)     0.02     0.03     2.23 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n45 (net)     1     0.00     2.23 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U103/A1 (NAND2_X1)     0.02     0.01     2.24 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U103/ZN (NAND2_X1)     0.02     0.03     2.27 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n79 (net)     4     0.00     2.27 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U43/A1 (NOR2_X1)     0.02     0.02     2.29 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U43/ZN (NOR2_X1)     0.01     0.03     2.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n4 (net)     1     0.00     2.32 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U44/A1 (AND2_X1)     0.01     0.01     2.33 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U44/ZN (AND2_X1)     0.01     0.03     2.36 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n33 (net)     1     0.00     2.36 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U85/A1 (AND2_X1)     0.01     0.01     2.37 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U85/ZN (AND2_X1)     0.02     0.04     2.41 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n166 (net)     3     0.00     2.41 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U113/A1 (NAND2_X1)     0.02     0.02     2.43 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U113/ZN (NAND2_X1)     0.02     0.03     2.46 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n162 (net)     3     0.00     2.46 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U1/A1 (NOR2_X2)     0.02     0.03     2.49 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U1/ZN (NOR2_X2)     0.02     0.04     2.52 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n160 (net)     3     0.00     2.52 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U212/A1 (NAND2_X1)     0.02     0.02     2.54 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U212/ZN (NAND2_X1)     0.02     0.03     2.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n159 (net)     3     0.00     2.57 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U209/A2 (NOR2_X1)     0.02     0.02     2.59 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U209/ZN (NOR2_X1)     0.02     0.04     2.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/n158 (net)     1     0.00     2.63 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U208/B (XOR2_X1)     0.02     0.02     2.65 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/U208/Z (XOR2_X1)     0.01     0.02     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/SUM[63] (net)     1     0.00     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/sub_55/SUM[63] (PU_repetition_weight_buffer_14_DW01_dec_1)     0.00     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/N2922 (net)     0.00     2.67 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2279/A1 (AOI22_X1)     0.01     0.01     2.68 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2279/ZN (AOI22_X1)     0.03     0.04     2.72 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2499 (net)     1     0.00     2.72 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2278/A (OAI221_X1)     0.03     0.01     2.73 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2278/ZN (OAI221_X1)     0.03     0.04     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2507 (net)     1     0.00     2.77 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2275/A1 (AOI22_X1)     0.03     0.01     2.78 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2275/ZN (AOI22_X1)     0.03     0.04     2.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2508 (net)     1     0.00     2.83 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2263/A (INV_X1)     0.03     0.01     2.84 r
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/U2263/ZN (INV_X1)     0.01     0.01     2.85 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/n2043 (net)     1     0.00     2.85 f
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[63]/D (DFF_X1)     0.01     0.01     2.86 f
  data arrival time                                                            2.86

  clock clock (rise edge)                                           2.90       2.90
  clock network delay (ideal)                                       0.00       2.90
  processing_unit_generator[0].processing_unit_inst/MPE_generate[1].PU_repetition_weight_buffer/my_register_reg[63]/CK (DFF_X1)     0.00     2.90 r
  library setup time                                               -0.04       2.86
  data required time                                                           2.86
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.86
  data arrival time                                                           -2.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U190/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U190/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n213 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U296/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U296/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n248 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[0] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U188/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U188/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n203 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U297/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U297/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n249 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[1] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U187/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U187/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n205 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U298/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U298/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n250 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[2] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U186/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U186/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n206 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U299/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U299/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n251 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[3] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U185/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U185/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n207 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U300/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U300/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n252 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[4] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U184/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U184/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n208 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U301/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U301/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n253 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[5] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U183/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U183/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n209 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U302/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U302/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n254 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[6] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U195/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U195/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n210 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U303/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U303/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n255 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[7] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U182/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U182/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n211 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U304/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U304/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n256 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[8] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: Input_SRAM_controller_inst/row_turn_reg[0]
              (rising edge-triggered flip-flop clocked by clock_mem)
  Endpoint: Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst
            (rising edge-triggered flip-flop clocked by clock_mem)
  Path Group: clock_mem
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clock_mem (rise edge)                                       0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  Input_SRAM_controller_inst/row_turn_reg[0]/CK (DFF_X1)     0.00     0.00     0.00 r
  Input_SRAM_controller_inst/row_turn_reg[0]/QN (DFF_X1)     0.02     0.08     0.08 f
  Input_SRAM_controller_inst/n32 (net)          4                   0.00       0.08 f
  Input_SRAM_controller_inst/U196/A2 (NOR2_X1)            0.02      0.02       0.10 f
  Input_SRAM_controller_inst/U196/ZN (NOR2_X1)            0.05      0.07       0.17 r
  Input_SRAM_controller_inst/n53 (net)          6                   0.00       0.17 r
  Input_SRAM_controller_inst/U138/A (BUF_X1)              0.05      0.01       0.19 r
  Input_SRAM_controller_inst/U138/Z (BUF_X1)              0.12      0.15       0.34 r
  Input_SRAM_controller_inst/n50 (net)         12                   0.00       0.34 r
  Input_SRAM_controller_inst/U180/A1 (AOI222_X1)          0.12      0.02       0.36 r
  Input_SRAM_controller_inst/U180/ZN (AOI222_X1)          0.04      0.03       0.40 f
  Input_SRAM_controller_inst/n216 (net)         1                   0.00       0.40 f
  Input_SRAM_controller_inst/U178/B (OAI211_X2)           0.04      0.02       0.42 f
  Input_SRAM_controller_inst/U178/ZN (OAI211_X2)          0.08      0.07       0.49 r
  Input_SRAM_controller_inst/n204 (net)        12                   0.00       0.49 r
  Input_SRAM_controller_inst/U137/A (INV_X1)              0.08      0.02       0.52 r
  Input_SRAM_controller_inst/U137/ZN (INV_X1)             0.04      0.06       0.58 f
  Input_SRAM_controller_inst/n267 (net)        11                   0.00       0.58 f
  Input_SRAM_controller_inst/U181/A2 (AOI22_X1)           0.04      0.02       0.60 f
  Input_SRAM_controller_inst/U181/ZN (AOI22_X1)           0.06      0.08       0.68 r
  Input_SRAM_controller_inst/n212 (net)         1                   0.00       0.68 r
  Input_SRAM_controller_inst/U305/A (INV_X4)              0.06      0.05       0.73 r
  Input_SRAM_controller_inst/U305/ZN (INV_X4)             0.04      0.06       0.79 f
  Input_SRAM_controller_inst/n257 (net)        12                   0.00       0.79 f
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/addr0[9] (sram_32_2048_scn4m_subm)     0.08     0.10     0.89 f d u mo 
  data arrival time                                                            0.89

  clock clock_mem (rise edge)                                      10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  Input_SRAM_controller_inst/Input_SRAM_banks_row[0].Input_SRAM_banks_column[0].sram_32_2048_scn4m_subm_inst/clk0 (sram_32_2048_scn4m_subm)     0.00    10.00 r
  library setup time                                               -0.01       9.99
  data required time                                                           9.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.99
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  9.10


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[29]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n412 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U248/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U248/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n338 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U507/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U507/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n333 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U551/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U551/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n470 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[29]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[29]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[29] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[29] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[29] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[29] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[28]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n412 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U249/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U249/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n344 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U511/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U511/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n339 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U561/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U561/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n471 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[28]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[28]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[28] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[28] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[28] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[28] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[27]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n412 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U250/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U250/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n350 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U514/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U514/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n345 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U571/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U571/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n472 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[27]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[27]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[27] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[27] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[27] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[27] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[26]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n412 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U251/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U251/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n356 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U517/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U517/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n351 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U581/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U581/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n473 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[26]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[26]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[26] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[26] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[26] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[26] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[3]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n412 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U267/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U267/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n313 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U592/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U592/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n308 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U509/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U509/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n497 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[3]/A (TBUF_X1)             0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[3]/Z (TBUF_X1)             0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[3] (net)             1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[3] (DRAM_slave)                          0.00       0.51 f
  DRAM_slave_ReadData[3] (net)                                      0.00       0.51 f
  DRAM_slave_ReadData[3] (out)                            0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[2]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n412 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U268/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U268/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n332 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U577/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U577/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n327 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U541/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U541/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n498 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[2]/A (TBUF_X1)             0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[2]/Z (TBUF_X1)             0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[2] (net)             1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[2] (DRAM_slave)                          0.00       0.51 f
  DRAM_slave_ReadData[2] (net)                                      0.00       0.51 f
  DRAM_slave_ReadData[2] (out)                            0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[16]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U64/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U64/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n412 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U255/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U255/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n419 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U540/A (AOI221_X1)                      0.02      0.01       0.35 f
  DRAM_slave_inst/U540/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n414 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U693/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U693/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n483 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[16]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[16]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[16] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[16] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[16] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[16] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[15]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U65/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U65/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U256/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U256/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n425 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U544/A (AOI221_X1)                      0.02      0.01       0.34 f
  DRAM_slave_inst/U544/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n420 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U703/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U703/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n484 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[15]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[15]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[15] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[15] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[15] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[15] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[11]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U65/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U65/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U260/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U260/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n449 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U557/A (AOI221_X1)                      0.02      0.01       0.34 f
  DRAM_slave_inst/U557/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n444 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U743/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U743/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n488 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[11]/A (TBUF_X1)            0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[11]/Z (TBUF_X1)            0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[11] (net)            1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[11] (DRAM_slave)                         0.00       0.51 f
  DRAM_slave_ReadData[11] (net)                                     0.00       0.51 f
  DRAM_slave_ReadData[11] (out)                           0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_slave_Address[3]
              (input port)
  Endpoint: DRAM_slave_ReadData[1]
            (output port)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  DRAM_slave_Address[3] (in)                              0.00      0.00       0.00 r
  DRAM_slave_Address[3] (net)                   2                   0.00       0.00 r
  DRAM_slave_inst/Address[3] (DRAM_slave)                           0.00       0.00 r
  DRAM_slave_inst/Address[3] (net)                                  0.00       0.00 r
  DRAM_slave_inst/U600/A (INV_X1)                         0.00      0.02       0.02 r
  DRAM_slave_inst/U600/ZN (INV_X1)                        0.01      0.01       0.02 f
  DRAM_slave_inst/n938 (net)                    3                   0.00       0.02 f
  DRAM_slave_inst/U110/A (BUF_X1)                         0.01      0.01       0.04 f
  DRAM_slave_inst/U110/Z (BUF_X1)                         0.04      0.07       0.10 f
  DRAM_slave_inst/n230 (net)                   14                   0.00       0.10 f
  DRAM_slave_inst/U117/A4 (NAND4_X1)                      0.04      0.02       0.12 f
  DRAM_slave_inst/U117/ZN (NAND4_X1)                      0.02      0.04       0.17 r
  DRAM_slave_inst/n108 (net)                    3                   0.00       0.17 r
  DRAM_slave_inst/U65/A (BUF_X1)                          0.02      0.01       0.18 r
  DRAM_slave_inst/U65/Z (BUF_X1)                          0.07      0.09       0.27 r
  DRAM_slave_inst/n411 (net)                   12                   0.00       0.27 r
  DRAM_slave_inst/U269/B2 (OAI22_X1)                      0.07      0.02       0.30 r
  DRAM_slave_inst/U269/ZN (OAI22_X1)                      0.02      0.03       0.33 f
  DRAM_slave_inst/n395 (net)                    1                   0.00       0.33 f
  DRAM_slave_inst/U595/A (AOI221_X1)                      0.02      0.01       0.34 f
  DRAM_slave_inst/U595/ZN (AOI221_X1)                     0.05      0.08       0.43 r
  DRAM_slave_inst/n390 (net)                    1                   0.00       0.43 r
  DRAM_slave_inst/U653/A1 (NAND2_X1)                      0.05      0.01       0.44 r
  DRAM_slave_inst/U653/ZN (NAND2_X1)                      0.02      0.02       0.46 f
  DRAM_slave_inst/n499 (net)                    1                   0.00       0.46 f
  DRAM_slave_inst/ReadData_tri[1]/A (TBUF_X1)             0.02      0.02       0.48 f
  DRAM_slave_inst/ReadData_tri[1]/Z (TBUF_X1)             0.01      0.04       0.51 f
  DRAM_slave_inst/ReadData[1] (net)             1                   0.00       0.51 f
  DRAM_slave_inst/ReadData[1] (DRAM_slave)                          0.00       0.51 f
  DRAM_slave_ReadData[1] (net)                                      0.00       0.51 f
  DRAM_slave_ReadData[1] (out)                            0.01      0.00       0.51 f
  data arrival time                                                            0.51

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.39


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[13]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[13]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[13]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[13] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[13] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[13] (net)                                     0.00       0.61 f
  DRAM_master_Address[13] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[12]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[12]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[12]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[12] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[12] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[12] (net)                                     0.00       0.61 f
  DRAM_master_Address[12] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[11]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[11]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[11]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[11] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[11] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[11] (net)                                     0.00       0.61 f
  DRAM_master_Address[11] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[10]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[10]/EN (TBUF_X1)           0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[10]/Z (TBUF_X1)            0.01      0.26       0.61 f
  DRAM_master_inst/Address[10] (net)            1                   0.00       0.61 f
  DRAM_master_inst/Address[10] (DRAM_master)                        0.00       0.61 f
  DRAM_master_Address[10] (net)                                     0.00       0.61 f
  DRAM_master_Address[10] (out)                           0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[9]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[9]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[9]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[9] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[9] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[9] (net)                                      0.00       0.61 f
  DRAM_master_Address[9] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[7]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[7]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[7]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[7] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[7] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[7] (net)                                      0.00       0.61 f
  DRAM_master_Address[7] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[5]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[5]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[5]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[5] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[5] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[5] (net)                                      0.00       0.61 f
  DRAM_master_Address[5] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[3]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[3]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[3]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[3] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[3] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[3] (net)                                      0.00       0.61 f
  DRAM_master_Address[3] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[1]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[1]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[1]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[1] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[1] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[1] (net)                                      0.00       0.61 f
  DRAM_master_Address[1] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


  Startpoint: DRAM_master_inst/ps_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: DRAM_master_Address[0]
            (output port)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DeltaAcc           5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  DRAM_master_inst/ps_reg[0]/CK (DFF_X1)                  0.00      0.00 #     0.00 r
  DRAM_master_inst/ps_reg[0]/Q (DFF_X1)                   0.01      0.08       0.08 f
  DRAM_master_inst/n103 (net)                   2                   0.00       0.08 f
  DRAM_master_inst/U12/A2 (AND2_X1)                       0.01      0.01       0.09 f
  DRAM_master_inst/U12/ZN (AND2_X1)                       0.01      0.04       0.13 f
  DRAM_master_inst/n2 (net)                     4                   0.00       0.13 f
  DRAM_master_inst/U42/A (INV_X1)                         0.01      0.02       0.15 f
  DRAM_master_inst/U42/ZN (INV_X1)                        0.14      0.16       0.31 r
  DRAM_master_inst/net1425609 (net)            22                   0.00       0.31 r
  DRAM_master_inst/Address_tri[0]/EN (TBUF_X1)            0.14      0.04       0.35 r
  DRAM_master_inst/Address_tri[0]/Z (TBUF_X1)             0.01      0.26       0.61 f
  DRAM_master_inst/Address[0] (net)             1                   0.00       0.61 f
  DRAM_master_inst/Address[0] (DRAM_master)                         0.00       0.61 f
  DRAM_master_Address[0] (net)                                      0.00       0.61 f
  DRAM_master_Address[0] (out)                            0.01      0.00       0.61 f
  data arrival time                                                            0.61

  max_delay                                                         2.90       2.90
  output external delay                                             0.00       2.90
  data required time                                                           2.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           2.90
  data arrival time                                                           -0.61
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  2.29


1
