Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : plate_cnn_fpga
Version: Q-2019.12-SP3
Date   : Sun Jun 15 18:39:52 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.88
  Critical Path Slack:           0.95
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.01
  Total Hold Violation:         -0.01
  No. of Hold Violations:        1.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                291
  Buf/Inv Cell Count:              30
  Buf Cell Count:                   0
  Inv Cell Count:                  30
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       221
  Sequential Cell Count:           70
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      493.801795
  Noncombinational Area:   493.039370
  Buf/Inv Area:             38.121600
  Total Buffer Area:             0.00
  Total Inverter Area:          38.12
  Macro/Black Box Area:      0.000000
  Net Area:                235.130715
  -----------------------------------
  Cell Area:               986.841165
  Design Area:            1221.971880


  Design Rules
  -----------------------------------
  Total Number of Nets:           340
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   12.30
  Logic Optimization:                  0.05
  Mapping Optimization:                0.23
  -----------------------------------------
  Overall Compile Time:               19.66
  Overall Compile Wall Clock Time:    20.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.01  TNS: 0.01  Number of Violating Paths: 1

  --------------------------------------------------------------------


1
