<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
<ROOT>
	<HEADER>
		<TYPE>
			<EXTENSION_TABLE_NAME>HCAL_LMAP_ZDC_V1</EXTENSION_TABLE_NAME>
			<NAME>HCAL Hardware Logical Map [ZDC V1]</NAME>
		</TYPE>
		<RUN mode="no-run" />
		<HINTS channelmap="HCAL_ZDC_CHANNELS" />
	</HEADER>


	<!-- Tags secton -->
	<!--ELEMENTS>
		<DATA_SET id="-1" />
		<IOV id="1">
			<INTERVAL_OF_VALIDITY_BEGIN>1</INTERVAL_OF_VALIDITY_BEGIN>
			<INTERVAL_OF_VALIDITY_END>116876</INTERVAL_OF_VALIDITY_END>
		</IOV>
		<TAG id="2" mode="auto">
			<TAG_NAME>hcal-lmap-Mar.16.2011-v1_A</TAG_NAME>
			<DETECTOR_NAME>HCAL</DETECTOR_NAME>
			<COMMENT_DESCRIPTION>comment</COMMENT_DESCRIPTION>
		</TAG>
	</ELEMENTS>
	<MAPS>
		<TAG idref="2">
			<IOV idref="1">
				<DATA_SET idref="-1" />
			</IOV>
		</TAG>
	</MAPS-->


	<!-- Dataset secton -->
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16 12:12:12</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>1</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>1</CABLE>
			<RM>1</RM>
			<QIE>1</QIE>
			<ADC>0</ADC>
			<RM_FI>1</RM_FI>
			<FI_CH>0</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>1</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<!--DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>2</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>2</CABLE>
			<RM>1</RM>
			<QIE>1</QIE>
			<ADC>1</ADC>
			<RM_FI>1</RM_FI>
			<FI_CH>1</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>1</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>2</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>3</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>3</CABLE>
			<RM>1</RM>
			<QIE>1</QIE>
			<ADC>2</ADC>
			<RM_FI>1</RM_FI>
			<FI_CH>2</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>1</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>3</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>4</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>4</CABLE>
			<RM>1</RM>
			<QIE>1</QIE>
			<ADC>3</ADC>
			<RM_FI>2</RM_FI>
			<FI_CH>0</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>2</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>4</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>5</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>5</CABLE>
			<RM>1</RM>
			<QIE>1</QIE>
			<ADC>4</ADC>
			<RM_FI>2</RM_FI>
			<FI_CH>1</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>2</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>5</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>1</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>6</CABLE>
			<RM>1</RM>
			<QIE>1</QIE>
			<ADC>5</ADC>
			<RM_FI>2</RM_FI>
			<FI_CH>2</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>2</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>2</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>2</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>7</CABLE>
			<RM>1</RM>
			<QIE>2</QIE>
			<ADC>0</ADC>
			<RM_FI>3</RM_FI>
			<FI_CH>0</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>3</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>3</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>3</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>8</CABLE>
			<RM>1</RM>
			<QIE>2</QIE>
			<ADC>1</ADC>
			<RM_FI>3</RM_FI>
			<FI_CH>1</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>3</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>4</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>1</ISPOSITIVEETA>
			<CHANNEL>4</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>9</CABLE>
			<RM>1</RM>
			<QIE>2</QIE>
			<ADC>2</ADC>
			<RM_FI>3</RM_FI>
			<FI_CH>2</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>3</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>5</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>1</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>1</CABLE>
			<RM>2</RM>
			<QIE>1</QIE>
			<ADC>0</ADC>
			<RM_FI>1</RM_FI>
			<FI_CH>0</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>4</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>2</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>2</CABLE>
			<RM>2</RM>
			<QIE>1</QIE>
			<ADC>1</ADC>
			<RM_FI>1</RM_FI>
			<FI_CH>1</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>4</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>2</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>3</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>3</CABLE>
			<RM>2</RM>
			<QIE>1</QIE>
			<ADC>2</ADC>
			<RM_FI>1</RM_FI>
			<FI_CH>2</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>4</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>3</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>4</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>4</CABLE>
			<RM>2</RM>
			<QIE>1</QIE>
			<ADC>3</ADC>
			<RM_FI>2</RM_FI>
			<FI_CH>0</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>5</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>4</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>EM</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>5</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>5</CABLE>
			<RM>2</RM>
			<QIE>1</QIE>
			<ADC>4</ADC>
			<RM_FI>2</RM_FI>
			<FI_CH>1</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>5</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>5</X>
			<Y>1</Y>
			<DX>1</DX>
			<DEPTH>1</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>1</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>6</CABLE>
			<RM>2</RM>
			<QIE>1</QIE>
			<ADC>5</ADC>
			<RM_FI>2</RM_FI>
			<FI_CH>2</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>5</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>2</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>2</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>7</CABLE>
			<RM>2</RM>
			<QIE>2</QIE>
			<ADC>0</ADC>
			<RM_FI>3</RM_FI>
			<FI_CH>0</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>6</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>3</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>3</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>8</CABLE>
			<RM>2</RM>
			<QIE>2</QIE>
			<ADC>1</ADC>
			<RM_FI>3</RM_FI>
			<FI_CH>1</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>6</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>4</DEPTH>
		</DATA>
	</DATA_SET>
	<DATA_SET>
		<VERSION>ZDCmap_Mar.16.2011_A</VERSION>
		<SUBVERSION>0</SUBVERSION>
		<DATA_FILE_NAME>ZDCmap_Mar.16.2011_A</DATA_FILE_NAME>
		<CREATED_BY_USER>sturdy</CREATED_BY_USER>
		<CREATE_TIMESTAMP>2011-03-16</CREATE_TIMESTAMP>
		<CHANNEL>
			<EXTENSION_TABLE_NAME>HCAL_ZDC_CHANNELS</EXTENSION_TABLE_NAME>
			<SECTION>HAD</SECTION>
			<ISPOSITIVEETA>0</ISPOSITIVEETA>
			<CHANNEL>4</CHANNEL>
		</CHANNEL>
		<DATA>
			<CABLE>9</CABLE>
			<RM>2</RM>
			<QIE>2</QIE>
			<ADC>2</ADC>
			<RM_FI>3</RM_FI>
			<FI_CH>2</FI_CH>
			<CRATE>12</CRATE>
			<HTR>8</HTR>
			<FPGA>top</FPGA>
			<HTR_FI>6</HTR_FI>
			<DCC_SL>10</DCC_SL>
			<SPIGOT>12</SPIGOT>
			<DCC>1</DCC>
			<FEDID>722</FEDID>
			<X>1</X>
			<Y>1</Y>
			<DX>5</DX>
			<DEPTH>5</DEPTH>
		</DATA>
	</DATA_SET-->
</ROOT>
