INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_framebuffer_0_0/sim/design_1_framebuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_framebuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_myALU_0_0/sim/design_1_myALU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_myALU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_pixel_pusher_0_0/sim/design_1_pixel_pusher_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_pixel_pusher_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_regs_0_0/sim/design_1_regs_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_regs_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_debounce_0_0/sim/design_1_debounce_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_debounce_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_25_0_0/sim/design_1_clock_div_25_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clock_div_25_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_clock_div_112500_0_0/sim/design_1_clock_div_112500_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clock_div_112500_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_vga_ctrl_0_0/sim/design_1_vga_ctrl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_vga_ctrl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_uart_0_0/sim/design_1_uart_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_uart_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Downloads/embeddedLabs/lab_5/lab_5/lab_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
