{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728362335139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728362335140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 00:38:55 2024 " "Processing started: Tue Oct 08 00:38:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728362335140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728362335140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728362335140 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728362335307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshift_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lshift_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_8bit-structural " "Found design unit 1: lshift_8bit-structural" {  } { { "lshift_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335523 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshift_8bit " "Found entity 1: lshift_8bit" {  } { { "lshift_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_4bit-basic " "Found design unit 1: CLA_4bit-basic" {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335524 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335526 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_FF-rtl " "Found design unit 1: d_FF-rtl" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335527 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_FF " "Found entity 1: d_FF" {  } { { "d_FF.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_8bit-rtl " "Found design unit 1: dFF_8bit-rtl" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335528 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_8bit " "Found entity 1: dFF_8bit" {  } { { "dff_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_adder_subtractor-behavior " "Found design unit 1: tb_adder_subtractor-behavior" {  } { { "Testbench.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335529 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_adder_subtractor " "Found entity 1: tb_adder_subtractor" {  } { { "Testbench.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-Structural " "Found design unit 1: adder_subtractor-Structural" {  } { { "4bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/4bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335531 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "4bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/4bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "1bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/1bitadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335532 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "1bitadder.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/1bitadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier_4bit-basic " "Found design unit 1: Multiplier_4bit-basic" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335533 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_4bit " "Found entity 1: Multiplier_4bit" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_8bit-basic " "Found design unit 1: CLA_8bit-basic" {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335534 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1728362335534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1728362335534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier_4bit " "Elaborating entity \"Multiplier_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1728362335553 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeroOut Multiplier_4bit.vhd(9) " "VHDL Signal Declaration warning at Multiplier_4bit.vhd(9): used implicit default value for signal \"zeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728362335554 "|Multiplier_4bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OverFlowOut Multiplier_4bit.vhd(9) " "VHDL Signal Declaration warning at Multiplier_4bit.vhd(9): used implicit default value for signal \"OverFlowOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728362335554 "|Multiplier_4bit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftedProduct0 Multiplier_4bit.vhd(35) " "Verilog HDL or VHDL warning at Multiplier_4bit.vhd(35): object \"shiftedProduct0\" assigned a value but never read" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1728362335554 "|Multiplier_4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_8bit lshift_8bit:lshift_8bit1 " "Elaborating entity \"lshift_8bit\" for hierarchy \"lshift_8bit:lshift_8bit1\"" {  } { { "Multiplier_4bit.vhd" "lshift_8bit1" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728362335563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFF_8bit lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst " "Elaborating entity \"dFF_8bit\" for hierarchy \"lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\"" {  } { { "lshift_8bit.vhd" "dff_inst" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/lshift_8bit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728362335564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_FF lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0 " "Elaborating entity \"d_FF\" for hierarchy \"lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\"" {  } { { "dff_8bit.vhd" "dff_inst0" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/dff_8bit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728362335565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabledSRLatch lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:masterLatch " "Elaborating entity \"enabledSRLatch\" for hierarchy \"lshift_8bit:lshift_8bit1\|dFF_8bit:dff_inst\|d_FF:dff_inst0\|enabledSRLatch:masterLatch\"" {  } { { "d_FF.vhd" "masterLatch" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/d_FF.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728362335566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit CLA_8bit:CLA_8bit_inst1 " "Elaborating entity \"CLA_8bit\" for hierarchy \"CLA_8bit:CLA_8bit_inst1\"" {  } { { "Multiplier_4bit.vhd" "CLA_8bit_inst1" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728362335637 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeroOut CLA_8bit.vhd(9) " "VHDL Signal Declaration warning at CLA_8bit.vhd(9): used implicit default value for signal \"zeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CLA_8bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728362335637 "|CLA_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit CLA_8bit:CLA_8bit_inst1\|CLA_4bit:CLA_4bit_lower " "Elaborating entity \"CLA_4bit\" for hierarchy \"CLA_8bit:CLA_8bit_inst1\|CLA_4bit:CLA_4bit_lower\"" {  } { { "CLA_8bit.vhd" "CLA_4bit_lower" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_8bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1728362335638 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zeroOut CLA_4bit.vhd(9) " "VHDL Signal Declaration warning at CLA_4bit.vhd(9): used implicit default value for signal \"zeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CLA_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/CLA_4bit.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1728362335638 "|CLA_8bit|CLA_4bit:CLA_4bit_lower"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zeroOut GND " "Pin \"zeroOut\" is stuck at GND" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728362336307 "|Multiplier_4bit|zeroOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "OverFlowOut GND " "Pin \"OverFlowOut\" is stuck at GND" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1728362336307 "|Multiplier_4bit|OverFlowOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1728362336307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1728362336376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1728362336687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362336687 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362336721 "|Multiplier_4bit|b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GReset " "No output dependent on input pin \"GReset\"" {  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362336721 "|Multiplier_4bit|GReset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1728362336721 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1728362336721 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1728362336721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Implemented 247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1728362336721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1728362336721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728362336734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:38:56 2024 " "Processing ended: Tue Oct 08 00:38:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728362336734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728362336734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728362336734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728362336734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728362337744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728362337745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 00:38:57 2024 " "Processing started: Tue Oct 08 00:38:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728362337745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728362337745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728362337745 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728362337791 ""}
{ "Info" "0" "" "Project  = CEG3155-Lab-2" {  } {  } 0 0 "Project  = CEG3155-Lab-2" 0 0 "Fitter" 0 0 1728362337791 ""}
{ "Info" "0" "" "Revision = CEG3155-Lab-2" {  } {  } 0 0 "Revision = CEG3155-Lab-2" 0 0 "Fitter" 0 0 1728362337791 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1728362337826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CEG3155-Lab-2 EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"CEG3155-Lab-2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728362337830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728362337859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728362337860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728362337860 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728362337928 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728362337934 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728362338221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728362338221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728362338221 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1728362338221 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1728362338221 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1004 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728362338222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1006 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728362338222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1008 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728362338222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1010 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728362338222 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 1012 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1728362338222 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1728362338222 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1728362338223 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 510 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GReset " "Pin GReset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GReset } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 523 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[0\] " "Pin Sum\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[0] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 514 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[1\] " "Pin Sum\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[1] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 515 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[2\] " "Pin Sum\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[2] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 516 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[3\] " "Pin Sum\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[3] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 517 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[4\] " "Pin Sum\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[4] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 518 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[5\] " "Pin Sum\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[5] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 519 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[6\] " "Pin Sum\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[6] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 520 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sum\[7\] " "Pin Sum\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sum[7] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sum[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 521 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CarryOut " "Pin CarryOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CarryOut } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CarryOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 524 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zeroOut " "Pin zeroOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { zeroOut } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zeroOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 525 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OverFlowOut " "Pin OverFlowOut not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { OverFlowOut } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OverFlowOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 526 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GClock " "Pin GClock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { GClock } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 522 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 506 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 513 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 507 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 508 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 509 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 511 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 512 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1728362338952 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1728362338952 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "TimeQuest Timing Analyzer is analyzing 137 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1728362339110 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155-Lab-2.sdc " "Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1728362339110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1728362339111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339112 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339113 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339114 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339114 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339115 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339115 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339116 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362339116 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1728362339116 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1728362339117 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1728362339117 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1728362339118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node GClock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst4\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst4\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst4|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 540 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 538 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst6\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst6\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 536 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst7\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst6\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst7\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst6|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst7|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 534 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst4\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst6\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst4\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst6\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 587 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lshift_8bit:lshift_8bit6\|dFF_8bit:dff_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node lshift_8bit:lshift_8bit6\|dFF_8bit:dff_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lshift_8bit:lshift_8bit6|dFF_8bit:dff_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 691 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst4\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst4\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst4|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 589 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst3\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst3\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 613 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst3\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst6\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst3\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst6\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst3|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst6|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 611 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLA_8bit:CLA_8bit_inst2\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal " "Destination node CLA_8bit:CLA_8bit_inst2\|CLA_4bit:CLA_4bit_upper\|dFF_8bit:dff_8bit_inst\|d_FF:dff_inst5\|enabledSRLatch:slaveLatch\|int_sSignal" {  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLA_8bit:CLA_8bit_inst2|CLA_4bit:CLA_4bit_upper|dFF_8bit:dff_8bit_inst|d_FF:dff_inst5|enabledSRLatch:slaveLatch|int_sSignal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 638 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1728362339134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362339134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1728362339134 ""}  } { { "Multiplier_4bit.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/Multiplier_4bit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GClock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 0 { 0 ""} 0 992 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1728362339134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1728362339330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728362339330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1728362339330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728362339330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1728362339330 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1728362339331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1728362339331 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1728362339331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1728362339331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1728362339331 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1728362339331 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 9 11 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 9 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1728362339332 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1728362339332 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1728362339332 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1728362339333 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1728362339333 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1728362339333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728362339348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1728362342048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728362342179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1728362342185 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1728362343952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728362343953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1728362344128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y37 X10_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48" {  } { { "loc" "" { Generic "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} 0 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1728362345428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1728362345428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728362346023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1728362346023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1728362346023 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1728362346032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728362346070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728362346288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1728362346322 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1728362346564 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728362346769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/output_files/CEG3155-Lab-2.fit.smsg " "Generated suppressed messages file C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/output_files/CEG3155-Lab-2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1728362347385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 147 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5140 " "Peak virtual memory: 5140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728362347602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:39:07 2024 " "Processing ended: Tue Oct 08 00:39:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728362347602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728362347602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728362347602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728362347602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1728362348535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728362348535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 00:39:08 2024 " "Processing started: Tue Oct 08 00:39:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728362348535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1728362348535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1728362348535 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1728362350431 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1728362350487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728362351084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:39:11 2024 " "Processing ended: Tue Oct 08 00:39:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728362351084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728362351084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728362351084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1728362351084 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1728362351640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1728362352090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 00:39:11 2024 " "Processing started: Tue Oct 08 00:39:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728362352091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728362352091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_sta CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728362352091 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1728362352141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1728362352217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728362352218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728362352250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1728362352251 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "137 " "TimeQuest Timing Analyzer is analyzing 137 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1728362352374 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CEG3155-Lab-2.sdc " "Synopsys Design Constraints File file not found: 'CEG3155-Lab-2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1728362352417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1728362352418 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GClock GClock " "create_clock -period 1.000 -name GClock GClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352418 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352418 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst7\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst6\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit7\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit5\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datac " "Node \"lshift_8bit4\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352419 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352419 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit6\|dff_inst\|dff_inst3\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit7\|dff_inst\|dff_inst6\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit7\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst5\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit7\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit7\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit7\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit7\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352420 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352420 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit6\|dff_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst4\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit6\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datac " "Node \"lshift_8bit6\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit6\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|dataa " "Node \"lshift_8bit5\|dff_inst\|dff_inst4\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit5\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit5\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit4\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352421 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352421 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit4\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst4\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit3\|dff_inst\|dff_inst2\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad " "Node \"CLA_8bit_inst1\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit4\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit3\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit3\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datab " "Node \"lshift_8bit1\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datac " "Node \"lshift_8bit2\|dff_inst\|dff_inst1\|slaveLatch\|int_sSignal\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad " "Node \"lshift_8bit2\|dff_inst\|dff_inst0\|slaveLatch\|int_sSignal\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|dataa " "Node \"CLA_8bit_inst2\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352422 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352422 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352423 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datab " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst5\|slaveLatch\|int_sSignal\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352423 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352423 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352423 ""} { "Warning" "WSTA_SCC_NODE" "CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|dataa " "Node \"CLA_8bit_inst3\|CLA_4bit_upper\|dff_8bit_inst\|dff_inst6\|slaveLatch\|int_sSignal\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1728362352423 ""}  } { { "enabledsrlatch.vhd" "" { Text "C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/enabledsrlatch.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1728362352423 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1728362352423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352423 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1728362352424 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1728362352431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728362352687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728362352687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.034 " "Worst-case setup slack is -13.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.034            -241.134 GClock  " "  -13.034            -241.134 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362352688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.216 " "Worst-case hold slack is -1.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216             -45.800 GClock  " "   -1.216             -45.800 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362352690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728362352692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728362352693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 GClock  " "   -3.000              -3.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362352695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362352695 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1728362352717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1728362352730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1728362353026 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728362353063 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728362353063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.182 " "Worst-case setup slack is -12.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.182            -224.785 GClock  " "  -12.182            -224.785 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362353065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.966 " "Worst-case hold slack is -0.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.966             -34.569 GClock  " "   -0.966             -34.569 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362353068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728362353071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728362353072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 GClock  " "   -3.000              -3.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362353075 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1728362353097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353208 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1728362353208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1728362353208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.534 " "Worst-case setup slack is -5.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.534             -76.699 GClock  " "   -5.534             -76.699 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362353212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.746 " "Worst-case hold slack is -0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746             -30.436 GClock  " "   -0.746             -30.436 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362353214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728362353217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1728362353219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 GClock  " "   -3.000              -3.000 GClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1728362353221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1728362353221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728362353446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1728362353446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 147 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728362353490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:39:13 2024 " "Processing ended: Tue Oct 08 00:39:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728362353490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728362353490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728362353490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728362353490 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1728362354464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1728362354465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 00:39:14 2024 " "Processing started: Tue Oct 08 00:39:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1728362354465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1728362354465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CEG3155-Lab-2 -c CEG3155-Lab-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1728362354465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_85c_slow.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_85c_slow.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_0c_slow.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_0c_slow.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_min_1200mv_0c_fast.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_min_1200mv_0c_fast.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2.vho C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2.vho in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354791 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_85c_vhd_slow.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354811 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_8_1200mv_0c_vhd_slow.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_min_1200mv_0c_vhd_fast.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CEG3155-Lab-2_vhd.sdo C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/ simulation " "Generated file CEG3155-Lab-2_vhd.sdo in folder \"C:/Users/sahil/Documents/repos/vhdl_files/CEG3155-Lab-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1728362354873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1728362354904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 00:39:14 2024 " "Processing ended: Tue Oct 08 00:39:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1728362354904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1728362354904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1728362354904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728362354904 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 306 s " "Quartus II Full Compilation was successful. 0 errors, 306 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1728362355470 ""}
