#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Aug  6 14:41:25 2022
# Process ID: 16200
# Current directory: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir_wrap/xsim_script.tcl}
# Log file: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/xsim.log
# Journal file: E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir_wrap/xsim_script.tcl
# xsim {fir_wrap} -autoloadwcfg -tclbatch {fir_wrap.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source fir_wrap.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3095000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3135 ns : File "E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/sim/verilog/fir_wrap.autotb.v" Line 501
## quit
INFO: [Common 17-206] Exiting xsim at Sat Aug  6 14:42:17 2022...
