============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Tue Aug 13 13:11:05 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.444831s wall, 3.120020s user + 0.234002s system = 3.354021s CPU (97.4%)

RUN-1004 : used memory is 249 MB, reserved memory is 229 MB, peak memory is 249 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment clk  LOCATION = A3;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;  "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;  "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;  "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;  "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;  "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.676509s wall, 2.683217s user + 0.046800s system = 2.730018s CPU (102.0%)

RUN-1004 : used memory is 216 MB, reserved memory is 185 MB, peak memory is 277 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.192194s wall, 1.279208s user + 0.062400s system = 1.341609s CPU (112.5%)

RUN-1004 : used memory is 250 MB, reserved memory is 218 MB, peak memory is 277 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 98 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7701/0 useful/useless nets, 6838/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10157/0 useful/useless nets, 9294/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10155/0 useful/useless nets, 9292/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11003/0 useful/useless nets, 10140/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 41355, tnet num: 10994, tinst num: 10115, tnode num: 76786, tedge num: 78199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  2.346806s wall, 1.279208s user + 0.046800s system = 1.326008s CPU (56.5%)

RUN-1004 : used memory is 341 MB, reserved memory is 335 MB, peak memory is 341 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10994 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.47 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7482/0 useful/useless nets, 6619/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3437 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  15.936551s wall, 13.213285s user + 0.265202s system = 13.478486s CPU (84.6%)

RUN-1004 : used memory is 310 MB, reserved memory is 324 MB, peak memory is 396 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.316423s wall, 2.152814s user + 0.093601s system = 2.246414s CPU (97.0%)

RUN-1004 : used memory is 315 MB, reserved memory is 325 MB, peak memory is 396 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 1 trigger nets, 43 data nets.
KIT-1004 : Chipwatcher code = 0001010000000110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.015432s wall, 3.026419s user + 0.015600s system = 3.042019s CPU (100.9%)

RUN-1004 : used memory is 317 MB, reserved memory is 326 MB, peak memory is 396 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6045/0 useful/useless nets, 2376/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2568/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26599, tnet num: 6237, tinst num: 2563, tnode num: 33831, tedge num: 45320.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2463/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1673 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1690 nodes)...
SYN-4004 : #3: Packed 53 SEQ (1885 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3308 nodes)...
SYN-4004 : #5: Packed 59 SEQ (6705 nodes)...
SYN-4004 : #6: Packed 66 SEQ (10695 nodes)...
SYN-4004 : #7: Packed 83 SEQ (7015 nodes)...
SYN-4004 : #8: Packed 91 SEQ (1985 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2235 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.540023s wall, 2.542816s user + 0.015600s system = 2.558416s CPU (100.7%)

RUN-1004 : used memory is 382 MB, reserved memory is 380 MB, peak memory is 396 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.874841s wall, 5.818837s user + 0.093601s system = 5.912438s CPU (100.6%)

RUN-1004 : used memory is 382 MB, reserved memory is 380 MB, peak memory is 396 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2191 instances
RUN-1001 : 1042 mslices, 1042 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3055 nets have 2 pins
RUN-1001 : 2198 nets have [3 - 5] pins
RUN-1001 : 525 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2189 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25767, tnet num: 5992, tinst num: 2189, tnode num: 31453, tedge num: 43303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.132643s wall, 1.138807s user + 0.015600s system = 1.154407s CPU (101.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 957277
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 579063, overlap = 200
PHY-3002 : Step(2): len = 409452, overlap = 268.5
PHY-3002 : Step(3): len = 315545, overlap = 297
PHY-3002 : Step(4): len = 253783, overlap = 312.75
PHY-3002 : Step(5): len = 208429, overlap = 322.75
PHY-3002 : Step(6): len = 168911, overlap = 345.5
PHY-3002 : Step(7): len = 139544, overlap = 360.75
PHY-3002 : Step(8): len = 117187, overlap = 376.5
PHY-3002 : Step(9): len = 97584.3, overlap = 385.25
PHY-3002 : Step(10): len = 90612, overlap = 387.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.91353e-07
PHY-3002 : Step(11): len = 89031.3, overlap = 387.25
PHY-3002 : Step(12): len = 88763.3, overlap = 386.75
PHY-3002 : Step(13): len = 92737.5, overlap = 376.25
PHY-3002 : Step(14): len = 95096.9, overlap = 369.5
PHY-3002 : Step(15): len = 102778, overlap = 355.75
PHY-3002 : Step(16): len = 103217, overlap = 347
PHY-3002 : Step(17): len = 104111, overlap = 334
PHY-3002 : Step(18): len = 106252, overlap = 326.5
PHY-3002 : Step(19): len = 103791, overlap = 328.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.78271e-06
PHY-3002 : Step(20): len = 103684, overlap = 327.75
PHY-3002 : Step(21): len = 104306, overlap = 326.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.78051e-06
PHY-3002 : Step(22): len = 104736, overlap = 323.75
PHY-3002 : Step(23): len = 108868, overlap = 312
PHY-3002 : Step(24): len = 121369, overlap = 292
PHY-3002 : Step(25): len = 120983, overlap = 289.75
PHY-3002 : Step(26): len = 121223, overlap = 288.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.56101e-06
PHY-3002 : Step(27): len = 122013, overlap = 287
PHY-3002 : Step(28): len = 124407, overlap = 285
PHY-3002 : Step(29): len = 132432, overlap = 270.5
PHY-3002 : Step(30): len = 134521, overlap = 246.5
PHY-3002 : Step(31): len = 136300, overlap = 239
PHY-3002 : Step(32): len = 136534, overlap = 236
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.1122e-05
PHY-3002 : Step(33): len = 137889, overlap = 237.5
PHY-3002 : Step(34): len = 140733, overlap = 231.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.69225e-05
PHY-3002 : Step(35): len = 141806, overlap = 227
PHY-3002 : Step(36): len = 144835, overlap = 218.5
PHY-3002 : Step(37): len = 153847, overlap = 193.5
PHY-3002 : Step(38): len = 154912, overlap = 195
PHY-3002 : Step(39): len = 155523, overlap = 186.5
PHY-3002 : Step(40): len = 156588, overlap = 190
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.3845e-05
PHY-3002 : Step(41): len = 158176, overlap = 188.75
PHY-3002 : Step(42): len = 161667, overlap = 186
PHY-3002 : Step(43): len = 167789, overlap = 175.25
PHY-3002 : Step(44): len = 166131, overlap = 169
PHY-3002 : Step(45): len = 165646, overlap = 173.75
PHY-3002 : Step(46): len = 165254, overlap = 172.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 6.48075e-05
PHY-3002 : Step(47): len = 176940, overlap = 161.75
PHY-3002 : Step(48): len = 178200, overlap = 158
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014370s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (108.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.183032s wall, 1.201208s user + 0.015600s system = 1.216808s CPU (102.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.705735s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.22597e-05
PHY-3002 : Step(49): len = 174759, overlap = 151
PHY-3002 : Step(50): len = 172944, overlap = 151.5
PHY-3002 : Step(51): len = 171322, overlap = 150.25
PHY-3002 : Step(52): len = 170180, overlap = 157.5
PHY-3002 : Step(53): len = 168388, overlap = 160
PHY-3002 : Step(54): len = 165669, overlap = 169.25
PHY-3002 : Step(55): len = 163152, overlap = 168.5
PHY-3002 : Step(56): len = 160697, overlap = 169.5
PHY-3002 : Step(57): len = 158496, overlap = 164.25
PHY-3002 : Step(58): len = 157146, overlap = 164.5
PHY-3002 : Step(59): len = 156446, overlap = 168
PHY-3002 : Step(60): len = 156527, overlap = 173.25
PHY-3002 : Step(61): len = 156329, overlap = 173.75
PHY-3002 : Step(62): len = 157103, overlap = 165.5
PHY-3002 : Step(63): len = 156710, overlap = 166
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.45193e-05
PHY-3002 : Step(64): len = 159507, overlap = 163.75
PHY-3002 : Step(65): len = 166296, overlap = 162.75
PHY-3002 : Step(66): len = 166625, overlap = 159.25
PHY-3002 : Step(67): len = 166921, overlap = 153.25
PHY-3002 : Step(68): len = 167893, overlap = 152
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.90386e-05
PHY-3002 : Step(69): len = 171716, overlap = 146.25
PHY-3002 : Step(70): len = 179865, overlap = 139.5
PHY-3002 : Step(71): len = 179803, overlap = 135
PHY-3002 : Step(72): len = 180270, overlap = 132
PHY-3002 : Step(73): len = 180260, overlap = 132.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.41507e-05
PHY-3002 : Step(74): len = 187238, overlap = 118.5
PHY-3002 : Step(75): len = 193347, overlap = 111.25
PHY-3002 : Step(76): len = 193620, overlap = 109.75
PHY-3002 : Step(77): len = 193069, overlap = 115.5
PHY-3002 : Step(78): len = 192752, overlap = 117.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000188301
PHY-3002 : Step(79): len = 197176, overlap = 119.75
PHY-3002 : Step(80): len = 199712, overlap = 117.5
PHY-3002 : Step(81): len = 200991, overlap = 116.75
PHY-3002 : Step(82): len = 201955, overlap = 117.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.037640s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (120.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.696250s wall, 0.873606s user + 0.015600s system = 0.889206s CPU (127.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.00372e-05
PHY-3002 : Step(83): len = 207975, overlap = 186.75
PHY-3002 : Step(84): len = 206746, overlap = 180.5
PHY-3002 : Step(85): len = 203042, overlap = 178.5
PHY-3002 : Step(86): len = 196921, overlap = 179.5
PHY-3002 : Step(87): len = 191840, overlap = 185
PHY-3002 : Step(88): len = 188984, overlap = 188
PHY-3002 : Step(89): len = 185349, overlap = 195.75
PHY-3002 : Step(90): len = 181758, overlap = 199.5
PHY-3002 : Step(91): len = 178096, overlap = 211.25
PHY-3002 : Step(92): len = 175300, overlap = 214.5
PHY-3002 : Step(93): len = 174714, overlap = 214.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140074
PHY-3002 : Step(94): len = 183764, overlap = 195.25
PHY-3002 : Step(95): len = 189184, overlap = 187.75
PHY-3002 : Step(96): len = 189505, overlap = 183.5
PHY-3002 : Step(97): len = 189830, overlap = 182.5
PHY-3002 : Step(98): len = 190873, overlap = 185
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000278924
PHY-3002 : Step(99): len = 197471, overlap = 171
PHY-3002 : Step(100): len = 200867, overlap = 171
PHY-3002 : Step(101): len = 204956, overlap = 164.25
PHY-3002 : Step(102): len = 205231, overlap = 163.75
PHY-3002 : Step(103): len = 204585, overlap = 162.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000536352
PHY-3002 : Step(104): len = 209416, overlap = 158.75
PHY-3002 : Step(105): len = 210664, overlap = 159
PHY-3002 : Step(106): len = 213680, overlap = 153.25
PHY-3002 : Step(107): len = 215633, overlap = 152.25
PHY-3002 : Step(108): len = 215946, overlap = 153
PHY-3002 : Step(109): len = 216077, overlap = 147.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00104151
PHY-3002 : Step(110): len = 218893, overlap = 148.5
PHY-3002 : Step(111): len = 220208, overlap = 145.75
PHY-3002 : Step(112): len = 221705, overlap = 144.25
PHY-3002 : Step(113): len = 222403, overlap = 147
PHY-3002 : Step(114): len = 222989, overlap = 144.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00175269
PHY-3002 : Step(115): len = 224115, overlap = 144.5
PHY-3002 : Step(116): len = 225095, overlap = 144
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00235188
PHY-3002 : Step(117): len = 225758, overlap = 144.5
PHY-3002 : Step(118): len = 226739, overlap = 144.5
PHY-3002 : Step(119): len = 227817, overlap = 141.75
PHY-3002 : Step(120): len = 228089, overlap = 143.25
PHY-3002 : Step(121): len = 228769, overlap = 142.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00331032
PHY-3002 : Step(122): len = 229086, overlap = 143.75
PHY-3002 : Step(123): len = 230443, overlap = 141.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00393807
PHY-3002 : Step(124): len = 230451, overlap = 142.25
PHY-3002 : Step(125): len = 231426, overlap = 139.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00427318
PHY-3002 : Step(126): len = 231492, overlap = 138.5
PHY-3002 : Step(127): len = 232856, overlap = 136
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237413s wall, 0.093601s user + 0.124801s system = 0.218401s CPU (92.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.039595s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (97.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.711545s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000368442
PHY-3002 : Step(128): len = 231094, overlap = 109
PHY-3002 : Step(129): len = 227660, overlap = 106
PHY-3002 : Step(130): len = 223810, overlap = 117.5
PHY-3002 : Step(131): len = 221616, overlap = 126
PHY-3002 : Step(132): len = 220259, overlap = 126.5
PHY-3002 : Step(133): len = 219035, overlap = 128
PHY-3002 : Step(134): len = 218039, overlap = 135
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000736883
PHY-3002 : Step(135): len = 221513, overlap = 131.25
PHY-3002 : Step(136): len = 222082, overlap = 127.75
PHY-3002 : Step(137): len = 223192, overlap = 126.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00130577
PHY-3002 : Step(138): len = 225021, overlap = 127.25
PHY-3002 : Step(139): len = 225998, overlap = 122.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00170635
PHY-3002 : Step(140): len = 226566, overlap = 122
PHY-3002 : Step(141): len = 228314, overlap = 119.25
PHY-3002 : Step(142): len = 228938, overlap = 121
PHY-3002 : Step(143): len = 229105, overlap = 120.75
PHY-3002 : Step(144): len = 229531, overlap = 121.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00252374
PHY-3002 : Step(145): len = 230292, overlap = 121.25
PHY-3002 : Step(146): len = 230937, overlap = 121
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00308621
PHY-3002 : Step(147): len = 231453, overlap = 118.5
PHY-3002 : Step(148): len = 231963, overlap = 120
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00335749
PHY-3002 : Step(149): len = 232294, overlap = 119.75
PHY-3002 : Step(150): len = 232789, overlap = 119
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00357207
PHY-3002 : Step(151): len = 232995, overlap = 119.25
PHY-3002 : Step(152): len = 233514, overlap = 119.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00387867
PHY-3002 : Step(153): len = 233734, overlap = 120.25
PHY-3002 : Step(154): len = 234103, overlap = 119.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00427902
PHY-3002 : Step(155): len = 234359, overlap = 117.5
PHY-3002 : Step(156): len = 234630, overlap = 117
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00459543
PHY-3002 : Step(157): len = 234885, overlap = 115.25
PHY-3002 : Step(158): len = 235177, overlap = 115.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00481527
PHY-3002 : Step(159): len = 235322, overlap = 115.75
PHY-3002 : Step(160): len = 235677, overlap = 116.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00501802
PHY-3002 : Step(161): len = 235816, overlap = 116.25
PHY-3002 : Step(162): len = 236146, overlap = 118
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00517634
PHY-3002 : Step(163): len = 236226, overlap = 118.5
PHY-3002 : Step(164): len = 237195, overlap = 119
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019150s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (81.5%)

PHY-3001 : Legalized: Len = 246550, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 750 tiles.
PHY-3001 : 41 instances has been re-located, deltaX = 37, deltaY = 29.
PHY-3001 : Final: Len = 247800, Over = 0
RUN-1003 : finish command "place" in  23.421837s wall, 33.571415s user + 1.840812s system = 35.412227s CPU (151.2%)

RUN-1004 : used memory is 392 MB, reserved memory is 389 MB, peak memory is 396 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3015 to 2265
PHY-1001 : Pin misalignment score is improved from 2265 to 2231
PHY-1001 : Pin misalignment score is improved from 2231 to 2227
PHY-1001 : Pin misalignment score is improved from 2227 to 2227
PHY-1001 : Pin local connectivity score is improved from 276 to 0
PHY-1001 : Pin misalignment score is improved from 2351 to 2281
PHY-1001 : Pin misalignment score is improved from 2281 to 2276
PHY-1001 : Pin misalignment score is improved from 2276 to 2276
PHY-1001 : Pin local connectivity score is improved from 48 to 0
PHY-1001 : End pin swap;  3.282460s wall, 3.135620s user + 0.000000s system = 3.135620s CPU (95.5%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2191 instances
RUN-1001 : 1042 mslices, 1042 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3055 nets have 2 pins
RUN-1001 : 2198 nets have [3 - 5] pins
RUN-1001 : 525 nets have [6 - 10] pins
RUN-1001 : 73 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313520, over cnt = 1687(21%), over = 3360, worst = 9
PHY-1002 : len = 322528, over cnt = 1445(18%), over = 2304, worst = 5
PHY-1002 : len = 330376, over cnt = 1338(16%), over = 1812, worst = 4
PHY-1002 : len = 351272, over cnt = 984(12%), over = 1057, worst = 3
PHY-1002 : len = 367040, over cnt = 742(9%), over = 760, worst = 2
PHY-1002 : len = 380864, over cnt = 635(7%), over = 646, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25767, tnet num: 5992, tinst num: 2189, tnode num: 31453, tedge num: 43303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 18 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.197557s wall, 5.132433s user + 0.000000s system = 5.132433s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38400, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.468179s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 38360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.088955s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.132739s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (105.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 680832, over cnt = 2066(1%), over = 2142, worst = 4
PHY-1001 : End Routed; 28.899599s wall, 31.106599s user + 0.249602s system = 31.356201s CPU (108.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 611168, over cnt = 1283(0%), over = 1288, worst = 2
PHY-1001 : End DR Iter 1; 30.019822s wall, 28.828985s user + 0.015600s system = 28.844585s CPU (96.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 600392, over cnt = 536(0%), over = 536, worst = 1
PHY-1001 : End DR Iter 2; 6.461836s wall, 6.115239s user + 0.046800s system = 6.162039s CPU (95.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 603744, over cnt = 206(0%), over = 206, worst = 1
PHY-1001 : End DR Iter 3; 2.138296s wall, 2.121614s user + 0.000000s system = 2.121614s CPU (99.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 607912, over cnt = 85(0%), over = 85, worst = 1
PHY-1001 : End DR Iter 4; 1.764137s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (95.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 610696, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 5; 0.909355s wall, 0.904806s user + 0.000000s system = 0.904806s CPU (99.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 612840, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 6; 1.157375s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (99.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.694185s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (101.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.833753s wall, 0.826805s user + 0.000000s system = 0.826805s CPU (99.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.845188s wall, 0.842405s user + 0.000000s system = 0.842405s CPU (99.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.924686s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.5%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.974770s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (100.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 1.112256s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (94.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 1.008720s wall, 0.982806s user + 0.000000s system = 0.982806s CPU (97.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 613232, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.926180s wall, 0.920406s user + 0.000000s system = 0.920406s CPU (99.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 613296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 1.024748s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (100.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 613296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.459521s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (96.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 613296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.196928s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (97.8%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 613296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.347957s wall, 1.326008s user + 0.015600s system = 1.341609s CPU (99.5%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 613296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 0.846355s wall, 0.826805s user + 0.015600s system = 0.842405s CPU (99.5%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 613296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.586872s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (99.3%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 613312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 613312
PHY-1001 : End DC Iter 8; 0.813722s wall, 0.795605s user + 0.015600s system = 0.811205s CPU (99.7%)

PHY-1001 : 6 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  98.162573s wall, 97.672226s user + 0.577204s system = 98.249430s CPU (100.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  106.826923s wall, 106.080680s user + 0.592804s system = 106.673484s CPU (99.9%)

RUN-1004 : used memory is 493 MB, reserved memory is 511 MB, peak memory is 527 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4147   out of   4480   92.57%
#reg                 2800   out of   4480   62.50%
#le                  4147
  #lut only          1347   out of   4147   32.48%
  #reg only             0   out of   4147    0.00%
  #lut&reg           2800   out of   4147   67.52%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.689511s wall, 2.948419s user + 0.124801s system = 3.073220s CPU (114.3%)

RUN-1004 : used memory is 493 MB, reserved memory is 511 MB, peak memory is 527 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25767, tnet num: 5992, tinst num: 2194, tnode num: 31453, tedge num: 43303.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.780971s wall, 3.775224s user + 0.015600s system = 3.790824s CPU (100.3%)

RUN-1004 : used memory is 524 MB, reserved memory is 545 MB, peak memory is 528 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010100001010000000110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2196
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 57452
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 161828 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000111010100001010000000110 -f Quick_Start.btc" in  13.075209s wall, 25.334562s user + 0.046800s system = 25.381363s CPU (194.1%)

RUN-1004 : used memory is 556 MB, reserved memory is 570 MB, peak memory is 565 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.313992s wall, 1.263608s user + 0.046800s system = 1.310408s CPU (99.7%)

RUN-1004 : used memory is 664 MB, reserved memory is 672 MB, peak memory is 667 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  28.280939s wall, 2.839218s user + 0.452403s system = 3.291621s CPU (11.6%)

RUN-1004 : used memory is 649 MB, reserved memory is 674 MB, peak memory is 668 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.704071s wall, 0.374402s user + 0.093601s system = 0.468003s CPU (7.0%)

RUN-1004 : used memory is 629 MB, reserved memory is 653 MB, peak memory is 668 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  37.176037s wall, 4.976432s user + 0.624004s system = 5.600436s CPU (15.1%)

RUN-1004 : used memory is 619 MB, reserved memory is 643 MB, peak memory is 668 MB
GUI-1001 : Download success!
GUI-1001 : User opens chip watcher ...
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.683861s wall, 0.234002s user + 0.109201s system = 0.343202s CPU (5.1%)

RUN-1004 : used memory is 624 MB, reserved memory is 646 MB, peak memory is 668 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.263085s wall, 1.326008s user + 0.218401s system = 1.544410s CPU (18.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 636 MB, peak memory is 668 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001100
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00010000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 00010000010000000000000000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00010000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x43_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x43_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x43_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 00010000010000000000000000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : Delete h2h_haddrw successfully
GUI-1001 : Disable net trigger h2h_hwrite success
GUI-1001 : Disable bus trigger net h2h_haddr success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.754826s wall, 3.447622s user + 0.140401s system = 3.588023s CPU (95.6%)

RUN-1004 : used memory is 308 MB, reserved memory is 384 MB, peak memory is 668 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 1 trigger nets, 44 data nets.
KIT-1004 : Chipwatcher code = 0110110100011101
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.422041s wall, 2.433616s user + 0.062400s system = 2.496016s CPU (103.1%)

RUN-1004 : used memory is 323 MB, reserved memory is 395 MB, peak memory is 668 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6045/0 useful/useless nets, 2376/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2568/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26600, tnet num: 6237, tinst num: 2563, tnode num: 33832, tedge num: 45322.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2463/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1673 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2297 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.512956s wall, 2.433616s user + 0.124801s system = 2.558416s CPU (101.8%)

RUN-1004 : used memory is 424 MB, reserved memory is 487 MB, peak memory is 668 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.308687s wall, 5.148033s user + 0.234002s system = 5.382034s CPU (101.4%)

RUN-1004 : used memory is 425 MB, reserved memory is 487 MB, peak memory is 668 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3062 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2220 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25789, tnet num: 5992, tinst num: 2220, tnode num: 31488, tedge num: 43341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.149500s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (97.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 954564
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(165): len = 575506, overlap = 198
PHY-3002 : Step(166): len = 402504, overlap = 268.25
PHY-3002 : Step(167): len = 313671, overlap = 296.75
PHY-3002 : Step(168): len = 253950, overlap = 316
PHY-3002 : Step(169): len = 207786, overlap = 331.75
PHY-3002 : Step(170): len = 169817, overlap = 349.75
PHY-3002 : Step(171): len = 140462, overlap = 364.5
PHY-3002 : Step(172): len = 120692, overlap = 380.25
PHY-3002 : Step(173): len = 97405.3, overlap = 392
PHY-3002 : Step(174): len = 91975.6, overlap = 393.5
PHY-3002 : Step(175): len = 82208.1, overlap = 399.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.36399e-07
PHY-3002 : Step(176): len = 80006.3, overlap = 398.75
PHY-3002 : Step(177): len = 83093.8, overlap = 395.5
PHY-3002 : Step(178): len = 97896.2, overlap = 373.75
PHY-3002 : Step(179): len = 93253.6, overlap = 370.5
PHY-3002 : Step(180): len = 91401.7, overlap = 367.5
PHY-3002 : Step(181): len = 92863.8, overlap = 362.5
PHY-3002 : Step(182): len = 98276.8, overlap = 349.5
PHY-3002 : Step(183): len = 97789.8, overlap = 347.75
PHY-3002 : Step(184): len = 98087.8, overlap = 346.5
PHY-3002 : Step(185): len = 100214, overlap = 341.75
PHY-3002 : Step(186): len = 102985, overlap = 335.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8728e-06
PHY-3002 : Step(187): len = 101476, overlap = 336
PHY-3002 : Step(188): len = 103632, overlap = 333.25
PHY-3002 : Step(189): len = 110606, overlap = 321.75
PHY-3002 : Step(190): len = 110877, overlap = 313.25
PHY-3002 : Step(191): len = 112011, overlap = 306.5
PHY-3002 : Step(192): len = 114098, overlap = 306.25
PHY-3002 : Step(193): len = 113947, overlap = 306.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.7456e-06
PHY-3002 : Step(194): len = 114700, overlap = 305.25
PHY-3002 : Step(195): len = 116510, overlap = 302.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.42989e-06
PHY-3002 : Step(196): len = 117974, overlap = 293.25
PHY-3002 : Step(197): len = 129452, overlap = 277.25
PHY-3002 : Step(198): len = 131721, overlap = 247.5
PHY-3002 : Step(199): len = 131850, overlap = 243
PHY-3002 : Step(200): len = 133259, overlap = 229.25
PHY-3002 : Step(201): len = 134928, overlap = 221.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.28598e-05
PHY-3002 : Step(202): len = 136128, overlap = 221.5
PHY-3002 : Step(203): len = 139603, overlap = 216.25
PHY-3002 : Step(204): len = 143799, overlap = 198.75
PHY-3002 : Step(205): len = 145952, overlap = 200.25
PHY-3002 : Step(206): len = 146995, overlap = 198
PHY-3002 : Step(207): len = 147116, overlap = 201.25
PHY-3002 : Step(208): len = 147272, overlap = 204.5
PHY-3002 : Step(209): len = 147514, overlap = 208.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.57196e-05
PHY-3002 : Step(210): len = 148600, overlap = 200.75
PHY-3002 : Step(211): len = 149728, overlap = 198.75
PHY-3002 : Step(212): len = 156490, overlap = 194.5
PHY-3002 : Step(213): len = 158045, overlap = 195
PHY-3002 : Step(214): len = 158237, overlap = 198
PHY-3002 : Step(215): len = 158791, overlap = 198.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.14391e-05
PHY-3002 : Step(216): len = 159905, overlap = 196.5
PHY-3002 : Step(217): len = 161540, overlap = 191.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005176s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.307262s wall, 1.279208s user + 0.000000s system = 1.279208s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.716869s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.16523e-06
PHY-3002 : Step(218): len = 161507, overlap = 187.5
PHY-3002 : Step(219): len = 161483, overlap = 181.25
PHY-3002 : Step(220): len = 160898, overlap = 180.75
PHY-3002 : Step(221): len = 159486, overlap = 177.5
PHY-3002 : Step(222): len = 156849, overlap = 181.25
PHY-3002 : Step(223): len = 154014, overlap = 182
PHY-3002 : Step(224): len = 150582, overlap = 186
PHY-3002 : Step(225): len = 147614, overlap = 198
PHY-3002 : Step(226): len = 145677, overlap = 200.75
PHY-3002 : Step(227): len = 143861, overlap = 202.75
PHY-3002 : Step(228): len = 142642, overlap = 212.25
PHY-3002 : Step(229): len = 141484, overlap = 216.25
PHY-3002 : Step(230): len = 141115, overlap = 217.75
PHY-3002 : Step(231): len = 140801, overlap = 216.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43305e-05
PHY-3002 : Step(232): len = 142924, overlap = 208.75
PHY-3002 : Step(233): len = 147036, overlap = 191.75
PHY-3002 : Step(234): len = 146907, overlap = 186.25
PHY-3002 : Step(235): len = 147964, overlap = 176.25
PHY-3002 : Step(236): len = 150067, overlap = 159
PHY-3002 : Step(237): len = 150932, overlap = 150.75
PHY-3002 : Step(238): len = 152406, overlap = 150
PHY-3002 : Step(239): len = 152432, overlap = 150.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.77242e-05
PHY-3002 : Step(240): len = 156180, overlap = 149
PHY-3002 : Step(241): len = 163927, overlap = 140.5
PHY-3002 : Step(242): len = 163752, overlap = 138.25
PHY-3002 : Step(243): len = 163833, overlap = 133.75
PHY-3002 : Step(244): len = 164294, overlap = 133.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.51028e-05
PHY-3002 : Step(245): len = 170641, overlap = 134.5
PHY-3002 : Step(246): len = 176010, overlap = 130.75
PHY-3002 : Step(247): len = 176255, overlap = 127.25
PHY-3002 : Step(248): len = 176493, overlap = 128.75
PHY-3002 : Step(249): len = 177400, overlap = 137
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.183246s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (97.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.743614s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (96.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.18631e-05
PHY-3002 : Step(250): len = 182855, overlap = 224.75
PHY-3002 : Step(251): len = 186786, overlap = 205
PHY-3002 : Step(252): len = 187995, overlap = 195.25
PHY-3002 : Step(253): len = 186505, overlap = 190.5
PHY-3002 : Step(254): len = 182049, overlap = 190.5
PHY-3002 : Step(255): len = 176101, overlap = 206
PHY-3002 : Step(256): len = 171370, overlap = 219.75
PHY-3002 : Step(257): len = 167808, overlap = 221
PHY-3002 : Step(258): len = 165031, overlap = 228.5
PHY-3002 : Step(259): len = 162693, overlap = 228.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000103726
PHY-3002 : Step(260): len = 171528, overlap = 212
PHY-3002 : Step(261): len = 177183, overlap = 203.25
PHY-3002 : Step(262): len = 176486, overlap = 203.5
PHY-3002 : Step(263): len = 176431, overlap = 200.5
PHY-3002 : Step(264): len = 177847, overlap = 195
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000206069
PHY-3002 : Step(265): len = 185587, overlap = 179.25
PHY-3002 : Step(266): len = 189309, overlap = 172.5
PHY-3002 : Step(267): len = 193377, overlap = 165.75
PHY-3002 : Step(268): len = 193285, overlap = 166.75
PHY-3002 : Step(269): len = 192283, overlap = 167.75
PHY-3002 : Step(270): len = 192080, overlap = 170
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000359544
PHY-3002 : Step(271): len = 197058, overlap = 164.5
PHY-3002 : Step(272): len = 199383, overlap = 163
PHY-3002 : Step(273): len = 203349, overlap = 158.25
PHY-3002 : Step(274): len = 203443, overlap = 156
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000719089
PHY-3002 : Step(275): len = 207115, overlap = 151.25
PHY-3002 : Step(276): len = 209475, overlap = 153.5
PHY-3002 : Step(277): len = 210934, overlap = 155
PHY-3002 : Step(278): len = 211480, overlap = 151.75
PHY-3002 : Step(279): len = 212214, overlap = 149.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00123683
PHY-3002 : Step(280): len = 213716, overlap = 151.5
PHY-3002 : Step(281): len = 214988, overlap = 149
PHY-3002 : Step(282): len = 216835, overlap = 147.75
PHY-3002 : Step(283): len = 217442, overlap = 148
PHY-3002 : Step(284): len = 217424, overlap = 146.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00211222
PHY-3002 : Step(285): len = 218505, overlap = 145.25
PHY-3002 : Step(286): len = 219567, overlap = 145.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00310237
PHY-3002 : Step(287): len = 219928, overlap = 145.75
PHY-3002 : Step(288): len = 221248, overlap = 147.25
PHY-3002 : Step(289): len = 221856, overlap = 147
PHY-3002 : Step(290): len = 222233, overlap = 148
PHY-3002 : Step(291): len = 222503, overlap = 146.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00427807
PHY-3002 : Step(292): len = 222926, overlap = 147
PHY-3002 : Step(293): len = 223409, overlap = 148.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00474397
PHY-3002 : Step(294): len = 223615, overlap = 149
PHY-3002 : Step(295): len = 224030, overlap = 146.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0050762
PHY-3002 : Step(296): len = 224161, overlap = 147.25
PHY-3002 : Step(297): len = 224859, overlap = 144.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.260434s wall, 0.156001s user + 0.171601s system = 0.327602s CPU (125.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.123244s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (98.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.750348s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000299197
PHY-3002 : Step(298): len = 225392, overlap = 118.5
PHY-3002 : Step(299): len = 223653, overlap = 121
PHY-3002 : Step(300): len = 217431, overlap = 136
PHY-3002 : Step(301): len = 215770, overlap = 138.25
PHY-3002 : Step(302): len = 213779, overlap = 141.5
PHY-3002 : Step(303): len = 212341, overlap = 147
PHY-3002 : Step(304): len = 211684, overlap = 145.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000588723
PHY-3002 : Step(305): len = 215311, overlap = 137.25
PHY-3002 : Step(306): len = 215990, overlap = 136.5
PHY-3002 : Step(307): len = 216951, overlap = 136.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106052
PHY-3002 : Step(308): len = 218916, overlap = 133.25
PHY-3002 : Step(309): len = 219745, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00150232
PHY-3002 : Step(310): len = 220790, overlap = 133.25
PHY-3002 : Step(311): len = 221759, overlap = 134.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00181159
PHY-3002 : Step(312): len = 222241, overlap = 132.25
PHY-3002 : Step(313): len = 223308, overlap = 129.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00210091
PHY-3002 : Step(314): len = 223584, overlap = 130
PHY-3002 : Step(315): len = 224556, overlap = 128.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00243019
PHY-3002 : Step(316): len = 224756, overlap = 129.25
PHY-3002 : Step(317): len = 226289, overlap = 127
PHY-3002 : Step(318): len = 226353, overlap = 127.5
PHY-3002 : Step(319): len = 226433, overlap = 130.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00298434
PHY-3002 : Step(320): len = 226740, overlap = 128.75
PHY-3002 : Step(321): len = 227195, overlap = 131.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0034217
PHY-3002 : Step(322): len = 227397, overlap = 129.5
PHY-3002 : Step(323): len = 227770, overlap = 128.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00357252
PHY-3002 : Step(324): len = 227939, overlap = 128
PHY-3002 : Step(325): len = 228223, overlap = 130.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00361275
PHY-3002 : Step(326): len = 228366, overlap = 130.5
PHY-3002 : Step(327): len = 228539, overlap = 130.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00390876
PHY-3002 : Step(328): len = 228731, overlap = 132.5
PHY-3002 : Step(329): len = 228929, overlap = 132.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00404655
PHY-3002 : Step(330): len = 229094, overlap = 131.25
PHY-3002 : Step(331): len = 229286, overlap = 132.75
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00412251
PHY-3002 : Step(332): len = 229429, overlap = 133.25
PHY-3002 : Step(333): len = 229607, overlap = 134.5
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00416042
PHY-3002 : Step(334): len = 229734, overlap = 131.75
PHY-3002 : Step(335): len = 229822, overlap = 132.25
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00453489
PHY-3002 : Step(336): len = 230131, overlap = 131
PHY-3002 : Step(337): len = 230198, overlap = 132.25
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00462422
PHY-3002 : Step(338): len = 230326, overlap = 131.25
PHY-3002 : Step(339): len = 230494, overlap = 131.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026508s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (117.7%)

PHY-3001 : Legalized: Len = 243314, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 750 tiles.
PHY-3001 : 32 instances has been re-located, deltaX = 26, deltaY = 28.
PHY-3001 : Final: Len = 243780, Over = 0
RUN-1003 : finish command "place" in  24.954648s wall, 34.975424s user + 1.903212s system = 36.878636s CPU (147.8%)

RUN-1004 : used memory is 431 MB, reserved memory is 490 MB, peak memory is 668 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3003 to 2301
PHY-1001 : Pin misalignment score is improved from 2301 to 2267
PHY-1001 : Pin misalignment score is improved from 2267 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2257
PHY-1001 : Pin misalignment score is improved from 2257 to 2257
PHY-1001 : Pin local connectivity score is improved from 272 to 0
PHY-1001 : Pin misalignment score is improved from 2373 to 2297
PHY-1001 : Pin misalignment score is improved from 2297 to 2294
PHY-1001 : Pin misalignment score is improved from 2294 to 2294
PHY-1001 : Pin local connectivity score is improved from 41 to 0
PHY-1001 : End pin swap;  3.104705s wall, 3.151220s user + 0.015600s system = 3.166820s CPU (102.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3062 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 308352, over cnt = 1735(21%), over = 3364, worst = 10
PHY-1002 : len = 316200, over cnt = 1435(17%), over = 2309, worst = 5
PHY-1002 : len = 324792, over cnt = 1326(16%), over = 1868, worst = 4
PHY-1002 : len = 347696, over cnt = 951(11%), over = 1046, worst = 3
PHY-1002 : len = 363256, over cnt = 741(9%), over = 766, worst = 2
PHY-1002 : len = 376128, over cnt = 635(7%), over = 644, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25789, tnet num: 5992, tinst num: 2220, tnode num: 31488, tedge num: 43341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 30 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.431488s wall, 5.241634s user + 0.000000s system = 5.241634s CPU (96.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38096, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.544257s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (88.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 38112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.082006s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 51080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.576853s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (97.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 51056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.004977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 668208, over cnt = 2037(1%), over = 2127, worst = 3
PHY-1001 : End Routed; 25.704881s wall, 28.641784s user + 0.078001s system = 28.719784s CPU (111.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 618720, over cnt = 1139(0%), over = 1147, worst = 2
PHY-1001 : End DR Iter 1; 15.774771s wall, 15.724901s user + 0.000000s system = 15.724901s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 602144, over cnt = 499(0%), over = 500, worst = 2
PHY-1001 : End DR Iter 2; 11.556203s wall, 11.512874s user + 0.031200s system = 11.544074s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606472, over cnt = 156(0%), over = 156, worst = 1
PHY-1001 : End DR Iter 3; 2.117600s wall, 2.199614s user + 0.046800s system = 2.246414s CPU (106.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609128, over cnt = 68(0%), over = 68, worst = 1
PHY-1001 : End DR Iter 4; 1.170950s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (97.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612136, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 5; 0.659170s wall, 0.655204s user + 0.015600s system = 0.670804s CPU (101.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 613448, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 6; 0.998981s wall, 0.998406s user + 0.000000s system = 0.998406s CPU (99.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 613984, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 7; 1.303694s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (99.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 614128, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 8; 1.588768s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (97.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 614128, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 9; 1.425595s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (99.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 614128, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 10; 1.407250s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (98.7%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 614112, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 9; 1.229525s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (99.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 614136, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End LB Iter 10; 1.183322s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (100.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 614168, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 11; 1.086453s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 614168, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 12; 1.094330s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (98.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 614168, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End LB Iter 13; 1.085180s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (100.6%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 614280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.887832s wall, 0.889206s user + 0.031200s system = 0.920406s CPU (103.7%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 614296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.302406s wall, 1.310408s user + 0.000000s system = 1.310408s CPU (100.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 614328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 614328
PHY-1001 : End DC Iter 3; 0.177374s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (114.3%)

PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  80.068583s wall, 82.727330s user + 0.234002s system = 82.961332s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  88.731953s wall, 91.260585s user + 0.265202s system = 91.525787s CPU (103.1%)

RUN-1004 : used memory is 541 MB, reserved memory is 597 MB, peak memory is 668 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4152   out of   4480   92.68%
#reg                 2800   out of   4480   62.50%
#le                  4211
  #lut only          1411   out of   4211   33.51%
  #reg only            59   out of   4211    1.40%
  #lut&reg           2741   out of   4211   65.09%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.489433s wall, 2.449216s user + 0.031200s system = 2.480416s CPU (99.6%)

RUN-1004 : used memory is 541 MB, reserved memory is 597 MB, peak memory is 668 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25789, tnet num: 5992, tinst num: 2226, tnode num: 31488, tedge num: 43341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.771063s wall, 3.728424s user + 0.046800s system = 3.775224s CPU (100.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 654 MB, peak memory is 668 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010110110100011101 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2228
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 57076
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 942 valid insts, and 161059 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010110110100011101 -f Quick_Start.btc" in  11.658996s wall, 22.245743s user + 0.000000s system = 22.245743s CPU (190.8%)

RUN-1004 : used memory is 630 MB, reserved memory is 676 MB, peak memory is 668 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.688626s wall, 0.561604s user + 0.171601s system = 0.733205s CPU (11.0%)

RUN-1004 : used memory is 668 MB, reserved memory is 712 MB, peak memory is 668 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.231885s wall, 1.528810s user + 0.265202s system = 1.794012s CPU (21.8%)

RUN-1004 : used memory is 658 MB, reserved memory is 702 MB, peak memory is 668 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00010000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000000000001011
RUN-1002 : start command "rdbk_bram32 -bram 0X0004 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0004 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X0008 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X0008 successfully.
RUN-1002 : start command "rdbk_bram32 -bram 0X000C -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
RUN-1002 : start command "program -spd 1 -cable 0"
KIT-1001 : Read back data from BRAM32 0X000C successfully.
SYN-2541 : Attrs-to-init for 3 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_1024x44_sub_000000_000
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_1024x44_sub_000000_016
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_1024x44_sub_000000_032
KIT-1004 : ChipWatcher: write ctrl reg value: 00010000010000000000000000000000
GUI-1001 : User closes chip watcher ...
GUI-1001 : User opens chip watcher ...
GUI-1001 : User closes chip watcher ...
