# This script segment is generated automatically by AutoPilot

set name ocnn6_net_8_layer_pipeline_fadd_32ns_32ns_32_7_full_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fadd} IMPL {fulldsp} LATENCY 6 ALLOW_PRAGMA 1
}


set name ocnn6_net_8_layer_pipeline_fmul_32ns_32ns_32_4_max_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fmul} IMPL {maxdsp} LATENCY 3 ALLOW_PRAGMA 1
}


set name ocnn6_net_8_layer_pipeline_fcmp_32ns_32ns_1_2_no_dsp_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {fcmp} IMPL {auto} LATENCY 1 ALLOW_PRAGMA 1
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 475 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 476 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 477 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 478 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 479 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 480 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 481 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 482 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 483 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 484 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 485 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 486 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 487 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 488 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 489 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 490 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 491 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 492 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 493 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 494 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 495 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 496 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 497 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 498 \
    name ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 499 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 500 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 501 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 502 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 503 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 504 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 505 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 506 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 507 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 508 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 509 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 510 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 511 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 512 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 513 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 514 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 515 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 516 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 517 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 518 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 519 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 520 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 521 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 522 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 523 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 524 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 525 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 526 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 527 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 528 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 529 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 530 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 531 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 532 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 533 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 534 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 535 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 536 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 537 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 538 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 539 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 540 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 541 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 542 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 543 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 544 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 545 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 546 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 547 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 548 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 549 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 550 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 551 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 552 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 553 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 554 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 555 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 556 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 557 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 558 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 559 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 560 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 561 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 562 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 563 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 564 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 565 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 566 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 567 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 568 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 569 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 570 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name voxel_x \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_voxel_x \
    op interface \
    ports { voxel_x { I 20 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name voxel_y \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_voxel_y \
    op interface \
    ports { voxel_y { I 20 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name gmem_weights1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_weights1 \
    op interface \
    ports { m_axi_gmem_weights1_0_AWVALID { O 1 bit } m_axi_gmem_weights1_0_AWREADY { I 1 bit } m_axi_gmem_weights1_0_AWADDR { O 64 vector } m_axi_gmem_weights1_0_AWID { O 1 vector } m_axi_gmem_weights1_0_AWLEN { O 32 vector } m_axi_gmem_weights1_0_AWSIZE { O 3 vector } m_axi_gmem_weights1_0_AWBURST { O 2 vector } m_axi_gmem_weights1_0_AWLOCK { O 2 vector } m_axi_gmem_weights1_0_AWCACHE { O 4 vector } m_axi_gmem_weights1_0_AWPROT { O 3 vector } m_axi_gmem_weights1_0_AWQOS { O 4 vector } m_axi_gmem_weights1_0_AWREGION { O 4 vector } m_axi_gmem_weights1_0_AWUSER { O 1 vector } m_axi_gmem_weights1_0_WVALID { O 1 bit } m_axi_gmem_weights1_0_WREADY { I 1 bit } m_axi_gmem_weights1_0_WDATA { O 32 vector } m_axi_gmem_weights1_0_WSTRB { O 4 vector } m_axi_gmem_weights1_0_WLAST { O 1 bit } m_axi_gmem_weights1_0_WID { O 1 vector } m_axi_gmem_weights1_0_WUSER { O 1 vector } m_axi_gmem_weights1_0_ARVALID { O 1 bit } m_axi_gmem_weights1_0_ARREADY { I 1 bit } m_axi_gmem_weights1_0_ARADDR { O 64 vector } m_axi_gmem_weights1_0_ARID { O 1 vector } m_axi_gmem_weights1_0_ARLEN { O 32 vector } m_axi_gmem_weights1_0_ARSIZE { O 3 vector } m_axi_gmem_weights1_0_ARBURST { O 2 vector } m_axi_gmem_weights1_0_ARLOCK { O 2 vector } m_axi_gmem_weights1_0_ARCACHE { O 4 vector } m_axi_gmem_weights1_0_ARPROT { O 3 vector } m_axi_gmem_weights1_0_ARQOS { O 4 vector } m_axi_gmem_weights1_0_ARREGION { O 4 vector } m_axi_gmem_weights1_0_ARUSER { O 1 vector } m_axi_gmem_weights1_0_RVALID { I 1 bit } m_axi_gmem_weights1_0_RREADY { O 1 bit } m_axi_gmem_weights1_0_RDATA { I 32 vector } m_axi_gmem_weights1_0_RLAST { I 1 bit } m_axi_gmem_weights1_0_RID { I 1 vector } m_axi_gmem_weights1_0_RFIFONUM { I 13 vector } m_axi_gmem_weights1_0_RUSER { I 1 vector } m_axi_gmem_weights1_0_RRESP { I 2 vector } m_axi_gmem_weights1_0_BVALID { I 1 bit } m_axi_gmem_weights1_0_BREADY { O 1 bit } m_axi_gmem_weights1_0_BRESP { I 2 vector } m_axi_gmem_weights1_0_BID { I 1 vector } m_axi_gmem_weights1_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name weights \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights \
    op interface \
    ports { weights { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name gmem_bias1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_bias1 \
    op interface \
    ports { m_axi_gmem_bias1_0_AWVALID { O 1 bit } m_axi_gmem_bias1_0_AWREADY { I 1 bit } m_axi_gmem_bias1_0_AWADDR { O 64 vector } m_axi_gmem_bias1_0_AWID { O 1 vector } m_axi_gmem_bias1_0_AWLEN { O 32 vector } m_axi_gmem_bias1_0_AWSIZE { O 3 vector } m_axi_gmem_bias1_0_AWBURST { O 2 vector } m_axi_gmem_bias1_0_AWLOCK { O 2 vector } m_axi_gmem_bias1_0_AWCACHE { O 4 vector } m_axi_gmem_bias1_0_AWPROT { O 3 vector } m_axi_gmem_bias1_0_AWQOS { O 4 vector } m_axi_gmem_bias1_0_AWREGION { O 4 vector } m_axi_gmem_bias1_0_AWUSER { O 1 vector } m_axi_gmem_bias1_0_WVALID { O 1 bit } m_axi_gmem_bias1_0_WREADY { I 1 bit } m_axi_gmem_bias1_0_WDATA { O 32 vector } m_axi_gmem_bias1_0_WSTRB { O 4 vector } m_axi_gmem_bias1_0_WLAST { O 1 bit } m_axi_gmem_bias1_0_WID { O 1 vector } m_axi_gmem_bias1_0_WUSER { O 1 vector } m_axi_gmem_bias1_0_ARVALID { O 1 bit } m_axi_gmem_bias1_0_ARREADY { I 1 bit } m_axi_gmem_bias1_0_ARADDR { O 64 vector } m_axi_gmem_bias1_0_ARID { O 1 vector } m_axi_gmem_bias1_0_ARLEN { O 32 vector } m_axi_gmem_bias1_0_ARSIZE { O 3 vector } m_axi_gmem_bias1_0_ARBURST { O 2 vector } m_axi_gmem_bias1_0_ARLOCK { O 2 vector } m_axi_gmem_bias1_0_ARCACHE { O 4 vector } m_axi_gmem_bias1_0_ARPROT { O 3 vector } m_axi_gmem_bias1_0_ARQOS { O 4 vector } m_axi_gmem_bias1_0_ARREGION { O 4 vector } m_axi_gmem_bias1_0_ARUSER { O 1 vector } m_axi_gmem_bias1_0_RVALID { I 1 bit } m_axi_gmem_bias1_0_RREADY { O 1 bit } m_axi_gmem_bias1_0_RDATA { I 32 vector } m_axi_gmem_bias1_0_RLAST { I 1 bit } m_axi_gmem_bias1_0_RID { I 1 vector } m_axi_gmem_bias1_0_RFIFONUM { I 9 vector } m_axi_gmem_bias1_0_RUSER { I 1 vector } m_axi_gmem_bias1_0_RRESP { I 2 vector } m_axi_gmem_bias1_0_BVALID { I 1 bit } m_axi_gmem_bias1_0_BREADY { O 1 bit } m_axi_gmem_bias1_0_BRESP { I 2 vector } m_axi_gmem_bias1_0_BID { I 1 vector } m_axi_gmem_bias1_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name bias \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias \
    op interface \
    ports { bias { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name p_read1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1 \
    op interface \
    ports { p_read1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name p_read2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2 \
    op interface \
    ports { p_read2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name p_read3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read3 \
    op interface \
    ports { p_read3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name p_read4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read4 \
    op interface \
    ports { p_read4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name p_read5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read5 \
    op interface \
    ports { p_read5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name p_read6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read6 \
    op interface \
    ports { p_read6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name p_read7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read7 \
    op interface \
    ports { p_read7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name p_read8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read8 \
    op interface \
    ports { p_read8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name p_read9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read9 \
    op interface \
    ports { p_read9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name p_read10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read10 \
    op interface \
    ports { p_read10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name p_read11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read11 \
    op interface \
    ports { p_read11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name p_read12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read12 \
    op interface \
    ports { p_read12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name p_read13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read13 \
    op interface \
    ports { p_read13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name p_read14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read14 \
    op interface \
    ports { p_read14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name p_read15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read15 \
    op interface \
    ports { p_read15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name p_read16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read16 \
    op interface \
    ports { p_read16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name p_read17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read17 \
    op interface \
    ports { p_read17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name p_read18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read18 \
    op interface \
    ports { p_read18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name p_read19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read19 \
    op interface \
    ports { p_read19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name p_read20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read20 \
    op interface \
    ports { p_read20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name p_read21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read21 \
    op interface \
    ports { p_read21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name p_read22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read22 \
    op interface \
    ports { p_read22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 466 \
    name p_read23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read23 \
    op interface \
    ports { p_read23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 467 \
    name p_read24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read24 \
    op interface \
    ports { p_read24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 468 \
    name p_read25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read25 \
    op interface \
    ports { p_read25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 469 \
    name p_read26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read26 \
    op interface \
    ports { p_read26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 470 \
    name p_read27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read27 \
    op interface \
    ports { p_read27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 471 \
    name p_read28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read28 \
    op interface \
    ports { p_read28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 472 \
    name p_read29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read29 \
    op interface \
    ports { p_read29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 473 \
    name p_read30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read30 \
    op interface \
    ports { p_read30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 474 \
    name p_read31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read31 \
    op interface \
    ports { p_read31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


