0.6
2019.1
May 24 2019
15:06:07
C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/digital-systems-lab/Lab7/Lab7/Lab7.sim/sim_1/synth/timing/xsim/tb_fc_time_synth.v,1666937546,verilog,,C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/digital-systems-lab/Lab7/source-code/tb_fc.v,,bram_32x16;bram_32x16_blk_mem_gen_generic_cstr;bram_32x16_blk_mem_gen_prim_width;bram_32x16_blk_mem_gen_prim_wrapper;bram_32x16_blk_mem_gen_top;bram_32x16_blk_mem_gen_v8_4_3;bram_32x16_blk_mem_gen_v8_4_3_synth;fc_controller;glbl;mac,,,,,,,,
C:/Users/DELL/OneDrive - SNU/Documents/2022-2/digital-systems/digital-systems-lab/Lab7/source-code/tb_fc.v,1666697691,verilog,,,,tb_fc,,,,,,,,
