Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 31 01:29:42 2017
| Host         : DESKTOP-I9PFHR4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file module_ads7056_wrapper_timing_summary_routed.rpt -rpx module_ads7056_wrapper_timing_summary_routed.rpx
| Design       : module_ads7056_wrapper
| Device       : 7a35t-csg324
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.149        0.000                      0                10012        0.062        0.000                      0                 9996        3.000        0.000                       0                  3837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                             ------------         ----------      --------------
clock_rtl                                                         {0.000 5.000}        10.000          100.000         
  clk_out1_module_ads7056_clk_wiz_0_0                             {0.000 50.000}       100.000         10.000          
  clk_out2_module_ads7056_clk_wiz_0_0                             {0.000 8.333}        16.667          60.000          
  clk_out3_module_ads7056_clk_wiz_0_0                             {0.000 4.167}        8.333           120.000         
  clkfbout_module_ads7056_clk_wiz_0_0                             {0.000 25.000}       50.000          20.000          
module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_rtl                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_module_ads7056_clk_wiz_0_0                                  45.235        0.000                      0                   97        0.251        0.000                      0                   97       49.500        0.000                       0                    37  
  clk_out2_module_ads7056_clk_wiz_0_0                                   6.261        0.000                      0                  484        0.081        0.000                      0                  484        7.203        0.000                       0                   277  
  clk_out3_module_ads7056_clk_wiz_0_0                                   1.149        0.000                      0                 9115        0.062        0.000                      0                 9115        3.037        0.000                       0                  3228  
  clkfbout_module_ads7056_clk_wiz_0_0                                                                                                                                                                              48.408        0.000                       0                     3  
module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.672        0.000                      0                  244        0.149        0.000                      0                  244       15.812        0.000                       0                   249  
module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.392        0.000                      0                   49        0.299        0.000                      0                   49       16.166        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_module_ads7056_clk_wiz_0_0  clk_out1_module_ads7056_clk_wiz_0_0        5.633        0.000                      0                    2        0.125        0.000                      0                    2  
clk_out3_module_ads7056_clk_wiz_0_0  clk_out2_module_ads7056_clk_wiz_0_0        7.282        0.000                      0                    8                                                                        
clk_out2_module_ads7056_clk_wiz_0_0  clk_out3_module_ads7056_clk_wiz_0_0        5.684        0.000                      0                   26        0.121        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                        From Clock                                                        To Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                        ----------                                                        --------                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                 clk_out2_module_ads7056_clk_wiz_0_0                               clk_out2_module_ads7056_clk_wiz_0_0                                    15.136        0.000                      0                    2        0.497        0.000                      0                    2  
**async_default**                                                 clk_out3_module_ads7056_clk_wiz_0_0                               clk_out3_module_ads7056_clk_wiz_0_0                                     6.834        0.000                      0                    2        0.497        0.000                      0                    2  
**async_default**                                                 module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.879        0.000                      0                    1       17.367        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_rtl
  To Clock:  clock_rtl

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_rtl
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_rtl }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out1_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       45.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.235ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/led_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        4.576ns  (logic 1.722ns (37.633%)  route 2.854ns (62.367%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 99.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 r  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          2.155    53.689    module_ads7056_i/led_0/inst/sel
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.297    53.986 r  module_ads7056_i/led_0/inst/led_i_1/O
                         net (fo=1, routed)           0.000    53.986    module_ads7056_i/led_0/inst/led_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  module_ads7056_i/led_0/inst/led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.325    99.045    module_ads7056_i/led_0/inst/clk_led
    SLICE_X4Y36          FDRE                                         r  module_ads7056_i/led_0/inst/led_reg/C
                         clock pessimism              0.335    99.380    
                         clock uncertainty           -0.190    99.191    
    SLICE_X4Y36          FDRE (Setup_fdre_C_D)        0.030    99.221    module_ads7056_i/led_0/inst/led_reg
  -------------------------------------------------------------------
                         required time                         99.221    
                         arrival time                         -53.986    
  -------------------------------------------------------------------
                         slack                                 45.235    

Slack (MET) :             45.599ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.831ns  (logic 1.722ns (44.946%)  route 2.109ns (55.054%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.810    53.241    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[0]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.241    
  -------------------------------------------------------------------
                         slack                                 45.599    

Slack (MET) :             45.599ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.831ns  (logic 1.722ns (44.946%)  route 2.109ns (55.054%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.810    53.241    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[1]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.241    
  -------------------------------------------------------------------
                         slack                                 45.599    

Slack (MET) :             45.599ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.831ns  (logic 1.722ns (44.946%)  route 2.109ns (55.054%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.810    53.241    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[2]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.241    
  -------------------------------------------------------------------
                         slack                                 45.599    

Slack (MET) :             45.599ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.831ns  (logic 1.722ns (44.946%)  route 2.109ns (55.054%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.810    53.241    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[3]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y50         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.241    
  -------------------------------------------------------------------
                         slack                                 45.599    

Slack (MET) :             45.699ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.731ns  (logic 1.722ns (46.148%)  route 2.009ns (53.852%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.710    53.141    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[4]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.141    
  -------------------------------------------------------------------
                         slack                                 45.699    

Slack (MET) :             45.699ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.731ns  (logic 1.722ns (46.148%)  route 2.009ns (53.852%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.710    53.141    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[5]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.141    
  -------------------------------------------------------------------
                         slack                                 45.699    

Slack (MET) :             45.699ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.731ns  (logic 1.722ns (46.148%)  route 2.009ns (53.852%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.710    53.141    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[6]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.141    
  -------------------------------------------------------------------
                         slack                                 45.699    

Slack (MET) :             45.699ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.731ns  (logic 1.722ns (46.148%)  route 2.009ns (53.852%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.710    53.141    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[7]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.141    
  -------------------------------------------------------------------
                         slack                                 45.699    

Slack (MET) :             45.731ns  (required time - arrival time)
  Source:                 module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@100.000ns - clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns)
  Data Path Delay:        3.699ns  (logic 1.722ns (46.554%)  route 1.977ns (53.447%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 98.964 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.590ns = ( 49.410 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    51.409 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    52.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    46.550 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    47.975    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    48.056 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.354    49.410    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.353    49.763 r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/Q
                         net (fo=12, routed)          0.699    50.462    module_ads7056_i/led_0/inst/counter_compare[23]
    SLICE_X30Y53         LUT4 (Prop_lut4_I2_O)        0.242    50.704 r  module_ads7056_i/led_0/inst/counter0_carry_i_8/O
                         net (fo=1, routed)           0.000    50.704    module_ads7056_i/led_0/inst/counter0_carry_i_8_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    51.127 r  module_ads7056_i/led_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000    51.127    module_ads7056_i/led_0/inst/counter0_carry_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.227 r  module_ads7056_i/led_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.227    module_ads7056_i/led_0/inst/counter0_carry__0_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.327 r  module_ads7056_i/led_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    51.327    module_ads7056_i/led_0/inst/counter0_carry__1_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    51.534 f  module_ads7056_i/led_0/inst/counter0_carry__2/CO[0]
                         net (fo=34, routed)          0.601    52.135    module_ads7056_i/led_0/inst/sel
    SLICE_X29Y55         LUT1 (Prop_lut1_I0_O)        0.297    52.432 r  module_ads7056_i/led_0/inst/counter[0]_i_1/O
                         net (fo=32, routed)          0.677    53.109    module_ads7056_i/led_0/inst/clear
    SLICE_X31Y52         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    P17                                               0.000   100.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000   100.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344   101.344 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    96.286 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    97.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    97.720 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    98.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y52         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[10]/C
                         clock pessimism              0.418    99.382    
                         clock uncertainty           -0.190    99.192    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.352    98.840    module_ads7056_i/led_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         98.840    
                         arrival time                         -53.109    
  -------------------------------------------------------------------
                         slack                                 45.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.562    -0.599    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  module_ads7056_i/led_0/inst/counter_reg[3]/Q
                         net (fo=1, routed)           0.107    -0.352    module_ads7056_i/led_0/inst/counter_reg_n_0_[3]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.244 r  module_ads7056_i/led_0/inst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.244    module_ads7056_i/led_0/inst/counter_reg[0]_i_2_n_4
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.838    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y50         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105    -0.494    module_ads7056_i/led_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.562    -0.599    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  module_ads7056_i/led_0/inst/counter_reg[4]/Q
                         net (fo=1, routed)           0.104    -0.355    module_ads7056_i/led_0/inst/counter_reg_n_0_[4]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.240 r  module_ads7056_i/led_0/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    module_ads7056_i/led_0/inst/counter_reg[4]_i_1_n_7
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.838    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[4]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105    -0.494    module_ads7056_i/led_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.560    -0.601    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y57         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  module_ads7056_i/led_0/inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.115    -0.345    module_ads7056_i/led_0/inst/counter_reg[31]
    SLICE_X31Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  module_ads7056_i/led_0/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    module_ads7056_i/led_0/inst/counter_reg[28]_i_1_n_4
    SLICE_X31Y57         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.828    -0.840    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y57         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[31]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.105    -0.496    module_ads7056_i/led_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.561    -0.600    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y54         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/led_0/inst/counter_reg[19]/Q
                         net (fo=3, routed)           0.117    -0.342    module_ads7056_i/led_0/inst/counter_reg[19]
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  module_ads7056_i/led_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    module_ads7056_i/led_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X31Y54         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.839    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y54         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[19]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.105    -0.495    module_ads7056_i/led_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.561    -0.600    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y55         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/led_0/inst/counter_reg[23]/Q
                         net (fo=3, routed)           0.117    -0.342    module_ads7056_i/led_0/inst/counter_reg[23]
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  module_ads7056_i/led_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    module_ads7056_i/led_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X31Y55         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.839    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y55         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[23]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X31Y55         FDRE (Hold_fdre_C_D)         0.105    -0.495    module_ads7056_i/led_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.562    -0.599    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y52         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  module_ads7056_i/led_0/inst/counter_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.340    module_ads7056_i/led_0/inst/counter_reg[11]
    SLICE_X31Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  module_ads7056_i/led_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.232    module_ads7056_i/led_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X31Y52         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.838    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y52         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[11]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X31Y52         FDRE (Hold_fdre_C_D)         0.105    -0.494    module_ads7056_i/led_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.561    -0.600    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/led_0/inst/counter_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.341    module_ads7056_i/led_0/inst/counter_reg[15]
    SLICE_X31Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  module_ads7056_i/led_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    module_ads7056_i/led_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X31Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.839    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[15]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X31Y53         FDRE (Hold_fdre_C_D)         0.105    -0.495    module_ads7056_i/led_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.561    -0.600    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y56         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/led_0/inst/counter_reg[27]/Q
                         net (fo=2, routed)           0.118    -0.341    module_ads7056_i/led_0/inst/counter_reg[27]
    SLICE_X31Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  module_ads7056_i/led_0/inst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    module_ads7056_i/led_0/inst/counter_reg[24]_i_1_n_4
    SLICE_X31Y56         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.839    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y56         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[27]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.105    -0.495    module_ads7056_i/led_0/inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.562    -0.599    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  module_ads7056_i/led_0/inst/counter_reg[7]/Q
                         net (fo=3, routed)           0.118    -0.340    module_ads7056_i/led_0/inst/counter_reg[7]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  module_ads7056_i/led_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.232    module_ads7056_i/led_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.830    -0.838    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y51         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[7]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105    -0.494    module_ads7056_i/led_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 module_ads7056_i/led_0/inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_ads7056_i/led_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out1_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.256ns (69.675%)  route 0.111ns (30.325%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.561    -0.600    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y54         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/led_0/inst/counter_reg[16]/Q
                         net (fo=3, routed)           0.111    -0.348    module_ads7056_i/led_0/inst/counter_reg[16]
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  module_ads7056_i/led_0/inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.233    module_ads7056_i/led_0/inst/counter_reg[16]_i_1_n_7
    SLICE_X31Y54         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    -0.839    module_ads7056_i/led_0/inst/clk_led
    SLICE_X31Y54         FDRE                                         r  module_ads7056_i/led_0/inst/counter_reg[16]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.105    -0.495    module_ads7056_i/led_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_module_ads7056_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         100.000     98.408     BUFGCTRL_X0Y3    module_ads7056_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y53     module_ads7056_i/led_0/inst/counter_compare_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y53     module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y50     module_ads7056_i/led_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y52     module_ads7056_i/led_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y52     module_ads7056_i/led_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y53     module_ads7056_i/led_0/inst/counter_compare_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y53     module_ads7056_i/led_0/inst/counter_compare_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y53     module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y53     module_ads7056_i/led_0/inst/counter_compare_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y57     module_ads7056_i/led_0/inst/counter_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y57     module_ads7056_i/led_0/inst/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y57     module_ads7056_i/led_0/inst/counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y57     module_ads7056_i/led_0/inst/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y50     module_ads7056_i/led_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y50     module_ads7056_i/led_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y50     module_ads7056_i/led_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y52     module_ads7056_i/led_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y52     module_ads7056_i/led_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     module_ads7056_i/led_0/inst/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out2_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.186ns (4.076%)  route 4.378ns (95.924%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 7.382 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          1.165     1.114    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X64Y39         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.329     7.382    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.647    
                         clock uncertainty           -0.140     7.506    
    SLICE_X64Y39         FDCE (Setup_fdce_C_CE)      -0.132     7.374    module_ads7056_i/ADS7056_0/inst/data_reg[10]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.186ns (4.076%)  route 4.378ns (95.924%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 7.382 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          1.165     1.114    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X64Y39         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.329     7.382    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.647    
                         clock uncertainty           -0.140     7.506    
    SLICE_X64Y39         FDCE (Setup_fdce_C_CE)      -0.132     7.374    module_ads7056_i/ADS7056_0/inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[8]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.186ns (4.076%)  route 4.378ns (95.924%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 7.382 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          1.165     1.114    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X64Y39         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.329     7.382    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.647    
                         clock uncertainty           -0.140     7.506    
    SLICE_X64Y39         FDCE (Setup_fdce_C_CE)      -0.132     7.374    module_ads7056_i/ADS7056_0/inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[9]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 0.186ns (4.076%)  route 4.378ns (95.924%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 7.382 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          1.165     1.114    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X64Y39         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.329     7.382    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.647    
                         clock uncertainty           -0.140     7.506    
    SLICE_X64Y39         FDCE (Setup_fdce_C_CE)      -0.132     7.374    module_ads7056_i/ADS7056_0/inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                          7.374    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.186ns (4.413%)  route 4.029ns (95.587%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 7.381 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.816     0.765    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X63Y37         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.328     7.381    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.646    
                         clock uncertainty           -0.140     7.505    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.164     7.341    module_ads7056_i/ADS7056_0/inst/data_reg[15]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[16]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.186ns (4.413%)  route 4.029ns (95.587%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 7.381 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.816     0.765    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X63Y37         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.328     7.381    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.646    
                         clock uncertainty           -0.140     7.505    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.164     7.341    module_ads7056_i/ADS7056_0/inst/data_reg[16]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[17]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.186ns (4.413%)  route 4.029ns (95.587%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 7.381 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.816     0.765    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X63Y37         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.328     7.381    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.646    
                         clock uncertainty           -0.140     7.505    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.164     7.341    module_ads7056_i/ADS7056_0/inst/data_reg[17]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.186ns (4.413%)  route 4.029ns (95.587%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 7.381 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.816     0.765    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X63Y37         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.328     7.381    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.646    
                         clock uncertainty           -0.140     7.505    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.164     7.341    module_ads7056_i/ADS7056_0/inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.186ns (4.413%)  route 4.029ns (95.587%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 7.381 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.816     0.765    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X63Y37         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.328     7.381    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.646    
                         clock uncertainty           -0.140     7.505    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.164     7.341    module_ads7056_i/ADS7056_0/inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.186ns (4.413%)  route 4.029ns (95.587%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 7.381 - 8.333 ) 
    Source Clock Delay      (SCD):    -3.450ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.788    -0.156    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.105    -0.051 f  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.816     0.765    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X63Y37         FDCE                                         f  module_ads7056_i/ADS7056_0/inst/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     4.619 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.054 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.328     7.381    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.264     7.646    
                         clock uncertainty           -0.140     7.505    
    SLICE_X63Y37         FDCE (Setup_fdce_C_CE)      -0.164     7.341    module_ads7056_i/ADS7056_0/inst/data_reg[3]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  6.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.516%)  route 0.118ns (45.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.556    -0.605    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X28Y66         FDRE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.347    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X30Y67         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.821    -0.847    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X30Y67         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.273    -0.573    
    SLICE_X30Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.427    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.651ns  (logic 0.071ns (4.300%)  route 1.580ns (95.700%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.676ns = ( 6.657 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.740     7.912    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.045     7.957 r  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.352     8.308    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X64Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     6.102 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.665 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.864     7.529    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.140     8.224    
    SLICE_X64Y38         FDCE (Hold_fdce_C_CE)       -0.012     8.212    module_ads7056_i/ADS7056_0/inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.212    
                         arrival time                           8.308    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.633ns  (logic 0.071ns (4.347%)  route 1.562ns (95.653%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.676ns = ( 6.657 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.740     7.912    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.045     7.957 r  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.334     8.291    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     6.102 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.665 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.864     7.529    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.140     8.224    
    SLICE_X62Y38         FDCE (Hold_fdce_C_CE)       -0.032     8.192    module_ads7056_i/ADS7056_0/inst/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.192    
                         arrival time                           8.291    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.633ns  (logic 0.071ns (4.347%)  route 1.562ns (95.653%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.676ns = ( 6.657 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.740     7.912    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.045     7.957 r  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.334     8.291    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     6.102 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.665 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.864     7.529    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.140     8.224    
    SLICE_X62Y38         FDCE (Hold_fdce_C_CE)       -0.032     8.192    module_ads7056_i/ADS7056_0/inst/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.192    
                         arrival time                           8.291    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[13]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.633ns  (logic 0.071ns (4.347%)  route 1.562ns (95.653%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.676ns = ( 6.657 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.740     7.912    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.045     7.957 r  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.334     8.291    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     6.102 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.665 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.864     7.529    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.140     8.224    
    SLICE_X62Y38         FDCE (Hold_fdce_C_CE)       -0.032     8.192    module_ads7056_i/ADS7056_0/inst/data_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.192    
                         arrival time                           8.291    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_module_ads7056_clk_wiz_0_0'  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/ADS7056_0/inst/data_reg[14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.633ns  (logic 0.071ns (4.347%)  route 1.562ns (95.653%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -1.676ns = ( 6.657 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.740     7.912    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         LUT1 (Prop_lut1_I0_O)        0.045     7.957 r  module_ads7056_i/ADS7056_0/inst/data[17]_i_1/O
                         net (fo=18, routed)          0.334     8.291    module_ads7056_i/ADS7056_0/inst/data[17]_i_1_n_0
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145     6.102 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.665 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.864     7.529    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.140     8.224    
    SLICE_X62Y38         FDCE (Hold_fdce_C_CE)       -0.032     8.192    module_ads7056_i/ADS7056_0/inst/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -8.192    
                         arrival time                           8.291    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.664%)  route 0.276ns (68.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.553    -0.608    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X28Y69         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=18, routed)          0.276    -0.204    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD1
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.820    -0.848    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.318    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.664%)  route 0.276ns (68.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.553    -0.608    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X28Y69         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=18, routed)          0.276    -0.204    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD1
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.820    -0.848    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.318    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.664%)  route 0.276ns (68.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.553    -0.608    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X28Y69         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=18, routed)          0.276    -0.204    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD1
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.820    -0.848    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.318    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.664%)  route 0.276ns (68.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.553    -0.608    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X28Y69         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDCE (Prop_fdce_C_Q)         0.128    -0.480 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=18, routed)          0.276    -0.204    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/ADDRD1
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.820    -0.848    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/WCLK
    SLICE_X30Y68         RAMD32                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256    -0.318    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_module_ads7056_clk_wiz_0_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.074     BUFGCTRL_X0Y0    module_ads7056_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y48     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y47     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y46     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y45     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X64Y36     module_ads7056_i/ADS7056_0/inst/cnv_cnt_reg[0]_C/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X64Y36     module_ads7056_i/ADS7056_0/inst/cnv_cnt_reg[1]_C/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X64Y36     module_ads7056_i/ADS7056_0/inst/cnv_cnt_reg[2]_C/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X64Y36     module_ads7056_i/ADS7056_0/inst/cnv_cnt_reg[3]_C/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X30Y67     module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out3_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 3.506ns (53.688%)  route 3.024ns (46.312%))
  Logic Levels:           7  (AND2B1L=1 CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 7.326 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.411    -0.533    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y8          RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.592 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.216     2.808    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/comp1_miss_A[15]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.105     2.913 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     2.913    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.468 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.468    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.566 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.567    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.665 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=99, routed)          0.000     3.665    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.209     3.874 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=170, routed)         0.000     3.874    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/EX_PipeRun
    SLICE_X47Y51         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.316     4.190 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=17, routed)          1.808     5.998    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y14         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.273     7.326    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     7.662    
                         clock uncertainty           -0.128     7.534    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.147    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.147    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 3.506ns (54.004%)  route 2.986ns (45.996%))
  Logic Levels:           7  (AND2B1L=1 CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 7.341 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.411    -0.533    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y8          RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.592 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.216     2.808    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/comp1_miss_A[15]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.105     2.913 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     2.913    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.468 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.468    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.566 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.567    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.665 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=99, routed)          0.000     3.665    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.209     3.874 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=170, routed)         0.000     3.874    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/EX_PipeRun
    SLICE_X47Y51         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.316     4.190 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=17, routed)          1.770     5.959    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena
    RAMB36_X1Y18         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.288     7.341    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     7.677    
                         clock uncertainty           -0.128     7.549    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.162    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.162    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 3.190ns (50.890%)  route 3.078ns (49.110%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 7.348 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.411    -0.533    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y8          RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.592 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.216     2.808    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/comp1_miss_A[15]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.105     2.913 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     2.913    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.468 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.468    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.566 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.567    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.665 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=99, routed)          0.000     3.665    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.209     3.874 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=170, routed)         1.862     5.736    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[5].RAMB36_I1/EX_PipeRun
    RAMB36_X0Y6          RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.294     7.348    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[5].RAMB36_I1/Clk
    RAMB36_X0Y6          RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.341     7.689    
                         clock uncertainty           -0.128     7.562    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.543     7.019    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[5].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -5.736    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 3.086ns (48.454%)  route 3.283ns (51.546%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 7.330 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.397    -0.547    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.578 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.072     2.650    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DATA_OUTA[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.105     2.755 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.755    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.212 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.212    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.310 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.310    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.408 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.408    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.506 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=83, routed)          0.924     4.430    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X51Y66         LUT5 (Prop_lut5_I3_O)        0.105     4.535 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_2__82/O
                         net (fo=11, routed)          1.287     5.822    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[17][12]
    RAMB36_X2Y15         RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.277     7.330    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Clk
    RAMB36_X2Y15         RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.402     7.732    
                         clock uncertainty           -0.128     7.604    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490     7.114    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 3.631ns (55.214%)  route 2.945ns (44.786%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.970ns = ( 7.364 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.411    -0.533    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y8          RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.592 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.216     2.808    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/comp1_miss_A[15]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.105     2.913 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     2.913    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.468 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.468    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.566 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.567    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.665 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=99, routed)          0.000     3.665    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.763 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.763    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.861 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.861    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.051 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=332, routed)         1.357     5.408    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/of_pause_reg
    SLICE_X61Y67         LUT5 (Prop_lut5_I3_O)        0.264     5.672 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/keep_jump_taken_with_ds_i_1/O
                         net (fo=1, routed)           0.371     6.043    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1_n_77
    SLICE_X61Y66         FDRE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.310     7.364    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X61Y66         FDRE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg/C
                         clock pessimism              0.335     7.699    
                         clock uncertainty           -0.128     7.571    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.194     7.377    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/keep_jump_taken_with_ds_reg
  -------------------------------------------------------------------
                         required time                          7.377    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.643ns (26.058%)  route 4.662ns (73.942%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 7.343 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.362    -0.582    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X57Y52         FDRE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.348    -0.234 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[18]/Q
                         net (fo=1, routed)           1.156     0.922    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][11]
    SLICE_X58Y60         LUT6 (Prop_lut6_I2_O)        0.242     1.164 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.164    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_7
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.496 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.496    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.594 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.594    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.692 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.692    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.908 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=78, routed)          1.388     3.295    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.309     3.604 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[16]_INST_0/O
                         net (fo=18, routed)          2.119     5.723    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y4          RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.289     7.343    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.335     7.678    
                         clock uncertainty           -0.128     7.551    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.490     7.061    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.296ns  (logic 3.086ns (49.014%)  route 3.210ns (50.986%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.998ns = ( 7.335 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.397    -0.547    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.578 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.072     2.650    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DATA_OUTA[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.105     2.755 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.755    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.212 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.212    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.310 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.310    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.408 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.408    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.506 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=83, routed)          0.836     4.342    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.105     4.447 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_11__0/O
                         net (fo=11, routed)          1.302     5.749    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[17][3]
    RAMB36_X1Y16         RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.282     7.335    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y16         RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.402     7.737    
                         clock uncertainty           -0.128     7.609    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     7.119    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          7.119    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.328ns  (logic 2.981ns (47.111%)  route 3.347ns (52.889%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 7.342 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.397    -0.547    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y11         RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.578 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.072     2.650    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DATA_OUTA[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.105     2.755 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     2.755    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.212 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.212    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.310 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.310    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.408 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.408    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.506 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=83, routed)          2.274     5.780    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y5          RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.288     7.342    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.335     7.677    
                         clock uncertainty           -0.128     7.550    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     7.163    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -5.780    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 3.506ns (55.624%)  route 2.797ns (44.376%))
  Logic Levels:           7  (AND2B1L=1 CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 7.336 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.411    -0.533    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y8          RAMB36E1                                     r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.125     1.592 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=2, routed)           1.216     2.808    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/comp1_miss_A[15]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.105     2.913 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native_i_1__171/O
                         net (fo=1, routed)           0.000     2.913    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_3
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.370 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.370    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_3
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.468 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=7, routed)           0.000     3.468    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/mem_cache_hit
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.566 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.567    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/dcache_data_strobe_iii
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.665 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=99, routed)          0.000     3.665    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.209     3.874 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=170, routed)         0.000     3.874    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/EX_PipeRun
    SLICE_X47Y51         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.316     4.190 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=17, routed)          1.580     5.770    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y16         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.283     7.336    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     7.672    
                         clock uncertainty           -0.128     7.544    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     7.157    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 2.046ns (34.169%)  route 3.942ns (65.831%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 7.326 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.425    -0.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X59Y51         FDRE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.379    -0.140 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[30]/Q
                         net (fo=8, routed)           1.152     1.012    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.105     1.117 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.117    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X48Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.557 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.557    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.655 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.655    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.753 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.753    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.851 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.851    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.949 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.949    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.047 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.047    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.145 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.145    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.410 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=11, routed)          0.973     3.384    module_ads7056_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X45Y49         LUT3 (Prop_lut3_I0_O)        0.269     3.653 r  module_ads7056_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=4, routed)           1.816     5.469    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y14         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.273     7.326    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     7.669    
                         clock uncertainty           -0.128     7.541    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.638     6.903    module_ads7056_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          6.903    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/SP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/DP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/DP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/DP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/DP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/SP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22/SP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/DP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/DP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.651%)  route 0.266ns (65.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.561    -0.600    module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y54         FDRE                                         r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=121, routed)         0.266    -0.194    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/A0
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.829    -0.839    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/WCLK
    SLICE_X38Y55         RAMD32                                       r  module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/SP/CLK
                         clock pessimism              0.273    -0.565    
    SLICE_X38Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.255    module_ads7056_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23/SP
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.562    -0.600    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X31Y40         FDRE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/Q
                         net (fo=2, routed)           0.066    -0.393    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg_n_0_[0]
    SLICE_X30Y40         SRL16E                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.831    -0.838    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X30Y40         SRL16E                                       r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/CLK
                         clock pessimism              0.251    -0.587    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.470    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.686%)  route 0.137ns (49.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.560    -0.601    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X53Y63         FDSE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[0]/Q
                         net (fo=4, routed)           0.137    -0.323    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S152_in
    SLICE_X52Y62         SRL16E                                       r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.830    -0.838    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X52Y62         SRL16E                                       r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
                         clock pessimism              0.252    -0.585    
    SLICE_X52Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.402    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_module_ads7056_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y9      module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y9      module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[3].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y10     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[7].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X0Y10     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[7].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y15     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y15     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y15     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X2Y15     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S4.The_BRAMs[6].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y6      module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[4].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.333       5.861      RAMB36_X1Y6      module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S4.The_BRAMs[4].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y46     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y46     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y45     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y46     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.167       3.037      SLICE_X34Y46     module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_module_ads7056_clk_wiz_0_0
  To Clock:  clkfbout_module_ads7056_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_module_ads7056_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y4    module_ads7056_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.068ns  (logic 0.594ns (19.359%)  route 2.474ns (80.641%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 36.064 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.141    22.621    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.105    22.726 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.726    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[1]
    SLICE_X64Y62         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.314    36.064    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y62         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.297    36.361    
                         clock uncertainty           -0.035    36.326    
    SLICE_X64Y62         FDCE (Setup_fdce_C_D)        0.072    36.398    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.398    
                         arrival time                         -22.726    
  -------------------------------------------------------------------
                         slack                                 13.672    

Slack (MET) :             13.686ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.088ns  (logic 0.614ns (19.881%)  route 2.474ns (80.119%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 36.064 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          2.141    22.621    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y62         LUT3 (Prop_lut3_I2_O)        0.125    22.746 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.746    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[5]
    SLICE_X64Y62         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.314    36.064    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y62         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.297    36.361    
                         clock uncertainty           -0.035    36.326    
    SLICE_X64Y62         FDCE (Setup_fdce_C_D)        0.106    36.432    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.432    
                         arrival time                         -22.746    
  -------------------------------------------------------------------
                         slack                                 13.686    

Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.819ns  (logic 0.594ns (21.069%)  route 2.225ns (78.931%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 36.066 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.892    22.372    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X65Y59         LUT3 (Prop_lut3_I2_O)        0.105    22.477 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.477    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[6]
    SLICE_X65Y59         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.316    36.066    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y59         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.297    36.363    
                         clock uncertainty           -0.035    36.328    
    SLICE_X65Y59         FDCE (Setup_fdce_C_D)        0.030    36.358    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                         -22.477    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             13.899ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.840ns  (logic 0.615ns (21.653%)  route 2.225ns (78.347%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 36.066 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.892    22.372    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.126    22.498 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.498    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[7]
    SLICE_X65Y59         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.316    36.066    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y59         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.297    36.363    
                         clock uncertainty           -0.035    36.328    
    SLICE_X65Y59         FDCE (Setup_fdce_C_D)        0.069    36.397    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -22.498    
  -------------------------------------------------------------------
                         slack                                 13.899    

Slack (MET) :             14.005ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.385ns  (logic 0.604ns (25.329%)  route 1.781ns (74.671%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 35.991 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.158    21.639    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X57Y69         LUT2 (Prop_lut2_I0_O)        0.115    21.754 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.289    22.043    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X57Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.241    35.991    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.297    36.288    
                         clock uncertainty           -0.035    36.253    
    SLICE_X57Y69         FDCE (Setup_fdce_C_D)       -0.206    36.047    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.047    
                         arrival time                         -22.043    
  -------------------------------------------------------------------
                         slack                                 14.005    

Slack (MET) :             14.066ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.643ns (27.202%)  route 1.721ns (72.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 19.320 - 16.667 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567     1.567    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     1.648 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.339     2.987    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.433     3.420 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           0.810     4.231    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][7]
    SLICE_X43Y72         LUT6 (Prop_lut6_I3_O)        0.105     4.336 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.346     4.682    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I0_O)        0.105     4.787 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.565     5.351    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    18.007    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    18.084 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.236    19.320    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.297    19.617    
                         clock uncertainty           -0.035    19.582    
    SLICE_X45Y70         FDRE (Setup_fdre_C_CE)      -0.164    19.418    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.418    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                 14.066    

Slack (MET) :             14.184ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.509ns  (logic 0.594ns (23.677%)  route 1.915ns (76.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 36.059 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.581    22.062    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.105    22.167 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.167    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[2]
    SLICE_X58Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.309    36.059    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.297    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.030    36.351    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.351    
                         arrival time                         -22.167    
  -------------------------------------------------------------------
                         slack                                 14.184    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.519ns  (logic 0.604ns (23.980%)  route 1.915ns (76.020%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 36.059 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.581    22.062    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y67         LUT5 (Prop_lut5_I4_O)        0.115    22.177 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.177    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[3]
    SLICE_X58Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.309    36.059    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.297    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.069    36.390    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.390    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.692ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.003ns  (logic 0.594ns (29.653%)  route 1.409ns (70.347%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 36.059 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.333    20.375    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y70         LUT6 (Prop_lut6_I0_O)        0.105    20.480 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.076    21.556    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.105    21.661 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.661    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[4]
    SLICE_X58Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.309    36.059    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.297    36.356    
                         clock uncertainty           -0.035    36.321    
    SLICE_X58Y67         FDCE (Setup_fdce_C_D)        0.032    36.353    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.353    
                         arrival time                         -21.661    
  -------------------------------------------------------------------
                         slack                                 14.692    

Slack (MET) :             14.766ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.910ns  (logic 0.594ns (31.097%)  route 1.316ns (68.903%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 35.984 - 33.333 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 19.658 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.567    18.234    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    18.315 f  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.343    19.658    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X45Y70         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.384    20.042 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.645    20.687    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.105    20.792 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.mb_instr_error_i_2/O
                         net (fo=1, routed)           0.671    21.463    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.count_reg[1]_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.105    21.568 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.568    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X46Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.340    34.673    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.750 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         1.234    35.984    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X46Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.313    36.297    
                         clock uncertainty           -0.035    36.262    
    SLICE_X46Y71         FDCE (Setup_fdce_C_D)        0.072    36.334    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.334    
                         arrival time                         -21.568    
  -------------------------------------------------------------------
                         slack                                 14.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.384%)  route 0.068ns (32.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.589     1.353    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y65         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.068     1.562    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[16]
    SLICE_X62Y65         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.857     1.745    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y65         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.379     1.366    
    SLICE_X62Y65         FDCE (Hold_fdce_C_D)         0.047     1.413    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDRE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.246ns (48.434%)  route 0.262ns (51.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.550     1.314    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y71         FDRE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     1.462 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=1, routed)           0.262     1.724    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.098     1.822 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.822    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X36Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.817     1.705    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.128     1.577    
    SLICE_X36Y71         FDCE (Hold_fdce_C_D)         0.091     1.668    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.210%)  route 0.326ns (69.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.551     1.315    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.141     1.456 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.326     1.782    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X35Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.817     1.704    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.128     1.576    
    SLICE_X35Y71         FDCE (Hold_fdce_C_D)         0.047     1.623    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.550     1.314    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y71         FDPE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.442 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.555    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X34Y71         SRL16E                                       r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.817     1.704    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y71         SRL16E                                       r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.377     1.327    
    SLICE_X34Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.390    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.550     1.314    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y71         FDPE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.442 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.113     1.555    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X34Y71         SRL16E                                       r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.817     1.704    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X34Y71         SRL16E                                       r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.377     1.327    
    SLICE_X34Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.389    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.964%)  route 0.116ns (45.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.551     1.315    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X37Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.141     1.456 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/Q
                         net (fo=1, routed)           0.116     1.571    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_n_0
    SLICE_X36Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.817     1.705    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                         clock pessimism             -0.377     1.328    
    SLICE_X36Y71         FDCE (Hold_fdce_C_D)         0.075     1.403    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.890%)  route 0.136ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.558     1.322    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141     1.463 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.136     1.599    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X55Y68         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.825     1.713    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y68         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                         clock pessimism             -0.357     1.356    
    SLICE_X55Y68         FDCE (Hold_fdce_C_D)         0.072     1.428    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.408%)  route 0.139ns (49.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.558     1.322    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDCE (Prop_fdce_C_Q)         0.141     1.463 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.139     1.602    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X55Y68         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.825     1.713    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y68         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.357     1.356    
    SLICE_X55Y68         FDCE (Hold_fdce_C_D)         0.070     1.426    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.551     1.315    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDCE (Prop_fdce_C_Q)         0.141     1.456 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.119     1.575    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X37Y72         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.816     1.704    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X37Y72         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.376     1.328    
    SLICE_X37Y72         FDCE (Hold_fdce_C_D)         0.070     1.398    module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.131%)  route 0.104ns (35.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.764 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.552     1.316    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X49Y73         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDCE (Prop_fdce_C_Q)         0.141     1.457 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/Q
                         net (fo=2, routed)           0.104     1.561    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]
    SLICE_X48Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.606 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.606    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X48Y73         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.858     0.858    module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=248, routed)         0.818     1.706    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X48Y73         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.377     1.329    
    SLICE_X48Y73         FDCE (Hold_fdce_C_D)         0.091     1.420    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  module_ads7056_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X48Y73   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X48Y73   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X50Y73   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X47Y72   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y72   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y72   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X47Y72   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X47Y72   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y73   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X60Y59   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y71   module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y71   module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y71   module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y71   module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y71   module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X34Y71   module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X56Y60   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y63   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y63   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y63   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y63   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y63   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X42Y63   module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X60Y53   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X60Y53   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X60Y53   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X60Y53   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X60Y54   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.813     SLICE_X60Y54   module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.392ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.803ns  (logic 0.802ns (16.698%)  route 4.001ns (83.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 36.219 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.387    23.839    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.886    36.219    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.290    36.509    
                         clock uncertainty           -0.035    36.473    
    SLICE_X59Y69         FDCE (Setup_fdce_C_CE)      -0.243    36.230    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.230    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.392    

Slack (MET) :             12.392ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.803ns  (logic 0.802ns (16.698%)  route 4.001ns (83.302%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 36.219 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.387    23.839    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.886    36.219    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.290    36.509    
                         clock uncertainty           -0.035    36.473    
    SLICE_X59Y69         FDCE (Setup_fdce_C_CE)      -0.243    36.230    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.230    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.392    

Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.681ns  (logic 0.802ns (17.133%)  route 3.879ns (82.867%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 36.329 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.265    23.717    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X61Y68         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.996    36.329    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y68         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.290    36.619    
                         clock uncertainty           -0.035    36.584    
    SLICE_X61Y68         FDCE (Setup_fdce_C_CE)      -0.243    36.341    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.341    
                         arrival time                         -23.717    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.708ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.390ns  (logic 0.802ns (18.269%)  route 3.588ns (81.731%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 36.119 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.974    23.426    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X60Y71         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.786    36.119    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y71         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.290    36.409    
                         clock uncertainty           -0.035    36.374    
    SLICE_X60Y71         FDCE (Setup_fdce_C_CE)      -0.240    36.134    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.134    
                         arrival time                         -23.426    
  -------------------------------------------------------------------
                         slack                                 12.708    

Slack (MET) :             12.741ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.277ns  (logic 0.802ns (18.752%)  route 3.475ns (81.248%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 36.042 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.861    23.313    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y70         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.709    36.042    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y70         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.290    36.332    
                         clock uncertainty           -0.035    36.296    
    SLICE_X58Y70         FDCE (Setup_fdce_C_CE)      -0.243    36.053    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.053    
                         arrival time                         -23.313    
  -------------------------------------------------------------------
                         slack                                 12.741    

Slack (MET) :             12.779ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.823ns  (logic 0.802ns (20.977%)  route 3.021ns (79.023%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 35.623 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.408    22.859    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y70         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.290    35.623    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y70         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.290    35.913    
                         clock uncertainty           -0.035    35.878    
    SLICE_X54Y70         FDCE (Setup_fdce_C_CE)      -0.240    35.638    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.638    
                         arrival time                         -22.859    
  -------------------------------------------------------------------
                         slack                                 12.779    

Slack (MET) :             12.844ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.716ns  (logic 0.802ns (21.584%)  route 2.914ns (78.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 35.581 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.424    22.218    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.323 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.429    22.752    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X52Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.248    35.581    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.290    35.871    
                         clock uncertainty           -0.035    35.836    
    SLICE_X52Y69         FDCE (Setup_fdce_C_CE)      -0.240    35.596    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.596    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 12.844    

Slack (MET) :             12.844ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.716ns  (logic 0.802ns (21.584%)  route 2.914ns (78.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 35.581 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.424    22.218    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.323 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.429    22.752    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X52Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.248    35.581    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y69         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.290    35.871    
                         clock uncertainty           -0.035    35.836    
    SLICE_X52Y69         FDCE (Setup_fdce_C_CE)      -0.240    35.596    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.596    
                         arrival time                         -22.752    
  -------------------------------------------------------------------
                         slack                                 12.844    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.776ns  (logic 0.802ns (16.794%)  route 3.974ns (83.206%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 36.709 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.360    23.811    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          3.376    36.709    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.290    36.999    
                         clock uncertainty           -0.035    36.963    
    SLICE_X63Y67         FDCE (Setup_fdce_C_CE)      -0.243    36.720    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -23.811    
  -------------------------------------------------------------------
                         slack                                 12.909    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.776ns  (logic 0.802ns (16.794%)  route 3.974ns (83.206%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 36.709 - 33.333 ) 
    Source Clock Delay      (SCD):    2.369ns = ( 19.036 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.369    19.036    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.303    19.339 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=8, routed)           0.937    20.276    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[0][4]
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.119    20.395 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.124    21.519    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.275    21.794 f  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.553    22.346    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]_0
    SLICE_X53Y69         LUT5 (Prop_lut5_I0_O)        0.105    22.451 r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.360    23.811    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X63Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          3.376    36.709    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X63Y67         FDCE                                         r  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.290    36.999    
                         clock uncertainty           -0.035    36.963    
    SLICE_X63Y67         FDCE (Setup_fdce_C_CE)      -0.243    36.720    module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.720    
                         arrival time                         -23.811    
  -------------------------------------------------------------------
                         slack                                 12.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.849%)  route 0.185ns (54.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 18.043 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.098    18.115    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.376    18.043    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.889    
    SLICE_X42Y71         FDCE (Hold_fdce_C_CE)       -0.073    17.816    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.816    
                         arrival time                          18.115    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.849%)  route 0.185ns (54.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 18.043 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.098    18.115    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.376    18.043    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.889    
    SLICE_X42Y71         FDCE (Hold_fdce_C_CE)       -0.073    17.816    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.816    
                         arrival time                          18.115    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.849%)  route 0.185ns (54.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 18.043 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.098    18.115    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.376    18.043    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.889    
    SLICE_X42Y71         FDCE (Hold_fdce_C_CE)       -0.073    17.816    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.816    
                         arrival time                          18.115    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.849%)  route 0.185ns (54.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 18.043 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.098    18.115    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.376    18.043    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.889    
    SLICE_X42Y71         FDCE (Hold_fdce_C_CE)       -0.073    17.816    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.816    
                         arrival time                          18.115    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.849%)  route 0.185ns (54.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 18.043 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.098    18.115    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.376    18.043    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.889    
    SLICE_X42Y71         FDCE (Hold_fdce_C_CE)       -0.073    17.816    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.816    
                         arrival time                          18.115    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.342ns  (logic 0.157ns (45.849%)  route 0.185ns (54.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 18.043 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.098    18.115    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.376    18.043    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.889    
    SLICE_X42Y71         FDCE (Hold_fdce_C_CE)       -0.073    17.816    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.816    
                         arrival time                          18.115    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.157ns (35.657%)  route 0.283ns (64.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 17.960 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.196    18.213    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.293    17.960    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.806    
    SLICE_X42Y70         FDCE (Hold_fdce_C_CE)       -0.073    17.733    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.733    
                         arrival time                          18.213    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.157ns (35.657%)  route 0.283ns (64.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 17.960 - 16.667 ) 
    Source Clock Delay      (SCD):    1.106ns = ( 17.773 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.106    17.773    module_ads7056_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X41Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.112    17.885 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.087    17.972    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X40Y70         LUT5 (Prop_lut5_I4_O)        0.045    18.017 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.196    18.213    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X42Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.293    17.960    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X42Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.154    17.806    
    SLICE_X42Y70         FDCE (Hold_fdce_C_CE)       -0.073    17.733    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.733    
                         arrival time                          18.213    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.157ns (26.018%)  route 0.446ns (73.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.181     1.181    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.112     1.293 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.446     1.740    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.785    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X43Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.376     1.376    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y71         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.195     1.181    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.055     1.236    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.611ns  (logic 0.157ns (25.690%)  route 0.454ns (74.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 18.236 - 16.667 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.347    18.013    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X45Y69         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.112    18.125 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.305    18.430    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X44Y70         LUT1 (Prop_lut1_I0_O)        0.045    18.475 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.149    18.624    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2
    SLICE_X45Y69         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.570    18.236    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X45Y69         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.223    18.013    
    SLICE_X45Y69         FDCE (Hold_fdce_C_D)         0.034    18.047    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.047    
                         arrival time                          18.624    
  -------------------------------------------------------------------
                         slack                                  0.577    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X58Y70  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X60Y71  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X61Y68  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X44Y70  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X43Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X61Y68  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X43Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y72  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X60Y71  module_ads7056_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X44Y70  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X40Y70  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X39Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X45Y69  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X42Y71  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out1_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/led_0/inst/counter_compare_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@41.667ns)
  Data Path Delay:        2.245ns  (logic 0.484ns (21.561%)  route 1.761ns (78.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 48.964 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 41.075 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    P17                                               0.000    41.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    41.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    43.076 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    44.141    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    38.217 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    39.641    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    39.722 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.352    41.075    module_ads7056_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y52         FDRE                                         r  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.379    41.454 f  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.761    43.214    module_ads7056_i/led_0/inst/control[2]
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.105    43.319 r  module_ads7056_i/led_0/inst/counter_compare[18]_i_1/O
                         net (fo=1, routed)           0.000    43.319    module_ads7056_i/led_0/inst/counter_compare[18]_i_1_n_0
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    51.344 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    46.286 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    47.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    47.720 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    48.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.264    49.229    
                         clock uncertainty           -0.310    48.919    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.034    48.953    module_ads7056_i/led_0/inst/counter_compare_reg[18]
  -------------------------------------------------------------------
                         required time                         48.953    
                         arrival time                         -43.319    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/led_0/inst/counter_compare_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@41.667ns)
  Data Path Delay:        2.264ns  (logic 0.503ns (22.220%)  route 1.761ns (77.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 48.964 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.592ns = ( 41.075 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    P17                                               0.000    41.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    41.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409    43.076 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    44.141    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    38.217 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    39.641    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    39.722 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.352    41.075    module_ads7056_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y52         FDRE                                         r  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.379    41.454 r  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.761    43.214    module_ads7056_i/led_0/inst/control[2]
    SLICE_X33Y53         LUT4 (Prop_lut4_I2_O)        0.124    43.338 r  module_ads7056_i/led_0/inst/counter_compare[23]_i_1/O
                         net (fo=1, routed)           0.000    43.338    module_ads7056_i/led_0/inst/counter_compare[23]_i_1_n_0
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    51.344 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    52.347    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    46.286 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    47.643    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    47.720 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.244    48.964    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.264    49.229    
                         clock uncertainty           -0.310    48.919    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.073    48.992    module_ads7056_i/led_0/inst/counter_compare_reg[23]
  -------------------------------------------------------------------
                         required time                         48.992    
                         arrival time                         -43.338    
  -------------------------------------------------------------------
                         slack                                  5.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/led_0/inst/counter_compare_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        0.865ns  (logic 0.210ns (24.287%)  route 0.655ns (75.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 49.161 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    P17                                               0.000    50.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    48.324 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    48.813    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.839 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.562    49.401    module_ads7056_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    49.565 r  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.655    50.219    module_ads7056_i/led_0/inst/control[1]
    SLICE_X33Y53         LUT4 (Prop_lut4_I0_O)        0.046    50.265 r  module_ads7056_i/led_0/inst/counter_compare[23]_i_1/O
                         net (fo=1, routed)           0.000    50.265    module_ads7056_i/led_0/inst/counter_compare[23]_i_1_n_0
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    47.769 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    48.303    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    48.332 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    49.161    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.555    49.716    
                         clock uncertainty            0.310    50.026    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.114    50.140    module_ads7056_i/led_0/inst/counter_compare_reg[23]
  -------------------------------------------------------------------
                         required time                        -50.140    
                         arrival time                          50.265    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/led_0/inst/counter_compare_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_module_ads7056_clk_wiz_0_0 fall@50.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@50.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.200%)  route 0.655ns (75.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 49.161 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     50.000    50.000 r  
    P17                                               0.000    50.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    48.324 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    48.813    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    48.839 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.562    49.401    module_ads7056_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y52         FDRE                                         r  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    49.565 f  module_ads7056_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           0.655    50.219    module_ads7056_i/led_0/inst/control[1]
    SLICE_X33Y53         LUT4 (Prop_lut4_I0_O)        0.045    50.264 r  module_ads7056_i/led_0/inst/counter_compare[18]_i_1/O
                         net (fo=1, routed)           0.000    50.264    module_ads7056_i/led_0/inst/counter_compare[18]_i_1_n_0
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_module_ads7056_clk_wiz_0_0 fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clock_rtl (IN)
                         net (fo=0)                   0.000    50.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    47.769 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    48.303    module_ads7056_i/clk_wiz_0/inst/clk_out1_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    48.332 f  module_ads7056_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829    49.161    module_ads7056_i/led_0/inst/clk_led
    SLICE_X33Y53         FDRE                                         r  module_ads7056_i/led_0/inst/counter_compare_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.555    49.716    
                         clock uncertainty            0.310    50.026    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.098    50.124    module_ads7056_i/led_0/inst/counter_compare_reg[18]
  -------------------------------------------------------------------
                         required time                        -50.124    
                         arrival time                          50.264    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out2_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.282ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.360%)  route 0.493ns (58.640%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.493     0.841    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X28Y68         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X28Y68         FDCE (Setup_fdce_C_D)       -0.210     8.123    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  7.282    

Slack (MET) :             7.295ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.820ns  (logic 0.348ns (42.417%)  route 0.472ns (57.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.472     0.820    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X29Y60         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X29Y60         FDCE (Setup_fdce_C_D)       -0.218     8.115    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.115    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  7.295    

Slack (MET) :             7.395ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.865ns  (logic 0.379ns (43.829%)  route 0.486ns (56.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.486     0.865    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X29Y68         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.073     8.260    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  7.395    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.721ns  (logic 0.348ns (48.273%)  route 0.373ns (51.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.373     0.721    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X29Y61         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X29Y61         FDCE (Setup_fdce_C_D)       -0.210     8.123    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.123    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.419ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.323%)  route 0.358ns (50.677%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.358     0.706    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X28Y68         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X28Y68         FDCE (Setup_fdce_C_D)       -0.208     8.125    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  7.419    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.767ns  (logic 0.379ns (49.444%)  route 0.388ns (50.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.388     0.767    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X29Y68         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X29Y68         FDCE (Setup_fdce_C_D)       -0.075     8.258    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.520ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.738ns  (logic 0.379ns (51.322%)  route 0.359ns (48.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.359     0.738    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y61         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X28Y61         FDCE (Setup_fdce_C_D)       -0.075     8.258    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                  7.520    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MaxDelay Path 8.333ns)
  Data Path Delay:        0.732ns  (logic 0.379ns (51.745%)  route 0.353ns (48.255%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.353     0.732    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X29Y61         FDCE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.333     8.333    
    SLICE_X29Y61         FDCE (Setup_fdce_C_D)       -0.075     8.258    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  7.526    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out3_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        2.238ns  (logic 0.489ns (21.854%)  route 1.749ns (78.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 15.714 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.384     8.210 r  module_ads7056_i/ADS7056_0/inst/data_reg[1]/Q
                         net (fo=2, routed)           1.749     9.958    module_ads7056_i/me18_0/inst/TxD_data[1]
    SLICE_X61Y37         LUT4 (Prop_lut4_I3_O)        0.105    10.063 r  module_ads7056_i/me18_0/inst/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    10.063    module_ads7056_i/me18_0/inst/p_1_in[1]
    SLICE_X61Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.327    15.714    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X61Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[1]/C
                         clock pessimism              0.264    15.978    
                         clock uncertainty           -0.260    15.718    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.030    15.748    module_ads7056_i/me18_0/inst/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.748    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        2.195ns  (logic 0.542ns (24.691%)  route 1.653ns (75.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 15.714 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.437     8.263 r  module_ads7056_i/ADS7056_0/inst/data_reg[0]/Q
                         net (fo=2, routed)           1.653     9.916    module_ads7056_i/me18_0/inst/TxD_data[0]
    SLICE_X61Y37         LUT4 (Prop_lut4_I3_O)        0.105    10.021 r  module_ads7056_i/me18_0/inst/TxD_shift[0]_i_1/O
                         net (fo=1, routed)           0.000    10.021    module_ads7056_i/me18_0/inst/p_1_in[0]
    SLICE_X61Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.327    15.714    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X61Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[0]/C
                         clock pessimism              0.264    15.978    
                         clock uncertainty           -0.260    15.718    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)        0.032    15.750    module_ads7056_i/me18_0/inst/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[16]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        2.120ns  (logic 0.489ns (23.061%)  route 1.631ns (76.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 15.715 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.384     8.210 r  module_ads7056_i/ADS7056_0/inst/data_reg[16]/Q
                         net (fo=2, routed)           1.631     9.841    module_ads7056_i/me18_0/inst/TxD_data[16]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.105     9.946 r  module_ads7056_i/me18_0/inst/TxD_shift[16]_i_1/O
                         net (fo=1, routed)           0.000     9.946    module_ads7056_i/me18_0/inst/p_1_in[16]
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.328    15.715    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[16]/C
                         clock pessimism              0.264    15.979    
                         clock uncertainty           -0.260    15.719    
    SLICE_X63Y38         FDRE (Setup_fdre_C_D)        0.032    15.751    module_ads7056_i/me18_0/inst/TxD_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         15.751    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        2.110ns  (logic 0.489ns (23.179%)  route 1.621ns (76.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 15.716 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.384     8.210 r  module_ads7056_i/ADS7056_0/inst/data_reg[13]/Q
                         net (fo=2, routed)           1.621     9.830    module_ads7056_i/me18_0/inst/TxD_data[13]
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     9.935 r  module_ads7056_i/me18_0/inst/TxD_shift[13]_i_1/O
                         net (fo=1, routed)           0.000     9.935    module_ads7056_i/me18_0/inst/p_1_in[13]
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.329    15.716    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[13]/C
                         clock pessimism              0.264    15.980    
                         clock uncertainty           -0.260    15.720    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)        0.033    15.753    module_ads7056_i/me18_0/inst/TxD_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         15.753    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        2.021ns  (logic 0.489ns (24.194%)  route 1.532ns (75.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 15.716 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.384     8.210 r  module_ads7056_i/ADS7056_0/inst/data_reg[12]/Q
                         net (fo=2, routed)           1.532     9.742    module_ads7056_i/me18_0/inst/TxD_data[12]
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     9.847 r  module_ads7056_i/me18_0/inst/TxD_shift[12]_i_1/O
                         net (fo=1, routed)           0.000     9.847    module_ads7056_i/me18_0/inst/p_1_in[12]
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.329    15.716    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[12]/C
                         clock pessimism              0.264    15.980    
                         clock uncertainty           -0.260    15.720    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)        0.032    15.752    module_ads7056_i/me18_0/inst/TxD_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         15.752    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        2.001ns  (logic 0.542ns (27.083%)  route 1.459ns (72.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 15.716 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 7.827 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.438     7.827    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.437     8.264 r  module_ads7056_i/ADS7056_0/inst/data_reg[10]/Q
                         net (fo=2, routed)           1.459     9.723    module_ads7056_i/me18_0/inst/TxD_data[10]
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     9.828 r  module_ads7056_i/me18_0/inst/TxD_shift[10]_i_1/O
                         net (fo=1, routed)           0.000     9.828    module_ads7056_i/me18_0/inst/p_1_in[10]
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.329    15.716    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[10]/C
                         clock pessimism              0.264    15.980    
                         clock uncertainty           -0.260    15.720    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)        0.030    15.750    module_ads7056_i/me18_0/inst/TxD_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.750    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.962ns  (logic 0.595ns (30.320%)  route 1.367ns (69.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 15.715 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.353     8.179 r  module_ads7056_i/ADS7056_0/inst/data_reg[2]/Q
                         net (fo=2, routed)           1.367     9.546    module_ads7056_i/me18_0/inst/TxD_data[2]
    SLICE_X62Y37         LUT4 (Prop_lut4_I3_O)        0.242     9.788 r  module_ads7056_i/me18_0/inst/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     9.788    module_ads7056_i/me18_0/inst/p_1_in[2]
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.328    15.715    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[2]/C
                         clock pessimism              0.264    15.979    
                         clock uncertainty           -0.260    15.719    
    SLICE_X62Y37         FDRE (Setup_fdre_C_D)        0.032    15.751    module_ads7056_i/me18_0/inst/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.751    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[17]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.927ns  (logic 0.489ns (25.373%)  route 1.438ns (74.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 15.715 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.384     8.210 r  module_ads7056_i/ADS7056_0/inst/data_reg[17]/Q
                         net (fo=1, routed)           1.438     9.648    module_ads7056_i/me18_0/inst/TxD_data[17]
    SLICE_X63Y38         LUT3 (Prop_lut3_I0_O)        0.105     9.753 r  module_ads7056_i/me18_0/inst/TxD_shift[17]_i_2/O
                         net (fo=1, routed)           0.000     9.753    module_ads7056_i/me18_0/inst/p_1_in[17]
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.328    15.715    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[17]/C
                         clock pessimism              0.264    15.979    
                         clock uncertainty           -0.260    15.719    
    SLICE_X63Y38         FDRE (Setup_fdre_C_D)        0.032    15.751    module_ads7056_i/me18_0/inst/TxD_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         15.751    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[11]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.866ns  (logic 0.489ns (26.207%)  route 1.377ns (73.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 15.716 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.384     8.210 r  module_ads7056_i/ADS7056_0/inst/data_reg[11]/Q
                         net (fo=2, routed)           1.377     9.587    module_ads7056_i/me18_0/inst/TxD_data[11]
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.105     9.692 r  module_ads7056_i/me18_0/inst/TxD_shift[11]_i_1/O
                         net (fo=1, routed)           0.000     9.692    module_ads7056_i/me18_0/inst/p_1_in[11]
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.329    15.716    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[11]/C
                         clock pessimism              0.264    15.980    
                         clock uncertainty           -0.260    15.720    
    SLICE_X62Y39         FDRE (Setup_fdre_C_D)        0.032    15.752    module_ads7056_i/me18_0/inst/TxD_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         15.752    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        1.863ns  (logic 0.593ns (31.831%)  route 1.270ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 15.715 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 7.826 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     9.743 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    10.808    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     4.883 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     6.308    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.389 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.437     7.826    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.353     8.179 r  module_ads7056_i/ADS7056_0/inst/data_reg[4]/Q
                         net (fo=2, routed)           1.270     9.449    module_ads7056_i/me18_0/inst/TxD_data[4]
    SLICE_X62Y37         LUT4 (Prop_lut4_I3_O)        0.240     9.689 r  module_ads7056_i/me18_0/inst/TxD_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     9.689    module_ads7056_i/me18_0/inst/p_1_in[4]
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.328    15.715    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[4]/C
                         clock pessimism              0.264    15.979    
                         clock uncertainty           -0.260    15.719    
    SLICE_X62Y37         FDRE (Setup_fdre_C_D)        0.033    15.752    module_ads7056_i/me18_0/inst/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.752    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  6.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.791ns  (logic 0.231ns (29.210%)  route 0.560ns (70.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.592     7.764    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.133     7.897 r  module_ads7056_i/ADS7056_0/inst/data_reg[3]/Q
                         net (fo=2, routed)           0.560     8.457    module_ads7056_i/me18_0/inst/TxD_data[3]
    SLICE_X62Y37         LUT4 (Prop_lut4_I3_O)        0.098     8.555 r  module_ads7056_i/me18_0/inst/TxD_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     8.555    module_ads7056_i/me18_0/inst/p_1_in[3]
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.862     7.527    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[3]/C
                         clock pessimism              0.555     8.081    
                         clock uncertainty            0.260     8.342    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.092     8.434    module_ads7056_i/me18_0/inst/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.434    
                         arrival time                           8.555    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.807ns  (logic 0.212ns (26.257%)  route 0.595ns (73.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.593     7.765    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.167     7.932 r  module_ads7056_i/ADS7056_0/inst/data_reg[9]/Q
                         net (fo=2, routed)           0.595     8.527    module_ads7056_i/me18_0/inst/TxD_data[9]
    SLICE_X63Y39         LUT4 (Prop_lut4_I3_O)        0.045     8.572 r  module_ads7056_i/me18_0/inst/TxD_shift[9]_i_1/O
                         net (fo=1, routed)           0.000     8.572    module_ads7056_i/me18_0/inst/p_1_in[9]
    SLICE_X63Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[9]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.092     8.436    module_ads7056_i/me18_0/inst/TxD_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.436    
                         arrival time                           8.572    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.821ns  (logic 0.212ns (25.820%)  route 0.609ns (74.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.593     7.765    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.167     7.932 r  module_ads7056_i/ADS7056_0/inst/data_reg[7]/Q
                         net (fo=2, routed)           0.609     8.541    module_ads7056_i/me18_0/inst/TxD_data[7]
    SLICE_X63Y39         LUT4 (Prop_lut4_I3_O)        0.045     8.586 r  module_ads7056_i/me18_0/inst/TxD_shift[7]_i_1/O
                         net (fo=1, routed)           0.000     8.586    module_ads7056_i/me18_0/inst/p_1_in[7]
    SLICE_X63Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[7]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.091     8.435    module_ads7056_i/me18_0/inst/TxD_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.435    
                         arrival time                           8.586    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.844ns  (logic 0.230ns (27.254%)  route 0.614ns (72.746%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.592     7.764    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.133     7.897 r  module_ads7056_i/ADS7056_0/inst/data_reg[5]/Q
                         net (fo=2, routed)           0.614     8.511    module_ads7056_i/me18_0/inst/TxD_data[5]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.097     8.608 r  module_ads7056_i/me18_0/inst/TxD_shift[5]_i_1/O
                         net (fo=1, routed)           0.000     8.608    module_ads7056_i/me18_0/inst/p_1_in[5]
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[5]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.107     8.451    module_ads7056_i/me18_0/inst/TxD_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.451    
                         arrival time                           8.608    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.830ns  (logic 0.191ns (23.007%)  route 0.639ns (76.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.593     7.765    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.146     7.911 r  module_ads7056_i/ADS7056_0/inst/data_reg[12]/Q
                         net (fo=2, routed)           0.639     8.550    module_ads7056_i/me18_0/inst/TxD_data[12]
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.045     8.595 r  module_ads7056_i/me18_0/inst/TxD_shift[12]_i_1/O
                         net (fo=1, routed)           0.000     8.595    module_ads7056_i/me18_0/inst/p_1_in[12]
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[12]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.092     8.436    module_ads7056_i/me18_0/inst/TxD_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.436    
                         arrival time                           8.595    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.831ns  (logic 0.212ns (25.521%)  route 0.619ns (74.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.593     7.765    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDCE (Prop_fdce_C_Q)         0.167     7.932 r  module_ads7056_i/ADS7056_0/inst/data_reg[6]/Q
                         net (fo=2, routed)           0.619     8.550    module_ads7056_i/me18_0/inst/TxD_data[6]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.045     8.595 r  module_ads7056_i/me18_0/inst/TxD_shift[6]_i_1/O
                         net (fo=1, routed)           0.000     8.595    module_ads7056_i/me18_0/inst/p_1_in[6]
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[6]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.092     8.436    module_ads7056_i/me18_0/inst/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.436    
                         arrival time                           8.595    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.838ns  (logic 0.191ns (22.799%)  route 0.647ns (77.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.592     7.764    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.146     7.910 r  module_ads7056_i/ADS7056_0/inst/data_reg[15]/Q
                         net (fo=2, routed)           0.647     8.557    module_ads7056_i/me18_0/inst/TxD_data[15]
    SLICE_X63Y38         LUT4 (Prop_lut4_I3_O)        0.045     8.602 r  module_ads7056_i/me18_0/inst/TxD_shift[15]_i_1/O
                         net (fo=1, routed)           0.000     8.602    module_ads7056_i/me18_0/inst/p_1_in[15]
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y38         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[15]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.091     8.435    module_ads7056_i/me18_0/inst/TxD_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.435    
                         arrival time                           8.602    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.855ns  (logic 0.231ns (27.019%)  route 0.624ns (72.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 7.527 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 7.764 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.592     7.764    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X63Y37         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDCE (Prop_fdce_C_Q)         0.133     7.897 r  module_ads7056_i/ADS7056_0/inst/data_reg[4]/Q
                         net (fo=2, routed)           0.624     8.521    module_ads7056_i/me18_0/inst/TxD_data[4]
    SLICE_X62Y37         LUT4 (Prop_lut4_I3_O)        0.098     8.619 r  module_ads7056_i/me18_0/inst/TxD_shift[4]_i_1/O
                         net (fo=1, routed)           0.000     8.619    module_ads7056_i/me18_0/inst/p_1_in[4]
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.862     7.527    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y37         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[4]/C
                         clock pessimism              0.555     8.081    
                         clock uncertainty            0.260     8.342    
    SLICE_X62Y37         FDRE (Hold_fdre_C_D)         0.092     8.434    module_ads7056_i/me18_0/inst/TxD_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.434    
                         arrival time                           8.619    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.857ns  (logic 0.212ns (24.736%)  route 0.645ns (75.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.593     7.765    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X64Y39         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDCE (Prop_fdce_C_Q)         0.167     7.932 r  module_ads7056_i/ADS7056_0/inst/data_reg[8]/Q
                         net (fo=2, routed)           0.645     8.577    module_ads7056_i/me18_0/inst/TxD_data[8]
    SLICE_X63Y39         LUT4 (Prop_lut4_I3_O)        0.045     8.622 r  module_ads7056_i/me18_0/inst/TxD_shift[8]_i_1/O
                         net (fo=1, routed)           0.000     8.622    module_ads7056_i/me18_0/inst/p_1_in[8]
    SLICE_X63Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X63Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[8]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.092     8.436    module_ads7056_i/me18_0/inst/TxD_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.436    
                         arrival time                           8.622    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 module_ads7056_i/ADS7056_0/inst/data_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/me18_0/inst/TxD_shift_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out3_module_ads7056_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out2_module_ads7056_clk_wiz_0_0 fall@8.333ns)
  Data Path Delay:        0.884ns  (logic 0.191ns (21.614%)  route 0.693ns (78.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 7.529 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.569ns = ( 7.765 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 fall edge)
                                                      8.333     8.333 f  
    P17                                               0.000     8.333 f  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     8.580 f  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     9.020    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362     6.657 f  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489     7.146    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     7.172 f  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.593     7.765    module_ads7056_i/ADS7056_0/inst/clk_60m
    SLICE_X62Y38         FDCE                                         r  module_ads7056_i/ADS7056_0/inst/data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.146     7.911 r  module_ads7056_i/ADS7056_0/inst/data_reg[13]/Q
                         net (fo=2, routed)           0.693     8.603    module_ads7056_i/me18_0/inst/TxD_data[13]
    SLICE_X62Y39         LUT4 (Prop_lut4_I3_O)        0.045     8.648 r  module_ads7056_i/me18_0/inst/TxD_shift[13]_i_1/O
                         net (fo=1, routed)           0.000     8.648    module_ads7056_i/me18_0/inst/p_1_in[13]
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     8.767 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     9.248    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     6.102 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     6.636    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.665 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.864     7.529    module_ads7056_i/me18_0/inst/clk2x
    SLICE_X62Y39         FDRE                                         r  module_ads7056_i/me18_0/inst/TxD_shift_reg[13]/C
                         clock pessimism              0.555     8.083    
                         clock uncertainty            0.260     8.344    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.092     8.436    module_ads7056_i/me18_0/inst/TxD_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.436    
                         arrival time                           8.648    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out2_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.136ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.348ns (37.128%)  route 0.589ns (62.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 15.621 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.341    -0.603    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X31Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDPE (Prop_fdpe_C_Q)         0.348    -0.255 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.589     0.334    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y70         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.234    15.621    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X30Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.419    16.040    
                         clock uncertainty           -0.140    15.899    
    SLICE_X30Y70         FDPE (Recov_fdpe_C_PRE)     -0.429    15.470    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 15.136    

Slack (MET) :             15.136ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@16.667ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.348ns (37.128%)  route 0.589ns (62.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 15.621 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.341    -0.603    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X31Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDPE (Prop_fdpe_C_Q)         0.348    -0.255 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.589     0.334    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y70         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    P17                                               0.000    16.667 r  clock_rtl (IN)
                         net (fo=0)                   0.000    16.667    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    18.010 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    19.014    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    12.952 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    14.310    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    14.387 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         1.234    15.621    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X30Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.419    16.040    
                         clock uncertainty           -0.140    15.899    
    SLICE_X30Y70         FDPE (Recov_fdpe_C_PRE)     -0.429    15.470    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 15.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.221%)  route 0.257ns (66.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.552    -0.609    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X31Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDPE (Prop_fdpe_C_Q)         0.128    -0.481 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.257    -0.224    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y70         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.818    -0.850    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X30Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.253    -0.596    
    SLICE_X30Y70         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.721    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out2_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.221%)  route 0.257ns (66.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.552    -0.609    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X31Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDPE (Prop_fdpe_C_Q)         0.128    -0.481 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.257    -0.224    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y70         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out2_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=277, routed)         0.818    -0.850    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ext_spi_clk
    SLICE_X30Y70         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.253    -0.596    
    SLICE_X30Y70         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.721    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_module_ads7056_clk_wiz_0_0
  To Clock:  clk_out3_module_ads7056_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.398ns (42.845%)  route 0.531ns (57.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 7.294 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.346    -0.598    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X30Y65         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDPE (Prop_fdpe_C_Q)         0.398    -0.200 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.531     0.331    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y63         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.240     7.294    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X30Y63         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.418     7.711    
                         clock uncertainty           -0.128     7.583    
    SLICE_X30Y63         FDPE (Recov_fdpe_C_PRE)     -0.419     7.164    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@8.333ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.398ns (42.845%)  route 0.531ns (57.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 7.294 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.346    -0.598    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X30Y65         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDPE (Prop_fdpe_C_Q)         0.398    -0.200 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.531     0.331    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y63         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    P17                                               0.000     8.333 r  clock_rtl (IN)
                         net (fo=0)                   0.000     8.333    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344     9.677 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.680    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     4.619 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     5.977    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.054 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        1.240     7.294    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X30Y63         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.418     7.711    
                         clock uncertainty           -0.128     7.583    
    SLICE_X30Y63         FDPE (Recov_fdpe_C_PRE)     -0.419     7.164    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  6.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.151%)  route 0.240ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.557    -0.604    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X30Y65         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.240    -0.217    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y63         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.824    -0.844    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X30Y63         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X30Y63         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.713    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_module_ads7056_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns - clk_out3_module_ads7056_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.151%)  route 0.240ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.557    -0.604    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X30Y65         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDPE (Prop_fdpe_C_Q)         0.148    -0.456 f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.240    -0.217    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X30Y63         FDPE                                         f  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_module_ads7056_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clock_rtl (IN)
                         net (fo=0)                   0.000     0.000    module_ads7056_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  module_ads7056_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    module_ads7056_i/clk_wiz_0/inst/clk_in1_module_ads7056_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  module_ads7056_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    module_ads7056_i/clk_wiz_0/inst/clk_out3_module_ads7056_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  module_ads7056_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=3226, routed)        0.824    -0.844    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X30Y63         FDPE                                         r  module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X30Y63         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.713    module_ads7056_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.203ns  (logic 0.390ns (32.408%)  route 0.813ns (67.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.170ns = ( 35.503 - 33.333 ) 
    Source Clock Delay      (SCD):    2.696ns = ( 19.362 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.696    19.362    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X45Y69         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.285    19.647 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.407    20.054    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_1
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.105    20.159 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.407    20.565    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X44Y70         FDCE                                         f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          2.170    35.503    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.383    35.886    
                         clock uncertainty           -0.035    35.850    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.406    35.444    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.444    
                         arrival time                         -20.565    
  -------------------------------------------------------------------
                         slack                                 14.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.367ns  (arrival time - required time)
  Source:                 module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.559ns  (logic 0.157ns (28.066%)  route 0.402ns (71.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.347ns = ( 18.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.347    18.013    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X45Y69         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDCE (Prop_fdce_C_Q)         0.112    18.125 r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.228    18.353    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q_1
    SLICE_X44Y70         LUT2 (Prop_lut2_I1_O)        0.045    18.398 f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.175    18.572    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X44Y70         FDCE                                         f  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  module_ads7056_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=42, routed)          1.498     1.498    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y70         FDCE                                         r  module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.200     1.298    
                         clock uncertainty            0.035     1.333    
    SLICE_X44Y70         FDCE (Remov_fdce_C_CLR)     -0.128     1.205    module_ads7056_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                          18.572    
  -------------------------------------------------------------------
                         slack                                 17.367    





